-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sat Jan 08 19:08:13 2022
-- Host        : LAPTOP-ANKEN0ED running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/vivado_work/my_piano_block/my_piano_block.srcs/sources_1/ip/start_picture/start_picture_sim_netlist.vhdl
-- Design      : start_picture
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_84\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_87\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_89\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_90\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_92\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_95\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_97\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_101\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_102\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_105\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_109\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_110\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_112\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_113\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_115\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_116\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_117\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_118\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_119\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_120\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_121\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_122\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_123\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_124\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_125\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_126\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_127\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_128\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_129\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_130\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_131\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_132\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_133\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_134\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_135\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_136\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_138\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_140\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_141\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_142\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_143\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_144\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_145\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_146\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_147\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_148\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_149\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_151\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end start_picture_blk_mem_gen_mux;

architecture STRUCTURE of start_picture_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => \^douta\(0),
      S => sel_pipe_d1(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTA(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => \^douta\(10),
      S => sel_pipe_d1(6)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_3_n_0\,
      I1 => \douta[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[10]_INST_0_i_6_n_0\,
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_21_n_0\,
      I1 => \douta[10]_INST_0_i_22_n_0\,
      O => \douta[10]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_23_n_0\,
      I1 => \douta[10]_INST_0_i_24_n_0\,
      O => \douta[10]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_25_n_0\,
      I1 => \douta[10]_INST_0_i_26_n_0\,
      O => \douta[10]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_27_n_0\,
      I1 => \douta[10]_INST_0_i_28_n_0\,
      O => \douta[10]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_29_n_0\,
      I1 => \douta[10]_INST_0_i_30_n_0\,
      O => \douta[10]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_31_n_0\,
      I1 => \douta[10]_INST_0_i_32_n_0\,
      O => \douta[10]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_33_n_0\,
      I1 => \douta[10]_INST_0_i_34_n_0\,
      O => \douta[10]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(7),
      O => \douta[10]_INST_0_i_17_n_0\
    );
\douta[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(7),
      O => \douta[10]_INST_0_i_18_n_0\
    );
\douta[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(7),
      O => \douta[10]_INST_0_i_19_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[10]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[10]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(7),
      O => \douta[10]_INST_0_i_20_n_0\
    );
\douta[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(7),
      O => \douta[10]_INST_0_i_21_n_0\
    );
\douta[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(7),
      O => \douta[10]_INST_0_i_22_n_0\
    );
\douta[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7),
      O => \douta[10]_INST_0_i_23_n_0\
    );
\douta[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7),
      O => \douta[10]_INST_0_i_24_n_0\
    );
\douta[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7),
      O => \douta[10]_INST_0_i_25_n_0\
    );
\douta[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(7),
      O => \douta[10]_INST_0_i_26_n_0\
    );
\douta[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7),
      O => \douta[10]_INST_0_i_27_n_0\
    );
\douta[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7),
      O => \douta[10]_INST_0_i_28_n_0\
    );
\douta[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7),
      O => \douta[10]_INST_0_i_29_n_0\
    );
\douta[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_9_n_0\,
      I1 => \douta[10]_INST_0_i_10_n_0\,
      O => \douta[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7),
      O => \douta[10]_INST_0_i_30_n_0\
    );
\douta[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7),
      O => \douta[10]_INST_0_i_31_n_0\
    );
\douta[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7),
      O => \douta[10]_INST_0_i_32_n_0\
    );
\douta[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7),
      O => \douta[10]_INST_0_i_33_n_0\
    );
\douta[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7),
      O => \douta[10]_INST_0_i_34_n_0\
    );
\douta[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_11_n_0\,
      I1 => \douta[10]_INST_0_i_12_n_0\,
      O => \douta[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_13_n_0\,
      I1 => \douta[10]_INST_0_i_14_n_0\,
      O => \douta[10]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_15_n_0\,
      I1 => \douta[10]_INST_0_i_16_n_0\,
      O => \douta[10]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I5 => sel_pipe_d1(2),
      O => \douta[10]_INST_0_i_7_n_0\
    );
\douta[10]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_17_n_0\,
      I1 => \douta[10]_INST_0_i_18_n_0\,
      O => \douta[10]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_19_n_0\,
      I1 => \douta[10]_INST_0_i_20_n_0\,
      O => \douta[10]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => \^douta\(11),
      S => sel_pipe_d1(6)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_3_n_0\,
      I1 => \douta[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[11]_INST_0_i_6_n_0\,
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_21_n_0\,
      I1 => \douta[11]_INST_0_i_22_n_0\,
      O => \douta[11]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_23_n_0\,
      I1 => \douta[11]_INST_0_i_24_n_0\,
      O => \douta[11]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_25_n_0\,
      I1 => \douta[11]_INST_0_i_26_n_0\,
      O => \douta[11]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_27_n_0\,
      I1 => \douta[11]_INST_0_i_28_n_0\,
      O => \douta[11]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_29_n_0\,
      I1 => \douta[11]_INST_0_i_30_n_0\,
      O => \douta[11]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_31_n_0\,
      I1 => \douta[11]_INST_0_i_32_n_0\,
      O => \douta[11]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_33_n_0\,
      I1 => \douta[11]_INST_0_i_34_n_0\,
      O => \douta[11]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_144\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_145\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_146\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_147\(0),
      O => \douta[11]_INST_0_i_17_n_0\
    );
\douta[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_148\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_149\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_150\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_151\(0),
      O => \douta[11]_INST_0_i_18_n_0\
    );
\douta[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_128\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_129\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_130\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_131\(0),
      O => \douta[11]_INST_0_i_19_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[11]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[11]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_132\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_133\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_134\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_135\(0),
      O => \douta[11]_INST_0_i_20_n_0\
    );
\douta[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_136\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_137\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_138\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_139\(0),
      O => \douta[11]_INST_0_i_21_n_0\
    );
\douta[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_140\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_141\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_142\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_143\(0),
      O => \douta[11]_INST_0_i_22_n_0\
    );
\douta[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_112\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_113\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_114\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_115\(0),
      O => \douta[11]_INST_0_i_23_n_0\
    );
\douta[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_116\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_117\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_118\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_119\(0),
      O => \douta[11]_INST_0_i_24_n_0\
    );
\douta[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_120\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_121\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_122\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_123\(0),
      O => \douta[11]_INST_0_i_25_n_0\
    );
\douta[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_124\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_125\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_126\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_127\(0),
      O => \douta[11]_INST_0_i_26_n_0\
    );
\douta[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_96\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_97\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_98\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_99\(0),
      O => \douta[11]_INST_0_i_27_n_0\
    );
\douta[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_100\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_101\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_102\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_103\(0),
      O => \douta[11]_INST_0_i_28_n_0\
    );
\douta[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_104\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_105\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_106\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_107\(0),
      O => \douta[11]_INST_0_i_29_n_0\
    );
\douta[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_9_n_0\,
      I1 => \douta[11]_INST_0_i_10_n_0\,
      O => \douta[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_108\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_109\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_110\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_111\(0),
      O => \douta[11]_INST_0_i_30_n_0\
    );
\douta[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_80\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_81\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_82\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_83\(0),
      O => \douta[11]_INST_0_i_31_n_0\
    );
\douta[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_84\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_85\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_86\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_87\(0),
      O => \douta[11]_INST_0_i_32_n_0\
    );
\douta[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_88\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_89\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_90\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91\(0),
      O => \douta[11]_INST_0_i_33_n_0\
    );
\douta[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_92\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_93\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_94\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_95\(0),
      O => \douta[11]_INST_0_i_34_n_0\
    );
\douta[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_11_n_0\,
      I1 => \douta[11]_INST_0_i_12_n_0\,
      O => \douta[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_13_n_0\,
      I1 => \douta[11]_INST_0_i_14_n_0\,
      O => \douta[11]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_15_n_0\,
      I1 => \douta[11]_INST_0_i_16_n_0\,
      O => \douta[11]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[11]_INST_0_i_7_n_0\
    );
\douta[11]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_17_n_0\,
      I1 => \douta[11]_INST_0_i_18_n_0\,
      O => \douta[11]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_19_n_0\,
      I1 => \douta[11]_INST_0_i_20_n_0\,
      O => \douta[11]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => \^douta\(1),
      S => sel_pipe_d1(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_3\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_4\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_5\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => \^douta\(2),
      S => sel_pipe_d1(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_6\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_7\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_8\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_9\(0),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => \^douta\(3),
      S => sel_pipe_d1(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_21_n_0\,
      I1 => \douta[3]_INST_0_i_22_n_0\,
      O => \douta[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_23_n_0\,
      I1 => \douta[3]_INST_0_i_24_n_0\,
      O => \douta[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_25_n_0\,
      I1 => \douta[3]_INST_0_i_26_n_0\,
      O => \douta[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_27_n_0\,
      I1 => \douta[3]_INST_0_i_28_n_0\,
      O => \douta[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_29_n_0\,
      I1 => \douta[3]_INST_0_i_30_n_0\,
      O => \douta[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_31_n_0\,
      I1 => \douta[3]_INST_0_i_32_n_0\,
      O => \douta[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_33_n_0\,
      I1 => \douta[3]_INST_0_i_34_n_0\,
      O => \douta[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(0),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(0),
      O => \douta[3]_INST_0_i_18_n_0\
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(0),
      O => \douta[3]_INST_0_i_19_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[3]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(0),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(0),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(0),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0),
      O => \douta[3]_INST_0_i_25_n_0\
    );
\douta[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(0),
      O => \douta[3]_INST_0_i_26_n_0\
    );
\douta[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0),
      O => \douta[3]_INST_0_i_27_n_0\
    );
\douta[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0),
      O => \douta[3]_INST_0_i_28_n_0\
    );
\douta[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0),
      O => \douta[3]_INST_0_i_29_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_9_n_0\,
      I1 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0),
      O => \douta[3]_INST_0_i_30_n_0\
    );
\douta[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0),
      O => \douta[3]_INST_0_i_31_n_0\
    );
\douta[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0),
      O => \douta[3]_INST_0_i_32_n_0\
    );
\douta[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0),
      O => \douta[3]_INST_0_i_33_n_0\
    );
\douta[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0),
      O => \douta[3]_INST_0_i_34_n_0\
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_13_n_0\,
      I1 => \douta[3]_INST_0_i_14_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_15_n_0\,
      I1 => \douta[3]_INST_0_i_16_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_17_n_0\,
      I1 => \douta[3]_INST_0_i_18_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_19_n_0\,
      I1 => \douta[3]_INST_0_i_20_n_0\,
      O => \douta[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => \^douta\(4),
      S => sel_pipe_d1(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_21_n_0\,
      I1 => \douta[4]_INST_0_i_22_n_0\,
      O => \douta[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_23_n_0\,
      I1 => \douta[4]_INST_0_i_24_n_0\,
      O => \douta[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_25_n_0\,
      I1 => \douta[4]_INST_0_i_26_n_0\,
      O => \douta[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_27_n_0\,
      I1 => \douta[4]_INST_0_i_28_n_0\,
      O => \douta[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_29_n_0\,
      I1 => \douta[4]_INST_0_i_30_n_0\,
      O => \douta[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_31_n_0\,
      I1 => \douta[4]_INST_0_i_32_n_0\,
      O => \douta[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_33_n_0\,
      I1 => \douta[4]_INST_0_i_34_n_0\,
      O => \douta[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(1),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(1),
      O => \douta[4]_INST_0_i_18_n_0\
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(1),
      O => \douta[4]_INST_0_i_19_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[4]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(1),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(1),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(1),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1),
      O => \douta[4]_INST_0_i_25_n_0\
    );
\douta[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(1),
      O => \douta[4]_INST_0_i_26_n_0\
    );
\douta[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1),
      O => \douta[4]_INST_0_i_27_n_0\
    );
\douta[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1),
      O => \douta[4]_INST_0_i_28_n_0\
    );
\douta[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1),
      O => \douta[4]_INST_0_i_29_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_9_n_0\,
      I1 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1),
      O => \douta[4]_INST_0_i_30_n_0\
    );
\douta[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1),
      O => \douta[4]_INST_0_i_31_n_0\
    );
\douta[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1),
      O => \douta[4]_INST_0_i_32_n_0\
    );
\douta[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1),
      O => \douta[4]_INST_0_i_33_n_0\
    );
\douta[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1),
      O => \douta[4]_INST_0_i_34_n_0\
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_13_n_0\,
      I1 => \douta[4]_INST_0_i_14_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_15_n_0\,
      I1 => \douta[4]_INST_0_i_16_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I5 => sel_pipe_d1(2),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_17_n_0\,
      I1 => \douta[4]_INST_0_i_18_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_19_n_0\,
      I1 => \douta[4]_INST_0_i_20_n_0\,
      O => \douta[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => \^douta\(5),
      S => sel_pipe_d1(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_21_n_0\,
      I1 => \douta[5]_INST_0_i_22_n_0\,
      O => \douta[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_23_n_0\,
      I1 => \douta[5]_INST_0_i_24_n_0\,
      O => \douta[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_25_n_0\,
      I1 => \douta[5]_INST_0_i_26_n_0\,
      O => \douta[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_27_n_0\,
      I1 => \douta[5]_INST_0_i_28_n_0\,
      O => \douta[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_29_n_0\,
      I1 => \douta[5]_INST_0_i_30_n_0\,
      O => \douta[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_31_n_0\,
      I1 => \douta[5]_INST_0_i_32_n_0\,
      O => \douta[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_33_n_0\,
      I1 => \douta[5]_INST_0_i_34_n_0\,
      O => \douta[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(2),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(2),
      O => \douta[5]_INST_0_i_18_n_0\
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(2),
      O => \douta[5]_INST_0_i_19_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[5]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(2),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(2),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(2),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2),
      O => \douta[5]_INST_0_i_25_n_0\
    );
\douta[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(2),
      O => \douta[5]_INST_0_i_26_n_0\
    );
\douta[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2),
      O => \douta[5]_INST_0_i_27_n_0\
    );
\douta[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2),
      O => \douta[5]_INST_0_i_28_n_0\
    );
\douta[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2),
      O => \douta[5]_INST_0_i_29_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_9_n_0\,
      I1 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2),
      O => \douta[5]_INST_0_i_30_n_0\
    );
\douta[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2),
      O => \douta[5]_INST_0_i_31_n_0\
    );
\douta[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2),
      O => \douta[5]_INST_0_i_32_n_0\
    );
\douta[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2),
      O => \douta[5]_INST_0_i_33_n_0\
    );
\douta[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2),
      O => \douta[5]_INST_0_i_34_n_0\
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_13_n_0\,
      I1 => \douta[5]_INST_0_i_14_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_15_n_0\,
      I1 => \douta[5]_INST_0_i_16_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I5 => sel_pipe_d1(2),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_17_n_0\,
      I1 => \douta[5]_INST_0_i_18_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_19_n_0\,
      I1 => \douta[5]_INST_0_i_20_n_0\,
      O => \douta[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => \^douta\(6),
      S => sel_pipe_d1(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_21_n_0\,
      I1 => \douta[6]_INST_0_i_22_n_0\,
      O => \douta[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_23_n_0\,
      I1 => \douta[6]_INST_0_i_24_n_0\,
      O => \douta[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_25_n_0\,
      I1 => \douta[6]_INST_0_i_26_n_0\,
      O => \douta[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_27_n_0\,
      I1 => \douta[6]_INST_0_i_28_n_0\,
      O => \douta[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_29_n_0\,
      I1 => \douta[6]_INST_0_i_30_n_0\,
      O => \douta[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_31_n_0\,
      I1 => \douta[6]_INST_0_i_32_n_0\,
      O => \douta[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_33_n_0\,
      I1 => \douta[6]_INST_0_i_34_n_0\,
      O => \douta[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(3),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(3),
      O => \douta[6]_INST_0_i_18_n_0\
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(3),
      O => \douta[6]_INST_0_i_19_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[6]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(3),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(3),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(3),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3),
      O => \douta[6]_INST_0_i_25_n_0\
    );
\douta[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(3),
      O => \douta[6]_INST_0_i_26_n_0\
    );
\douta[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3),
      O => \douta[6]_INST_0_i_27_n_0\
    );
\douta[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3),
      O => \douta[6]_INST_0_i_28_n_0\
    );
\douta[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3),
      O => \douta[6]_INST_0_i_29_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_9_n_0\,
      I1 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3),
      O => \douta[6]_INST_0_i_30_n_0\
    );
\douta[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3),
      O => \douta[6]_INST_0_i_31_n_0\
    );
\douta[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3),
      O => \douta[6]_INST_0_i_32_n_0\
    );
\douta[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3),
      O => \douta[6]_INST_0_i_33_n_0\
    );
\douta[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3),
      O => \douta[6]_INST_0_i_34_n_0\
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_13_n_0\,
      I1 => \douta[6]_INST_0_i_14_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_15_n_0\,
      I1 => \douta[6]_INST_0_i_16_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I5 => sel_pipe_d1(2),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_17_n_0\,
      I1 => \douta[6]_INST_0_i_18_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_19_n_0\,
      I1 => \douta[6]_INST_0_i_20_n_0\,
      O => \douta[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => \^douta\(7),
      S => sel_pipe_d1(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_21_n_0\,
      I1 => \douta[7]_INST_0_i_22_n_0\,
      O => \douta[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_23_n_0\,
      I1 => \douta[7]_INST_0_i_24_n_0\,
      O => \douta[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_25_n_0\,
      I1 => \douta[7]_INST_0_i_26_n_0\,
      O => \douta[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_27_n_0\,
      I1 => \douta[7]_INST_0_i_28_n_0\,
      O => \douta[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_29_n_0\,
      I1 => \douta[7]_INST_0_i_30_n_0\,
      O => \douta[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_31_n_0\,
      I1 => \douta[7]_INST_0_i_32_n_0\,
      O => \douta[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_33_n_0\,
      I1 => \douta[7]_INST_0_i_34_n_0\,
      O => \douta[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(4),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(4),
      O => \douta[7]_INST_0_i_18_n_0\
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(4),
      O => \douta[7]_INST_0_i_19_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[7]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(4),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(4),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(4),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4),
      O => \douta[7]_INST_0_i_25_n_0\
    );
\douta[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(4),
      O => \douta[7]_INST_0_i_26_n_0\
    );
\douta[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4),
      O => \douta[7]_INST_0_i_27_n_0\
    );
\douta[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4),
      O => \douta[7]_INST_0_i_28_n_0\
    );
\douta[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4),
      O => \douta[7]_INST_0_i_29_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_9_n_0\,
      I1 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4),
      O => \douta[7]_INST_0_i_30_n_0\
    );
\douta[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4),
      O => \douta[7]_INST_0_i_31_n_0\
    );
\douta[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4),
      O => \douta[7]_INST_0_i_32_n_0\
    );
\douta[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4),
      O => \douta[7]_INST_0_i_33_n_0\
    );
\douta[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4),
      O => \douta[7]_INST_0_i_34_n_0\
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_13_n_0\,
      I1 => \douta[7]_INST_0_i_14_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_15_n_0\,
      I1 => \douta[7]_INST_0_i_16_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I5 => sel_pipe_d1(2),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_17_n_0\,
      I1 => \douta[7]_INST_0_i_18_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_19_n_0\,
      I1 => \douta[7]_INST_0_i_20_n_0\,
      O => \douta[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => \^douta\(8),
      S => sel_pipe_d1(6)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[8]_INST_0_i_3_n_0\,
      I1 => \douta[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[8]_INST_0_i_6_n_0\,
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_21_n_0\,
      I1 => \douta[8]_INST_0_i_22_n_0\,
      O => \douta[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_23_n_0\,
      I1 => \douta[8]_INST_0_i_24_n_0\,
      O => \douta[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_25_n_0\,
      I1 => \douta[8]_INST_0_i_26_n_0\,
      O => \douta[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_27_n_0\,
      I1 => \douta[8]_INST_0_i_28_n_0\,
      O => \douta[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_29_n_0\,
      I1 => \douta[8]_INST_0_i_30_n_0\,
      O => \douta[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_31_n_0\,
      I1 => \douta[8]_INST_0_i_32_n_0\,
      O => \douta[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_33_n_0\,
      I1 => \douta[8]_INST_0_i_34_n_0\,
      O => \douta[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(5),
      O => \douta[8]_INST_0_i_17_n_0\
    );
\douta[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(5),
      O => \douta[8]_INST_0_i_18_n_0\
    );
\douta[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(5),
      O => \douta[8]_INST_0_i_19_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[8]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[8]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(5),
      O => \douta[8]_INST_0_i_20_n_0\
    );
\douta[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(5),
      O => \douta[8]_INST_0_i_21_n_0\
    );
\douta[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(5),
      O => \douta[8]_INST_0_i_22_n_0\
    );
\douta[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5),
      O => \douta[8]_INST_0_i_23_n_0\
    );
\douta[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5),
      O => \douta[8]_INST_0_i_24_n_0\
    );
\douta[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5),
      O => \douta[8]_INST_0_i_25_n_0\
    );
\douta[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(5),
      O => \douta[8]_INST_0_i_26_n_0\
    );
\douta[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5),
      O => \douta[8]_INST_0_i_27_n_0\
    );
\douta[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5),
      O => \douta[8]_INST_0_i_28_n_0\
    );
\douta[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5),
      O => \douta[8]_INST_0_i_29_n_0\
    );
\douta[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_9_n_0\,
      I1 => \douta[8]_INST_0_i_10_n_0\,
      O => \douta[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5),
      O => \douta[8]_INST_0_i_30_n_0\
    );
\douta[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5),
      O => \douta[8]_INST_0_i_31_n_0\
    );
\douta[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5),
      O => \douta[8]_INST_0_i_32_n_0\
    );
\douta[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5),
      O => \douta[8]_INST_0_i_33_n_0\
    );
\douta[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5),
      O => \douta[8]_INST_0_i_34_n_0\
    );
\douta[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_11_n_0\,
      I1 => \douta[8]_INST_0_i_12_n_0\,
      O => \douta[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_13_n_0\,
      I1 => \douta[8]_INST_0_i_14_n_0\,
      O => \douta[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_15_n_0\,
      I1 => \douta[8]_INST_0_i_16_n_0\,
      O => \douta[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I5 => sel_pipe_d1(2),
      O => \douta[8]_INST_0_i_7_n_0\
    );
\douta[8]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_17_n_0\,
      I1 => \douta[8]_INST_0_i_18_n_0\,
      O => \douta[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_19_n_0\,
      I1 => \douta[8]_INST_0_i_20_n_0\,
      O => \douta[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => \^douta\(9),
      S => sel_pipe_d1(6)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[9]_INST_0_i_3_n_0\,
      I1 => \douta[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[9]_INST_0_i_6_n_0\,
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_21_n_0\,
      I1 => \douta[9]_INST_0_i_22_n_0\,
      O => \douta[9]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_23_n_0\,
      I1 => \douta[9]_INST_0_i_24_n_0\,
      O => \douta[9]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_25_n_0\,
      I1 => \douta[9]_INST_0_i_26_n_0\,
      O => \douta[9]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_27_n_0\,
      I1 => \douta[9]_INST_0_i_28_n_0\,
      O => \douta[9]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_29_n_0\,
      I1 => \douta[9]_INST_0_i_30_n_0\,
      O => \douta[9]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_31_n_0\,
      I1 => \douta[9]_INST_0_i_32_n_0\,
      O => \douta[9]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_33_n_0\,
      I1 => \douta[9]_INST_0_i_34_n_0\,
      O => \douta[9]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(6),
      O => \douta[9]_INST_0_i_17_n_0\
    );
\douta[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(6),
      O => \douta[9]_INST_0_i_18_n_0\
    );
\douta[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(6),
      O => \douta[9]_INST_0_i_19_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[9]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[9]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(6),
      O => \douta[9]_INST_0_i_20_n_0\
    );
\douta[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(6),
      O => \douta[9]_INST_0_i_21_n_0\
    );
\douta[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(6),
      O => \douta[9]_INST_0_i_22_n_0\
    );
\douta[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6),
      O => \douta[9]_INST_0_i_23_n_0\
    );
\douta[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6),
      O => \douta[9]_INST_0_i_24_n_0\
    );
\douta[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6),
      O => \douta[9]_INST_0_i_25_n_0\
    );
\douta[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(6),
      O => \douta[9]_INST_0_i_26_n_0\
    );
\douta[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6),
      O => \douta[9]_INST_0_i_27_n_0\
    );
\douta[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6),
      O => \douta[9]_INST_0_i_28_n_0\
    );
\douta[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6),
      O => \douta[9]_INST_0_i_29_n_0\
    );
\douta[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_9_n_0\,
      I1 => \douta[9]_INST_0_i_10_n_0\,
      O => \douta[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6),
      O => \douta[9]_INST_0_i_30_n_0\
    );
\douta[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6),
      O => \douta[9]_INST_0_i_31_n_0\
    );
\douta[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6),
      O => \douta[9]_INST_0_i_32_n_0\
    );
\douta[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6),
      O => \douta[9]_INST_0_i_33_n_0\
    );
\douta[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6),
      O => \douta[9]_INST_0_i_34_n_0\
    );
\douta[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_11_n_0\,
      I1 => \douta[9]_INST_0_i_12_n_0\,
      O => \douta[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_13_n_0\,
      I1 => \douta[9]_INST_0_i_14_n_0\,
      O => \douta[9]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_15_n_0\,
      I1 => \douta[9]_INST_0_i_16_n_0\,
      O => \douta[9]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I5 => sel_pipe_d1(2),
      O => \douta[9]_INST_0_i_7_n_0\
    );
\douta[9]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_17_n_0\,
      I1 => \douta[9]_INST_0_i_18_n_0\,
      O => \douta[9]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_19_n_0\,
      I1 => \douta[9]_INST_0_i_20_n_0\,
      O => \douta[9]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end start_picture_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of start_picture_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFF4000000BFFFFFFFFFFFFFF20000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFE0000000FFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF480000007FFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFE000080000002DFFFFFFFE40000400000003FFFFFFFFFFFFF7FFFFFFF",
      INIT_15 => X"FFFFF80000300000001FFFFFFFFC0000600000014FFFFFFFFFFFFFBFFFFFFF7F",
      INIT_16 => X"008000000300000000000001EFFFFFFFFFFFFFFFFFFFFFFD000030000000A7FF",
      INIT_17 => X"20000001C0000000000000E3FFFFEF9000000000000040000003800000000000",
      INIT_18 => X"FFFFFFE000000000000030000000C000000000000020000000C0000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8FFFFFBFF",
      INIT_1B => X"02D918303FCE038000000003F87FFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FF00004FE1C00000000017FF9FFF17F0000000BF020EDF0000FE9EC000002D8E",
      INIT_1D => X"FFFFC7F90000000C24015FD0C04EC24400001DB008E6201226FC0150000870AD",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFC73FFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38FFFF7EF",
      INIT_20 => X"0071220426BFFFFFFFFFFFFFFACFFFFFFFFF7DDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FB000038F9FFFFFFFFFFFF7E7FF19FF3FFFFFFFEFFCDB00003D9FBFFFFFFFFFE",
      INIT_22 => X"FFFD6EEE7FFFFFFFFBF8AE21414777FBFFFFFFF9D8FD3803C5C1FFFFFFFFFFF9",
      INIT_23 => X"FFFFFFFFFFCC900000D89BFFFFFFFFFFD5510000248FFFFFFFFFFFFFFB67FFFF",
      INIT_24 => X"FFFFFFFFFCE520024555FFFFFFFFFFF9DB000008F9FFFFFFFFFFFFEF97FFB3FF",
      INIT_25 => X"75000000000C0000000000007FDBFFFFFFFBBEFFFFFFFFFFFFF98E00414643FF",
      INIT_26 => X"00000000370000000000001FFEDEBE0000000000003E00000000020000000000",
      INIT_27 => X"FFFBF78000000000000D000000000380000000001C000000001D00000000001C",
      INIT_28 => X"FFFFFFFFFFDE000000000FFFFFFFFFFFFF000000000BFFFFFFFFFFFFCFAFFFFF",
      INIT_29 => X"FFFFFFFFEC000000001DFFFFFFFFFFEC000000003FFFFFFFFFFFFFD7FFF7B2FF",
      INIT_2A => X"7F000000000CFFFFFFFFFFFE13F4FFFFFFF5FCFFFFFFFFFFFFF7C000000003FF",
      INIT_2B => X"000000003F3FFFFFFFFFFFEDD6AB5C7FFFFFFFFFFEAE000000000E7FFFFFFFFF",
      INIT_2C => X"FFDB6B1FFFFFFFFFFFEFC000000002BFFFFFFFFF54000000001D3FFFFFFFFF5C",
      INIT_2D => X"FFFFFFFF004E000000001AFFFFFFFE00FB000000000FFFFFFFFFFFFE1DEAFFFF",
      INIT_2E => X"FFFFFF802400000000157FFFFFFC0034000000003C7FFFFFFFFFFF62F5D6EC7F",
      INIT_2F => X"FF000000000FFFFFFFFFFFFFDACCFFFFFFC75E1FFFFFFFFE801FC0000000027F",
      INIT_30 => X"000000003C7FFFFFFFFFFFF3BEFF57FFFFFFFFE0030E0000000019FFFFFFE007",
      INIT_31 => X"FFDFD1FFFFFFFFF801D2C0000000023FFFFFF801C400000000157FFFFFF003BC",
      INIT_32 => X"FFFFFE87E06E000000001EFFFFFF07C07D000000000FFFFFFFFFFFFFFD7FBFFF",
      INIT_33 => X"FFFFC1F00540000000157FFFFF03F0BC000000003CFFFFFFFFFFFFFC7BEFFFFF",
      INIT_34 => X"7D000000000FFFFFFFFFFFFFFCBE3FFFFFEFBFFFFFFFFFC1F84FC0000000037F",
      INIT_35 => X"000000003CFFFFFFFFFFFFFE3FF7BFFFFFFFFF81E06E000000001AFFFFFF81E0",
      INIT_36 => X"FF1E6FFFFFFFFFE0784FC0000000023FFFFFC0780540000000157FFFFFC0F0B4",
      INIT_37 => X"FFFFFF87C37E000000001AFFFFFF07827D000000000FFFFFFFFFFFFFFECF9FFF",
      INIT_38 => X"FFFFC1E0D540000000157FFFFFC1E1BC000000003CFFFFFFFFFFFFFFAFFE7FFF",
      INIT_39 => X"7D000000000FFFFFFFFFFFFFFFBF1FFFFFEE9FFFFFFFFFE1F0CBC0000000033F",
      INIT_3A => X"000000003CFFFFFFFFFFFFFF97F9FFFFFFFFFE87836E000000001EFFFFFF0787",
      INIT_3B => X"FF777FFFFFFFFFE1E1CFC0000000017FFFFFC1E1C540000000157FFFFFC3C1F4",
      INIT_3C => X"FFFFFF878FF6000000000EFFFFFF0F97F90000000007FFFFFFFFFFFFFFEFBFFF",
      INIT_3D => X"FFFFC1E7C540000000157FFFFFC3C7F4000000002CFFFFFFFFFFFFFFE6B4FFFF",
      INIT_3E => X"F90000000007FFFFFFFFFFFFFF9ECFFFFF3F3FFFFFFFFFE1E3E900000000013F",
      INIT_3F => X"000000001CFFFFFFFFFFFFFFFEB1FFFFFFFFFF078EF6000000000EFFFFFF0E1F",
      INIT_40 => X"FFFCFFFFFFFFFFE1E3ADC0000000027FFFFFC3A7F540000000157FFFFF43C7F4",
      INIT_41 => X"FFFFFE1E1EEE000000000AFFFFFD0E1CF90000000007FFFFFFFFFFFFFFD7AFFF",
      INIT_42 => X"FFFF8787BD40000000157FFFFF0F8F54000000001CFFFFFFFFFFFFFFF3FDFFFF",
      INIT_43 => X"F90000000007FFFFFFFFFFFFFFC79FFFFFFF7FFFFFFFFF8387AFC0000000027F",
      INIT_44 => X"000000001CFFFFFFFFFFFFFFE7FBFFFFFFFFFE1E1CAE000000000EFFFFFC0E1C",
      INIT_45 => X"FC6BFFFFFFFFFF87872FC0000000027FFFFF87863FC0000000157FFFFF0F0E54",
      INIT_46 => X"FFFFFE1E3C6E000000000AFFFFFC1E78790000000007FFFFFFFFFFFFFFCF9FFF",
      INIT_47 => X"FFFF079E2EC0000000157FFFFF0F1C1C000000000CFFFFFFFFFFFFFFFEB3FFFF",
      INIT_48 => X"790000000007FFFFFFFFFFFFFFDFBFFFFE71FFFFFFFFFF878E0EC0000000017F",
      INIT_49 => X"000000001CFFFFFFFFFFFFFFF6B7FFFFFFFFFE163C2E000000000AFFFFFE1E78",
      INIT_4A => X"FCFDFFFFFFFFFF878F0AC0000000007FFFFF079E3C80000000157FFFFF0F1C18",
      INIT_4B => X"FFFFFE1E302C000000000AFFFFFE1C78790000000007FFFFFFFFFFFFFFEFBFFF",
      INIT_4C => X"FFFF071E1480000000157FFFFF0F3C14000000001CFFFFFFFFFFFFFFF9B7FFFF",
      INIT_4D => X"790000000007FFFFFFFFFFFFFFCEEFFFFEBDFFFFFFFFFF879C0AC0000000007F",
      INIT_4E => X"000000001CDFFFFFFFFFFFFFF3F7FFFFFFFFFE1E3028000000000AFFFFFC1870",
      INIT_4F => X"FE7FFFFFFFFFFF879C4AC0000000007FFFFF07183C80000000157FFFFF0F381C",
      INIT_50 => X"FFFFFE1C7120000000000AFFFFFC18617900000000077FFFFFFFFFFFFFCE6FFF",
      INIT_51 => X"FFFF0618DC80000000157FFFFF0E3998000000003CFFFFFFFFFFFFFFF3F7FFFF",
      INIT_52 => X"790000000007FFFFFFFFFFFFFFCF6FFFFE6FFFFFFFFFFF869C4AC0000000017F",
      INIT_53 => X"000000003CFFFFFFFFFFFFFFF3E7FFFFFFFFF81E7128000000000EBFFFFC1861",
      INIT_54 => X"FEE5FFFFFFFFFF071C4B80000000026FFFFF06185C80000000157FFFFF0F389C",
      INIT_55 => X"FFFFFE1A71B8000000001ABFFFFC38637900000000077FFFFFFFFFFFFFCE2FFF",
      INIT_56 => X"FFFF0618DC80000000157FFFFF0E39DC000000001CFFFFFFFFFFFFFFF1E7FFFF",
      INIT_57 => X"790000000007FFFFFFFFFFFFFFCE2FFFFE57FFFFFFFFFF879C4A80000000027F",
      INIT_58 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1873AE000000001AFFFFFC1867",
      INIT_59 => X"FE17FFFFFFFFFF8698E800000000027FFFFF0E18DC80000000157FFFFF0E31D4",
      INIT_5A => X"FFFFFC1C63BE000000001EBFFFFC39677D0000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_5B => X"FFFF0E59D480000000157FFFFE0E31D4000000001CFFFFFFFFFFFFFFF1E7FFFF",
      INIT_5C => X"7D00000000077FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF061CFF00000000037F",
      INIT_5D => X"000000001CFFFFFFFFFFFFFFF1E7FFFFFFFFFA1863BA000000001EFFFFFC38E7",
      INIT_5E => X"FE17FFFFFFFFFF8618EF00000000026FFFFF0E19D480000000157FFFFF0C31D4",
      INIT_5F => X"FFFFFE1C63B8000000001AFFFFF838677D00000000077FFFFFFFFFFFFFCE2FFF",
      INIT_60 => X"FFFF0E19D480000000157FFFFF0C31D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_61 => X"7D0000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF861CEF00000000006F",
      INIT_62 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863B8000000001EFFFFFC3967",
      INIT_63 => X"FE17FFFFFFFFFE8618EF00000000007FFFFF1E39D480000000157FFFFF0C31D8",
      INIT_64 => X"FFFFFE1863B8000000001AFFFFFC39677D0000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_65 => X"FFFF0E19D480000000157FFFFF0C31D4000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_66 => X"7D0000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_67 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFC18E3B8000000001EFFFFFC78E7",
      INIT_68 => X"FE17FFFFFFFFFF8638EF00000000007FFFFF0E59D480000000157FFFFF0C31D4",
      INIT_69 => X"FFFFFE1863AE000000001AFFFFFC39677D0000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_6A => X"FFFF0E19D480000000157FFFFF0C31D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_6B => X"7D0000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618FF00000000007F",
      INIT_6C => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC38E7",
      INIT_6D => X"FE17FFFFFFFFFF8738EF00000000007FFFFF0E19D480000000157FFFFF0C31D0",
      INIT_6E => X"FFFFFE1863A8000000001EFFFFFC3867500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_6F => X"FFFF0E19D480000000157FFFFF0C31D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_70 => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8718EF00000000007F",
      INIT_71 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC3967",
      INIT_72 => X"FE17FFFFFFFFFF8638EF00000000007FFFFF0E39D480000000157FFFFF0C71D0",
      INIT_73 => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_74 => X"FFFF0E19D480000000157FFFFF0C31D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_75 => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_76 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001EFFFFFC39E7",
      INIT_77 => X"FE17FFFFFFFFFF8638EF00000000007FFFFF0E79D480000000157FFFFF0E71D0",
      INIT_78 => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_79 => X"FFFF0E19D480000000157FFFFF0C71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_7A => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_7B => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001EFFFFFC39E7",
      INIT_7C => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_7D => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_7E => X"FFFF0E19D480000000157FFFFF0E71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_7F => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001EFFFFFC39E7",
      INIT_01 => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_02 => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_03 => X"FFFF0E19D480000000157FFFFF0E71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_04 => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_05 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC39E7",
      INIT_06 => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_07 => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_08 => X"FFFF0E19D480000000157FFFFF0E71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_09 => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_0A => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC39E7",
      INIT_0B => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_0C => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_0D => X"FFFF0E19D480000000157FFFFF0E71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_0E => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_0F => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC39E7",
      INIT_10 => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_11 => X"FFFFFE1863A8000000001AFFFFFC39E7500000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_12 => X"FFFF0E19D480000000157FFFFF0E71D0000000001CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_13 => X"500000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EF00000000007F",
      INIT_14 => X"000000001CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A8000000001AFFFFFC39E7",
      INIT_15 => X"FE17FFFFFFFFFF8618EF00000000007FFFFF0E19D480000000157FFFFF0E71D0",
      INIT_16 => X"FFFFFE1863ADA29A00815AFFFFFC39E77B00528B451FFFFFFFFFFFFFFFCE2FFF",
      INIT_17 => X"FFFF0E19DE84408121757FFFFF0E71D20538E60B3CDFFFFFFFFFFFFFF1E7FFFF",
      INIT_18 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EFC2000400A47F",
      INIT_19 => X"FFFFFFFFFCDFFFFFFFFFFFFFF1E7FFFFFFFFFE1863AFFFFFFFFFFEFFFFFC39E7",
      INIT_1A => X"FE17FFFFFFFFFF8618EFFFFFFFFFFE7FFFFF0E19DEBFFFFFFFF77FFFFF0E71D3",
      INIT_1B => X"FFFFFE1863AFFFFFFFFFFEFFFFFC39E77FFFFFFFFFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_1C => X"FFFF0E19DFFFFFFFFFF77FFFFF0E71D7FFFFFFFFFCDFFFFFFFFFFFFFF1E7FFFF",
      INIT_1D => X"720000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EFFFFFFFFFFE6F",
      INIT_1E => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_1F => X"FE17FFFFFFFFFF8618E800000000026FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_20 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_21 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_22 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_23 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_24 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_25 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_26 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_27 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_28 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_29 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_2A => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_2B => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_2C => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_2D => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_2E => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_2F => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_30 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_31 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_32 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_33 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_34 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_35 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_36 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_37 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_38 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_39 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_3A => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_3B => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_3C => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_3D => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_3E => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_3F => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_40 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_41 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_42 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_43 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_44 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_45 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_46 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_47 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_48 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_49 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_4A => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_4B => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_4C => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_4D => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_4E => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_4F => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_50 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_51 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_52 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_53 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_54 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_55 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_56 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_57 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_58 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_59 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_5A => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_5B => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_5C => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_5D => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_5E => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_5F => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_60 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_61 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_62 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_63 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_64 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_65 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_66 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_67 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_68 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_69 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_6A => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_6B => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_6C => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_6D => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_6E => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_6F => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_70 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_71 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_72 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_73 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_74 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_75 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_76 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_77 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_78 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_79 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_7A => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_7B => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_7C => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_7D => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_7E => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_7F => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_01 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_02 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_03 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_04 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_05 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_06 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_07 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_08 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_09 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_0A => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_0B => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_0C => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_0D => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_0E => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_0F => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_10 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_11 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_12 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_13 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_14 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_15 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_16 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_17 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_18 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_19 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_1A => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_1B => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_1C => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_1D => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_1E => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_1F => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_20 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_21 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_22 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_23 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_24 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_25 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_26 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_27 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_28 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_29 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_2A => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_2B => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_2C => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_2D => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_2E => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_2F => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_30 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_31 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_32 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_33 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_34 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_35 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_36 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_37 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_38 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_39 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_3A => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_3B => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_3C => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_3D => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_3E => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_3F => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_40 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_41 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_42 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_43 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_44 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_45 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_46 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_47 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_48 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_49 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_4A => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_4B => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_4C => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_4D => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_4E => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_4F => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_50 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_51 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_52 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_53 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_54 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_55 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_56 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_57 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_58 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_59 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_5A => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_5B => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_5C => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_5D => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_5E => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_5F => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_60 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_61 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_62 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_63 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_64 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_65 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_66 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_67 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_68 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_69 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_6A => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_6B => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_6C => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_6D => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_6E => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_6F => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_70 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_71 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_72 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_73 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_74 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_75 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_76 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_77 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_78 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_79 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_7A => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_7B => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_7C => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_7D => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_7E => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_7F => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_01 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_02 => X"FFFF0E19D140000000157FFFFF0E71D40000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_03 => X"700000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_04 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_05 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D140000000157FFFFF0E71D4",
      INIT_06 => X"FFFFFE1863A0000000001AFFFFFC39E7700000000047FFFFFFFFFFFFFFCE2FFF",
      INIT_07 => X"FFFF0E19D540000000157FFFFF0E71D40000000014DFFFFFFFFFFFFFF1E7FFFF",
      INIT_08 => X"740000000017FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EC00000000607F",
      INIT_09 => X"0000000004DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_0A => X"FE17FFFFFFFFFF8618E800000000187FFFFF0E19D940000000157FFFFF0E71D4",
      INIT_0B => X"FFFFFE1863A0000000001AFFFFFC39E770000000004FFFFFFFFFFFFFFFCE2FFF",
      INIT_0C => X"FFFF0E19D840000000557FFFFF0E71D40000000024DFFFFFFFFFFFFFF1E7FFFF",
      INIT_0D => X"650000000027FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EC00000000027F",
      INIT_0E => X"0000000014DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_0F => X"FE17FFFFFFFFFF8618EE80000000747FFFFF0E19DA000000001D7FFFFF0E71D4",
      INIT_10 => X"FFFFFE1863AFFFFFFFFFFAFFFFFC39E77FFFFFFFFF97FFFFFFFFFFFFFFCE2FFF",
      INIT_11 => X"FFFF0E19D0FFFFFFFFF57FFFFF0E71D7FFFFFFFFECDFFFFFFFFFFFFFF1E7FFFF",
      INIT_12 => X"68000000005FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E97FFFFFFFF67F",
      INIT_13 => X"0000000008DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000001AFFFFFC39E7",
      INIT_14 => X"FE17FFFFFFFFFF8618E8000000000A7FFFFF0E19DF20000000177FFFFF0E71DC",
      INIT_15 => X"FFFFFE1863A80000000006FFFFFC39E7600000000017FFFFFFFFFFFFFFCE2FFF",
      INIT_16 => X"FFFF0E19D000000000157FFFFF0E71D00000000004DFFFFFFFFFFFFFF1E7FFFF",
      INIT_17 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618F800000000007F",
      INIT_18 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A0000000000AFFFFFC39E7",
      INIT_19 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19DC00000000017FFFFF0E71D8",
      INIT_1A => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_1B => X"FFFF0E19D000000000017FFFFF0E71D80000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_1C => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_1D => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_1E => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_1F => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_20 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_21 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_22 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_23 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_24 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_25 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_26 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_27 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_28 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_29 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_2A => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_2B => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_2C => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_2D => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_2E => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_2F => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_30 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_31 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_32 => X"FE17FFFFFFFFFF8618E800000000087FFFFF0E19D400000000017FFFFF0E71D0",
      INIT_33 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_34 => X"FFFF0E19D800000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_35 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_36 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_37 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_38 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_39 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_3A => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_3B => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_3C => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_3D => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_3E => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_3F => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_40 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_41 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_42 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_43 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_44 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_45 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_46 => X"FE17FFFFFFFFFF8618E800000000006FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_47 => X"FFFFFE1863A00000000006FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_48 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_49 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000006F",
      INIT_4A => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000006FFFFFC39E7",
      INIT_4B => X"FE17FFFFFFFFFF8618E800000000006FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_4C => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_4D => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_4E => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_4F => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_50 => X"FE17FFFFFFFFFF8618F800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_51 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_52 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_53 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_54 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_55 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_56 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_57 => X"FFFF0E19D000000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_58 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_59 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_5A => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_5B => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_5C => X"FFFF0E19D800000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_5D => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618F800000000007F",
      INIT_5E => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_5F => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_60 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_61 => X"FFFF0E19D800000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_62 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000006F",
      INIT_63 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_64 => X"FE17FFFFFFFFFF8618E800000000006FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_65 => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_66 => X"FFFF0E19D800000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_67 => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_68 => X"0000000000DFFFFFFFFFFFFFF1E7FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_69 => X"FE17FFFFFFFFFF8618E800000000007FFFFF0E19D000000000017FFFFF0E71D0",
      INIT_6A => X"FFFFFE1863A00000000002FFFFFC39E7600000000007FFFFFFFFFFFFFFCE2FFF",
      INIT_6B => X"FFFF0E19D800000000017FFFFF0E71D00000000000DFFFFFFFFFFFFFF1E7FFFF",
      INIT_6C => X"600000000007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000007F",
      INIT_6D => X"0000000000DFFFFFFFFFFFFFF187FFFFFFFFFE1863A00000000002FFFFFC39E7",
      INIT_6E => X"FE17FFFFFFFFFF8618E800000000006FFFFF0E19D000000400017FFFFF0E71D0",
      INIT_6F => X"FFFFFE1863A00000000002FFFFFC39E7600000000C07FFFFFFFFFFFFFFCE2FFF",
      INIT_70 => X"FFFF0E19D000000600017FFFFF0E71D00000000000DFFFFFFFFFFFFFF017FFFF",
      INIT_71 => X"600000002007FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800000000003F",
      INIT_72 => X"0000002300DFFFFFFFFFFFFFF2C7FFFFFFFFFE1883A00000280002FFFFFC39E7",
      INIT_73 => X"FE17FFFFFFFFFF8618F80000000000EFFFFF0E19D000000500017FFFFF0E71D0",
      INIT_74 => X"FFFFFE18E3A00000540002FFFFFC39E760000000BE07FFFFFFFFFFFFFFCE2FFF",
      INIT_75 => X"FFFF0E19D800001F00017FFFFE0E71D00000008E00DFFFFFFFFFFFFFFF97FFFF",
      INIT_76 => X"60000000F407FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E80000000027EF",
      INIT_77 => X"000000FB00DFFFFFFFFFFFFFFBF7FFFFEFFFFE19EBA00000BE0002FFFFFC39E7",
      INIT_78 => X"FE17FFFFFFFFFF8618E8000000009EAFFFFF0E19D80002FB00017FFFFFEE71D0",
      INIT_79 => X"37FFFE19F84000053C0001BFFFFC39E760000001D407FFFFFFFFFFFFFFCE2FFF",
      INIT_7A => X"FFFF0E19D80004F600015FFFFF7E71D0000003DD00DFFFFFFFFFFFFFEC77FFFF",
      INIT_7B => X"6000100D6407FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618F80000000173EF",
      INIT_7C => X"0000136500DFFFFFFFFFFFFFD057FFFF87FFFE1B789FFFFA6CFFFDFFFFFD79E7",
      INIT_7D => X"FE17FFFFFFFFFF8618E80000000858EFFFFF0E19D80009C78001F6FFF9DE71D0",
      INIT_7E => X"07FFFE1A9FC00001870001FFFFFBB9E7600120048707FFFFFFFFFFFFFFCE2FFF",
      INIT_7F => X"FFFF0E19D80013C00000EDFFEDEE71D000001D0300DFFFFFFFFFFFFFF8F7FFFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"800270068307FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E80000004BA0EF",
      INIT_01 => X"0000350300DFFFFFFFFFFFFFF8F7FFFD07FFFE170FFFFE6FC3FFFE2FFFF6D998",
      INIT_02 => X"FE17FFFFFFFFFF8618E800000270F06FFFFF0E19D8000FA1800127FFD28E71D0",
      INIT_03 => X"07FFFE3FFFE1FFFBFFE1FFFFFFFDFFE07FFAB02F0207FFFFFFFFFFFFFFCE2FFF",
      INIT_04 => X"FFFF0E19D0001FC3C001CFFF210E71D000005E8100DFFFFFFFFFFFFFF8F7FFFE",
      INIT_05 => X"8008701FC307FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E8000003BBF06F",
      INIT_06 => X"00007F8300DFFFFFFFFFFFFFF8F7FFFE07FFFE1DFFE0FCE3FFC1FDFFFFF85FFF",
      INIT_07 => X"FE17FFFFFFFFFF8618E800000F3FF06FFFFF0E19D00007F280068FFE870E71D0",
      INIT_08 => X"07FFFE1FFFC3FFFFFFE1FFFFFFF83FFFFFF8700F8287FFFFFFFFFFFFFFCE2FFF",
      INIT_09 => X"FFFF0E19D0000DF8C01317FE0B0E71D000000F8100DFFFFFFFFFFFFFF8D7FFFF",
      INIT_0A => X"FFF8721FA207FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618F80000082FF0EF",
      INIT_0B => X"00001F8100DFFFFFFFFFFFFFF8D7FFFF07FFFE3FFFC1FFEFFFE1FFFFFFF41FFF",
      INIT_0C => X"FE17FFFFFFFFFF8618F80001235A70EFFFFF0E19D00E04F0C0360FFF070E71D0",
      INIT_0D => X"07FFFE002FC1A7A009E1A7FFFFF83FFFFFF85C03C107FFFFFFFFFFFFFFCE2FFF",
      INIT_0E => X"FFFF0E19D00301FC401A2FFD170E71D000001F8300DFFFFFFFFFFFFFF8D7FFFF",
      INIT_0F => X"FFF84F85D347FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E80003C82D606F",
      INIT_10 => X"0000078300DFFFFFFFFFFFFFF8D7FFFF1FFFFE1E5EC1B71FDAE1B0FFFFFC3FFF",
      INIT_11 => X"FE17FFFFFFFFFF8618E80005A088603FFFFF0E19D80E00FC401E1FFD0F0E71D0",
      INIT_12 => X"1FFFFE18BCC140009DE0C4FFFFFC3F1780386CF5E007FFFFFFFFFFFFFFCE2FFF",
      INIT_13 => X"FBFF0E19D8311DBA507C3FFE2F0E71D00000078300DFFFFFFFFFFFFFF8D7FFFF",
      INIT_14 => X"60787F63E087FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800074111E0BF",
      INIT_15 => X"0000078300DFFFFFFFFFFFFFF8D7FFFF1FFFFE18EEC1B06090E0B1BFFFFC2E3F",
      INIT_16 => X"FE17FFFFFFFFFF8618E8000382A0E0FFE3FC1C67D07C3F7C503C5FFF9F0E71D0",
      INIT_17 => X"1FFFFE1977C3FFD1F0E07EFFFFFC297FE0F87C8010A7FFFFFFFFFFFFFFCE2FFF",
      INIT_18 => X"CDFFF07BD110803E307EBFFF5F0E71D000000F8300DFFFFFFFFFFBFFF8D7FFFF",
      INIT_19 => X"6078FFE1F067FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E800068541E1BF",
      INIT_1A => X"0000078300DFFFFFFFFFF9FFF8C3FFFF1FFFFE19E9E0801201C181BFFFFC25A7",
      INIT_1B => X"FE17FFFFFFFFFF8618E800068F80F0FFD3FFFFF7D2D1800078FF3FFF3F0E71D0",
      INIT_1C => X"1FFFFE1B4400FFC5A4007F3FFFFC275F607820000047FFFFFFFFFFFFFFCE2FFF",
      INIT_1D => X"40000009D1E07FFC3EFFFFEFFF0C71D00000078300DFFFFFFFFFFCFFF8DBFFFF",
      INIT_1E => X"60B8E83FF057FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E8001F8F01D07F",
      INIT_1F => X"00000F8300DFFFFFFFFF9200083803FF1FFFFE1E43E1FF2743E0FFBFFFFC2B0F",
      INIT_20 => X"FE17FFFFFFFFFF8618F80007D400C1EF80FFFFFFD980000035DFFFF3FF0F71D0",
      INIT_21 => X"1FFFFE1E80200CA78000067FFFFC381B61283FFFFC47FFFFFFFFFFFFFFCE2FFF",
      INIT_22 => X"810001DDD9FFFFFFD28BFDBFFF1A71D000000F8300DFFFFFFFFFE10000000BFF",
      INIT_23 => X"62F8FFFFFA2FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618E80037BE03C0FF",
      INIT_24 => X"00058F8300DFFFFFFFFFA0000001F7FF1FFFFE17FFC3FDC7FFE1FEFFFFFC3C1F",
      INIT_25 => X"FE17FFFFFFFFFF8618EA006BBC02E1BFE1FFFFF1C3F9FFFF88FFFED3FF0371D0",
      INIT_26 => X"1FFFFE0FFFC0FC87FFE1FEBFFFFC3E0761F800207E4FFFFFFFFFFFFFFFCE2FFF",
      INIT_27 => X"D0FFFFF1C01E800FB5FFC6FFFF3B71D0000BCF83007FFFFFFFFFE0000800EEFF",
      INIT_28 => X"63F800A0BF13FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EA00C9C380C1BF",
      INIT_29 => X"6014CF834E4FFFFFFFFFE1FFF8FFFCFF1FFFFE001FC1A91001E1EEFFFFFC3E0B",
      INIT_2A => X"FE17FFFFFFFFFF8618EA24C18F1BC1FFE1FFFFE9D7F78007F7FF87F5FFDDF1D5",
      INIT_2B => X"1FFFFE1CF2C140FFDEE1D0FFFFFC3F8D777811A01FB3FFFFFFFFFFFFFFCE2FFF",
      INIT_2C => X"E1FF0439D84F8001FFFF87FFFFDF71D5FFE54F82F5D7FFFFFFFFE1FFF8FFFDFE",
      INIT_2D => X"6F180C578F1FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EAFB828ABCC1FF",
      INIT_2E => X"FFEFAF82EEC7FFFFFFFFE1FFF8E3FE6F07FEFE194EC169E091E090FFFFFC2F05",
      INIT_2F => X"FE17FFFFFFFFFF8618EBF3E18E01C1EFF07F0E79DF37200FFE8187FDFEC471D5",
      INIT_30 => X"07FDFE19A2C1B3FE5AE0F4FFFFFC278DD7180AA03709FFFFFFFFFFFFFFCE2FFF",
      INIT_31 => X"E8FF0E69DE2900007E85C7FBFC9471D7FF92CF82C087FFFFFFFFE1FFF8FFFC2E",
      INIT_32 => X"E93805F7EFCDFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBF301EC07C1AF",
      INIT_33 => X"FF85EF829F03FFFFFFFFE1FFF8E3F81E0FFEFE1BBEC10004CCE0C4FFFFFC2786",
      INIT_34 => X"FE17FFFFFFFFFF8618EBEFCF8FFFC1BFF07F0E39DE507FFFFB4BC7FBF90871D7",
      INIT_35 => X"0FF3FE1A8EC1BFFAE8E0C6FFFFFC2F83B4B81FB7FCA7FFFFFFFFFFFFFFCE2FFF",
      INIT_36 => X"747F0EB9DCD83FF03EBFC7FAFA0E71D7FC886F82F803FFFFFFFFE1FFF8D7FFFE",
      INIT_37 => X"5C381517F0057FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBE7FFE7C7C100",
      INIT_38 => X"F9BF7F80FE07FFFFFFFFE1FFF0D7FFFE1FFBFE1529C33FF554E103FFFFFC2BC3",
      INIT_39 => X"FE17FFFFFFFFFF8618EBF3FFFFF301FC78BF0F99D3E27FFD581FC5FCFC1E71D7",
      INIT_3A => X"1FFFFE1A1021001688200003FFFC2FC5A5B83E0FFFC77FFFFFFFFFFFFFCE2FFF",
      INIT_3B => X"FC7F0DC1DFFC1FFF3EE3C1FD705E71D7F359FF80DF03FFFFFFFFE1FFF0F7FFFF",
      INIT_3C => X"DBB8280004037FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBE3187FFFC381",
      INIT_3D => X"E68FEF80EFC3FFFFFFFFE1FFF0F7FFFF1FFFFE1E1FE1FFFB87E1FFFFFFFC2FC3",
      INIT_3E => X"FE17FFFFFFFFFF8618EBE8757CFF87FD383F14F1DBFE7A3EF5BFC1FF7C2E71D7",
      INIT_3F => X"1FFFFE380000007E0000000BFFFC29D0B5B81FFF87F3FFFFFFFFFFFFFFCE2FFF",
      INIT_40 => X"FC3F0BE9DDBFA99743D1C1FDFC6E71D7CF37FF80D782FFFFFFFFE1FFF0D7FFFF",
      INIT_41 => X"17B83FFF87F7FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBFE07B26B83FF",
      INIT_42 => X"9A73FF80E7A0FFFFFFFFE1FFF457FFFF1FFFFE3FFFFFFE7FFFFFFFDFFFFC2BE1",
      INIT_43 => X"FE17FFFFFFFFFF8618EBFFF8C391827FFA5F16B9DA4FD5FCCD2083FEBEBE71D7",
      INIT_44 => X"1FFFFE7FFFFFFFEBFFFFFFFFFFFC2AF077B83FFF857BFFFFFFFFFFFFFFCE2FFF",
      INIT_45 => X"FC3F7D79DF5FEA218A1FC3FE7D4E71D75C27FF80EFE17FFFFFFFE1FFF077FFFF",
      INIT_46 => X"4FB8300784BD7FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBFFF793CF077F",
      INIT_47 => X"E07FFF82F5E07FFFFFFFE1FFF457FFFF1FFFFEFFFFC07FA3C0000FFFFFFC29F8",
      INIT_48 => X"FE17FFFFFFFFFF8618EBFFEF3FFF027FFE1FD359D7F7F7DFFE0FC3FF3ECE71D6",
      INIT_49 => X"1FFFFE05E160574170000CFFFFFC28F87FB82FEF863FBFFFFFFFFFFFFFCE2FFF",
      INIT_4A => X"FC1FA619DFF4FE9FFC1FE1FE7F8E71D5F1BFFF80FFE83FFFFFFFE1FFF8C7FFFF",
      INIT_4B => X"6FB82FFF879FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618FBFFCE0BFF8D7F",
      INIT_4C => X"C0BFFF80FDFC3FFFFFFFE1FFFC27FFFF1FFFFE79CC0439E0B400E8FFFFFC2970",
      INIT_4D => X"FE17FFFFFFFFFF8618FBFFFE19FF8D7FFF1F5C19DFFD7DBFFE1FE1FFBE0E71D3",
      INIT_4E => X"1FFFFE18638FFFB87FFFFCFFFFFC29F0BFB82AFF87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_4F => X"FE0FAE19DFFF641F9E1FC1FF1F0E71D783FFFF80FEF85FFFFFFFE1FFF807FFFF",
      INIT_50 => X"3FB826FF87E7FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBFFDE0CF3077F",
      INIT_51 => X"05FFFF80FC7E1FFFFFF9E1FFF827FFFF1FFFFE1863AFEF143AFFFAFFFFFC28E0",
      INIT_52 => X"FE17FFFFFFFFFF8618EBFF3D02FB8C7FFE1D7E19D7FE781FCE15D1FF9F0E71C3",
      INIT_53 => X"1FFFFE1863AF7DFF143FFAFFFFFC28E677B8273F8773FFFFFFFFFFFFFFCE2FFF",
      INIT_54 => X"FF8E2E19DFEEF81FEE3AE3FF1F0E71C503FFFF80FCFF2FFFFFFEE1FFFC63FFFF",
      INIT_55 => X"1FB82FC384013FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618FBFFFE867F847F",
      INIT_56 => X"0FFFFF80FC7E0FFFFFE961FFFC67FFFF1FFFFE1863A23EEE8F3FFAFFFFFC2BC7",
      INIT_57 => X"FE17FFFFFFFFFF8618EDFFBFC1FE887FFF0CFE19D7CB783FEE3EE2FFCF0E71EE",
      INIT_58 => X"1FFFFE1863A0FFBBE1BFFAFFFFFC2F8E3BB83CFF87FDFFFFFFFFFFFFFFCE2FFF",
      INIT_59 => X"FF41EE19D7BC78102E15E0FFCF0E71B40DFFFF80FCFF9FFFFFD0E0000818002F",
      INIT_5A => X"8BB838670401FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EBFF8F83FF0E7F",
      INIT_5B => X"18001F811CDF4FFFFFBF6FFFF83FFFFF1FFFFE18638FEFBFD1FC02FFFFFC2B0F",
      INIT_5C => X"FE17FFFFFFFFFF8618ED0077E1CE1E7FFF828E19D7EF78001F2CE1FF8F0E71B8",
      INIT_5D => X"1FFFFE18685F9FCBFC532AFFFFFC271F9CB8EFFF07FF7FFFFFFFFFFFFFCE2FFF",
      INIT_5E => X"FFC30E19D175F8301F04F0FF870E71B02BFFF781C4DFE3FFFFC0000014001FFF",
      INIT_5F => X"C5B84FFE0317BFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618EDBF9FD0CF1E6F",
      INIT_60 => X"3400178134DFC5FFFFFFFFFFE83FFFBF1FFFFE192DFE7E5EB829C2FFFFFC2C0F",
      INIT_61 => X"FE17FFFFFFFFFF8618ED400DF8DD2C7FFF810E19D6E2C07FF309F0FF8E0E7160",
      INIT_62 => X"1FFFFE7EFFF1F1F1FE8AF2FFFFFC3E2FA9B87FFF87FDFFFFFFFFFFFFFFCE2FFF",
      INIT_63 => X"FF828E19D7A1F87FFE11E8FFC60E72F0680017810CDFF3FFFFFFFFFFB87FFFFF",
      INIT_64 => X"F238BFFF87FF7FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0007F4661C6F",
      INIT_65 => X"2800178114DFF8FFFFFFFFFFDC1FFFFF1FFFFFFF4606F4A6FF238EFFFFFC3C1F",
      INIT_66 => X"FE17FFFFFFFFFF8618ED0007F81C147FFD108E19D1C00001F698F07FC31C71F0",
      INIT_67 => X"1FFFF923C019BFC29FD8D0FFFFFC3C3FF238BFFF87FD7FFFFFFFFFFFFFCE2FFF",
      INIT_68 => X"FA39CE19DFFFF83FFE0D707FE1B872C08000178104DFFD7FFFFFFFFFDC3FFFFF",
      INIT_69 => X"EBF83007876DFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED00027E3C307F",
      INIT_6A => X"F000178104DFFAFFFFFFFFFFBC13FFFF1FFFFF7000777D84EFF734BFFFFC3427",
      INIT_6B => X"FE17FFFFFFFFFF8618ED0093BF18687FFC1CCE19C3FFF83FF68978FFD0FFF1C0",
      INIT_6C => X"1FFFFF98035CF387F7FCECFFFFFC3864FCD80FFF86E7FFFFFFFFFFFFFFCE2FFF",
      INIT_6D => X"F878FE19DFFFF83FEF0DF07FE01F71F0F000178104DFFDBFFFFFFFFF7E13FFFF",
      INIT_6E => X"FB180FFF87F3FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0159DE80287F",
      INIT_6F => X"8000178104DFFEFFFFFFFFFE3F03E3FF1FFFFFE01CFDD6843BFF59FFFFFC30E7",
      INIT_70 => X"FE17FFFFFFFFFF8618ED0579DF40787FE8FE7E19D0003829FF09FCFFE019F1E1",
      INIT_71 => X"1FFFFFFBF3BDEF55FEBFC71FFFFC38677D78201F87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_72 => X"F07C3E19DFFFB839FF0DF83FF03571F9A000178104DFFF6FFFFFFFFCBE0BCEDE",
      INIT_73 => X"3DF80E1F87CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED09385FE0D87F",
      INIT_74 => X"6000178104DFFFAFFFFFFFFAFF1FF5C51FFFFFFD1E6537BA03E3F8EFFFFC3547",
      INIT_75 => X"FE17FFFFFFFFFF8618ED10686FF0607FE17D3E19DFFFB83FF7097C7FE05E71FE",
      INIT_76 => X"1FFFFE7DFA97F78BFFE7FF3CFFFC3F87BED8361F87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_77 => X"80FE3E19D400B831DF09783FE8B073F1E000178104DFFFD7FFFFFFF8FF87FEB8",
      INIT_78 => X"5F58275F87CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED136037E0407F",
      INIT_79 => X"E000178104DFFFEFFFFFFFFCFF0FFF9606FFFE3FD80BFFBFFFFE7FE4FFFC3EA7",
      INIT_7A => X"FE17FFFFFFFFFF8618ED13F41DE02C7F82FF8E19D400B830178D7C5FF8EC717A",
      INIT_7B => X"8033FE3EAB03FFCFFFFAEFFE7FFC3F277FE8613F87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_7C => X"01FFD619D400B8301F817F3FF04E71FFE000178104DFFFF3FFFFFFEBF747FFF3",
      INIT_7D => X"7FF8733F87CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED13D40CC05C7F",
      INIT_7E => X"6000178104DFFFFFFFFFFFC1F781FFFEB0C0FE066683FFFFFFC6FAFFFFFC3CE7",
      INIT_7F => X"FE17FFFFFFFFFF8618ED17DC06E12D7F41FF8419D400B83017897E1FF04E71B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B403FE19EFA3FFFFFFE4BBFFFFFC3BE777FC792787CFFFFFFFFFFFFFFFCE2FFF",
      INIT_01 => X"03FFAA19D400B8303B0D7F0FF04E71D26000178104DFFFFFFFFFFFD7FFA1FFFF",
      INIT_02 => X"7DF87EB787CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED1FC80C40927F",
      INIT_03 => X"6000178104DFFFFFFFFFFFA3F7F3FFFFF501FE187F80FFFFFFFF0CFFFFFC25E7",
      INIT_04 => X"FE17FFFFFFFFFF8618ED1BD80C0B28BF0FFFF259D400B8301BC57F8FF0CE71D7",
      INIT_05 => X"FD47FE186FD2E00007FD82FFFFFC29E77DF87E5B87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_06 => X"8FFFE379D400B83017C57F87F03E71C16000178104DFFFFFFFFFFFCBF5E17FFF",
      INIT_07 => X"7EF80F3B87CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0F8A168791EF",
      INIT_08 => X"6000178104DFFFFFFFFFFF87F3E83FFFFF53FE186BE94FFFF8AD02FFFFFC29E7",
      INIT_09 => X"FE17FFFFFFFFFF8618ED0F8E2F17D8EFFFFFEA79D400B83013867FC7F07E71D9",
      INIT_0A => X"FFDBFE1861FCC80000D602FFFFFC29E77B78379B87CFFFFFFFFFFFFFFFCE2FFF",
      INIT_0B => X"EFFFFCF9D400B83013867FEBF02E71D96000178300DFFFFFFFFFFF07F2FC9FFF",
      INIT_0C => X"793843C307CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0B8E4E3BF8FF",
      INIT_0D => X"600017821E5FFFFFFFFFF22FF27C4FFFFFFFFE1866FE4DFFFFFC02FFFFFC29E7",
      INIT_0E => X"FE17FFFFFFFFFF8618ED0B8B3C78FD7FFFFFFFC9D400B8300FC57FC3F02E71D9",
      INIT_0F => X"FFFFFE1863FC2200000002FFFFFC299F79B849E507CFFFFFFFFFFFFFFFCE2FFF",
      INIT_10 => X"FFFFFD89D400B8300B83DFD5F05E71D960001787187FFFFFFFFFE47FF37EA7FF",
      INIT_11 => X"79F84CF000CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8638ED0B867824FDA7",
      INIT_12 => X"600017800C3FFFFFFFFFB0BFF37F53FFFFFFFE18633C0100000002FFFFFC281B",
      INIT_13 => X"FE17FFFFFFFFFF8638ED0B8C109BBFB3FFFF7CA1D400B82E1BC57FF9F03C71D9",
      INIT_14 => X"FFFFFE18639E1680000002FFFFFC30EB79F8467802CFFFFFFFFFFFFFFFCE2FFF",
      INIT_15 => X"FFFF3F79D400B819C9E173F2F03C31D960001700005FFFFFFFFE217FF1FF2DFF",
      INIT_16 => X"79F8433C03CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0F8D21E16F8D",
      INIT_17 => X"60001F817FBFFFFFFFF882FFF1FFEB7FFFFFFE1863CF8F80000002FFFFFC005B",
      INIT_18 => X"FE17FFFFFFFFFF8618ED0BC48380DFF77FFF1FA1D400B8493FC237F4F05C31D9",
      INIT_19 => X"FFFFFE18638FE580000002FFFFFC3FCB79F841DF05CFFFFFFFFFFFFFFFCE2FFF",
      INIT_1A => X"3FFF0FEFD400B8007FD1FBFFF1AC31D960001F80057FFFFFFFEB04FFF1F7F73F",
      INIT_1B => X"79B860DFD7CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8718ED0BC107803BF1",
      INIT_1C => X"600013E011DFFFFFFF580BFFF1FBFDEFFFFFFE186387C2E0000002FFFFFA022B",
      INIT_1D => X"FE17FFFFFFFFFF8618ED0BC01E4015FEEFFF07FFD400B83FFDE007FFBC7C31D9",
      INIT_1E => X"FFFFFA1863A3C190000002FFFFFC00F779B8606FF0CFFFFFFFFFFFFFFFCE2FFF",
      INIT_1F => X"A7FF0BFBD400BE010CE01FFFFBEC71D960001BD00F5FFFFFFFF007FFF1E3FC67",
      INIT_20 => X"79BC603FD0CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED0F4008800D7F",
      INIT_21 => X"600009E818DFFFFFFF402FFFF1E7FF1DFFFFFC1863AFF848000002FFFFFD03C7",
      INIT_22 => X"FE17FFFFFFFFFF8618ED0B000D000B7FFDFF0DFCD400FE03C5F21FFFDF8C31D9",
      INIT_23 => X"7FFFFE1863A7F0F8000002FFFFFF06A779F9E013E4CFFFFFFFFFFFFFFFCE2FFF",
      INIT_24 => X"F6FF0EFDD400BE0E33785FFFBF0C71D960001BF4205FFFFFFFF85FFFF1E7FFC6",
      INIT_25 => X"79FFE01FA8CFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8618ED13026200087F",
      INIT_26 => X"600004FAC2DFFFFFFFFDFFFFF1E7FFF9DFFFFE1863A6F854000002FFFFFF9E87",
      INIT_27 => X"FE17FFFFFFFFFF8618ED3381E400086FFDFF0FFED401BFAD837FFFFFD70C71D9",
      INIT_28 => X"EFFFFE1863A77ABC000002FFFFFFE967793FE00EF0CFFFFFFFFFFFFFFFCE2FFF",
      INIT_29 => X"FFFF0EB9D5005FB441BFFFFFFF0C31D36000067E4CDFFFFFFFFF7FFFF1E7FFFE",
      INIT_2A => X"7FDF6007E14FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8718ED97B3E8001E7F",
      INIT_2B => X"E000033FB4FFFFFFFFFFFFFFF1E7FFFFEFFFF81A63A1FFE00001F4BFFFFFF8E7",
      INIT_2C => X"FE17FFFFFFFFFF0618ED7E1EF000686FFFFF0E1DD4C0CFFB00EF1FFFFA0E31DB",
      INIT_2D => X"FFFFFE1C63A7FF80000022FFFFFFD8E751FB4003C0AF7FFFFFFFFFFFFFCE2FFF",
      INIT_2E => X"FFFF0659D70037CC00541FFFFF0E31D3400001BFEC5FFFFFFFFFFFFFF1E7FFFF",
      INIT_2F => X"7E4CE00181AFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF8718ED7FFF4000167F",
      INIT_30 => X"800000A78CDFFFFFFFFFFFFFF1E7FFFFFFFFFE1861A6DE000001D2BFFFFDD963",
      INIT_31 => X"FE17FFFFFFFFFE061CE9FFD88000362FFFFF0621DCC015F80037FFFFFF0C39D2",
      INIT_32 => X"FFFFFE1E73247F2000010FFFFFFC1867B81800000167FFFFFFFFFFFFFFCE2FFF",
      INIT_33 => X"FFFF0E19FE400A20005CFFFFFF0E31B2A000002BB7FFFFFFFFFFFFFFF1E7FFFF",
      INIT_34 => X"2483943818517FFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF871878AF2600006A3F",
      INIT_35 => X"4C188A9B33BFFFFFFFFFFFFFF1E7FFFFFFFFFE1E71B93080181EAFBFFFFC3865",
      INIT_36 => X"FE17FFFFFFFFFF879CEEF290044B5BEFFFFF0E1859A802E143A47FFFFF0C39CC",
      INIT_37 => X"FFFFFE1E7192167FE5E0917FFFFC18639A1C0BC7EE4E7FFFFFFFFFFFFFCE2FFF",
      INIT_38 => X"FFFF06186AF7E4CEBC335FFFFF0E31E973E7752705BFFFFFFFFFFFFFF1E7FFFF",
      INIT_39 => X"99E0F43815A2FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF879C74D0E7FBB414DF",
      INIT_3A => X"CC188AC7C5FFFFFFFFFFFFFFF1E7FFFFFFFFFC1E70A5E000180DCAFFFFFC3C61",
      INIT_3B => X"FE17FFFFFFFFFF879C216E08054BF2BFFFFF06186C48180143ECBFFFFF0F3846",
      INIT_3C => X"FFFFFE1E70C47FFFFFB432BFFFFE1C61EE5F05D7DA0CFFFFFFFFFFFFFFCE2FFF",
      INIT_3D => X"FFFF06187334A6FC979B3FFFFF0F38EA13DFF92B017FFFFFFFFFFFFFF1E7FFFF",
      INIT_3E => X"C78000000115FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF871C350FF1FEFF8CBF",
      INIT_3F => X"40000000867FFFFFFFFFFFFFF1E7FFFFFFFFFE1E78EA80000000ECFFFFFE1E79",
      INIT_40 => X"FE17FFFFFFFFFF879E30A0000000633FFFFF879E75C0000000D63FFFFF0F3CF1",
      INIT_41 => X"FFFFFE1E30F0C000000008FFFFFC1C79EC8000000138FFFFFFFFFFFFFFCE2FFF",
      INIT_42 => X"FFFF079E7A600000004E7FFFFF0F1C7840000000847FFFFFFFFFFFFFF1E7FFFF",
      INIT_43 => X"F30007F00001FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF879C3D20000000423F",
      INIT_44 => X"0007FC002D7FFFFFFFFFFFFFF1E7FFFFFFFFFE161CFC000FE80052FFFFFC0E78",
      INIT_45 => X"FE17FFFFFFFFFF878F3E8003FE00143FFFFF87963D4005FC00007FFFFF0F1E3C",
      INIT_46 => X"FFFFFE0E1C3CC8BFD5E211FFFFFC1E187C259FF7E0617FFFFFFFFFFFFFCE2FFF",
      INIT_47 => X"FFFFC3861F0277FDF8183FFFFF030E1F6B2FFFF1087FFFFFFFFFFFFFF1E7FFFF",
      INIT_48 => X"3FFFDDFA39E3FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF83870FB4EBFFF8842F",
      INIT_49 => X"F7EFE90E60FFFFFFFFFFFFFFF1E7FFFFFFFFFE071C1FFFF4B21DC0FFFFFE0E1E",
      INIT_4A => X"FE17FFFFFFFFFFC1C787FFFFD186707FFFFF41869FEFF7FF86B07FFFFF0B0E1F",
      INIT_4B => X"FFFFFE878E0FFDACF5E1C0FFFFFF069E0FFF8E55E781FFFFFFFFFFFFFFCE2FFF",
      INIT_4C => X"FFFF81A787FFFE9F7860FFFFFF03C705FFF68AF1E17FFFFFFFFFFFFFF1E7FFFF",
      INIT_4D => X"07FFDE75E383FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFF81C3C3FFF9DD78F0FF",
      INIT_4E => X"FFF38EF0E1FFFFFFFFFFFFFFF1E7FFFFFFFFFF878F0BFFE6D5E3C3FFFFFF071E",
      INIT_4F => X"FE17FFFFFFFFFFC1C3C1FFFFF578F07FFFFFC1E781FFFFBF78E07FFFFF03C783",
      INIT_50 => X"FFFFFF8783C03FF6F587C3FFFFFF878700FFD85F8787FFFFFFFFFFFFFFCE2FFF",
      INIT_51 => X"FFFFC1E1E03FF69FE1E0FFFFFFC3C1E05FEF8BE3E1FFFFFFFFFFFFFFF1E7FFFF",
      INIT_52 => X"A012DC5F8783FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFE1F1F01FFFFD60F0FF",
      INIT_53 => X"07AF9BC3E1FFFFFFFFFFFFFFF1E7FFFFFFFFFF83C3C006FF738783FFFFFF8787",
      INIT_54 => X"FE17FFFFFFFFFFE1E0F006B7E5E1E0FFFFFFE1E1E80FF79DE1E0FFFFFFC3E1E0",
      INIT_55 => X"FFFFFF81E0F40017F20F03FFFFFF81E1F8003CFA1E03FFFFFFFFFFFFFFCE2FFF",
      INIT_56 => X"FFFFF0787E000F9D8781FFFFFFC0F07E000F990F83FFFFFFFFFFFFFFF1E7FFFF",
      INIT_57 => X"FC0038FA1E07FFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFE0783F0001EC83C0FF",
      INIT_58 => X"000F890F81FFFFFFFFFFFFFFF1E7FFFFFFFFFF81F0FC0017D21F03FFFFFF81E1",
      INIT_59 => X"FE17FFFFFFFFFFE8783F0003EC87C0FFFFFFE0787E000F998781FFFFFFC0F07E",
      INIT_5A => X"FFFFFFE1FC3FFFE6747E0FFFFFFFC1F87FFFD8D07E1FFFFFFFFFFFFFFFCE2FFF",
      INIT_5B => X"FFFFF07E1FFFFF981F07FFFFFFF07C1FFFF7FA1F07FFFFFFFFFFFFFFF1E7FFFF",
      INIT_5C => X"1FFFD8D07C1FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFF85F0FFFFBBD1F82FF",
      INIT_5D => X"FFF7FA3F07FFFFFFFFFFFFFFF1E7FFFFFFFFFFE07C0FFFE7547C0FFFFFFFC1F8",
      INIT_5E => X"FE17FFFFFFFFFFF81F03FFFBBD1F82FFFFFFF01E03FFF1981E07FFFFFFF07E07",
      INIT_5F => X"FFFFFFE03F003FF775F80FFFFFFFE07E007FC8E5F81FFFFFFFFFFFFFFFCE2FFF",
      INIT_60 => X"FFFFF81F800FF39B7E07FFFFFFF41F800FEBBAFC0FFFFFFFFFFFFFFFF1E7FFFF",
      INIT_61 => X"8017E8E7F03FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFF80FC00FFDA77E07FF",
      INIT_62 => X"0B0FB8FC1FFFFFFFFFFFFFFFF1E7FFFFFFFFFFF01F8016D771F82FFFFFFFE07F",
      INIT_63 => X"FE17FFFFFFFFFFF80FF00015A77C07FFFFFFFC1FE002739FFC07FFFFFFF40FE0",
      INIT_64 => X"FFFFFFF80FF0001673E03FFFFFFFE81FF0002C67E07FFFFFFFFFFFFFFFCE2FFF",
      INIT_65 => X"FFFFFE03FC00099BF81FFFFFFFFC07F8000FB9F01FFFFFFFFFFFFFFFF1E7FFFF",
      INIT_66 => X"FF800C6B807FFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFE03FC0007B6F80FFF",
      INIT_67 => X"8017B9C01FFFFFFFFFFFFFFFF1E7FFFFFFFFFFF803FF802E7380BFFFFFFFF807",
      INIT_68 => X"FE17FFFFFFFFFFFE00FFE00BB2E01FFFFFFFFE00FF60089AC01FFFFFFFFC01FF",
      INIT_69 => X"FFFFFFFE00FFFFE67A00FFFFFFFFFA03FFFFC86A017FFFFFFFFFFFFFFFCE2FFF",
      INIT_6A => X"FFFFFF007FFFF098803FFFFFFFFF007FFFF7B9007FFFFFFFFFFFFFFFF1E7FFFF",
      INIT_6B => X"3FFFC44803FFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFF803FFFFBBA803FFF",
      INIT_6C => X"FFF7BA00FFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFF003FFFEE7403FFFFFFFFFE00",
      INIT_6D => X"FE17FFFFFFFFFFFF800FFFFBFA80FFFFFFFFFF800FFFF098007FFFFFFFFF801F",
      INIT_6E => X"FFFFFFFF8007FFFE7403FFFFFFFFFF8009FFF4C807FFFFFFFFFFFFFFFFCE2FFF",
      INIT_6F => X"FFFFFFC000FFF59801FFFFFFFFFFC003FFE7BA03FFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_70 => X"000074EC1FFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFE001FFFFF300FFFF",
      INIT_71 => X"000FBE07FFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFE00000167C1FFFFFFFFFFFE8",
      INIT_72 => X"FE17FFFFFFFFFFFFFC000007B303FFFFFFFFFFF800000D980FFFFFFFFFFFF800",
      INIT_73 => X"FFFFFFFFF00000167C1FFFFFFFFFFFE8000034C43FFFFFFFFFFFFFFFFFCE2FFF",
      INIT_74 => X"FFFFFFF800000D980FFFFFFFFFFFF800000FCE1FFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_75 => X"80003065FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFC000007B307FFFF",
      INIT_76 => X"000FCEFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFF0000167DFFFFFFFFFFFFFF",
      INIT_77 => X"FE17FFFFFFFFFFFFFFE00007B37FFFFFFFFFFFFFC0000D997FFFFFFFFFFFFBC0",
      INIT_78 => X"FFFFFFFFFFE000177DFFFFFFFFFFFFFFA0003067FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_79 => X"FFFFFFFFF0000D99FFFFFFFFFFFFFFEC001FCEFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_7A => X"FFEDB047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFE00003B37FFFFF",
      INIT_7B => X"FFD6CFFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFFFFFF",
      INIT_7C => X"FE17FFFFFFFFFFFFFFFFFF9BB37FFFFFFFFFFFFFFFFDFD99FFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_7E => X"FFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFF7CFFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_7F => X"FFFFF067FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9BBFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFF1100001555555555555555555555555555554000103FC1000155555555",
      INIT_01 => X"0000004010EFF504000000000000000000000000000000000004513FFFFFFFFF",
      INIT_02 => X"0000000000000000000000004001104FFF050000000000000000000000000000",
      INIT_03 => X"00000413FFC1004000000000000000000000000000000000043BFD4100410000",
      INIT_04 => X"000000000000000000000001410EFF5040000000000000000000000000000000",
      INIT_05 => X"FFFFFFC41000000000000000000000000000000000400104FFF0500000000000",
      INIT_06 => X"0000100103FFFD8140100110000000000000000000000000000508FFFFFFFFFF",
      INIT_07 => X"0000000000000000000000040005423FFFD05000000000000000000000000000",
      INIT_08 => X"0000108FFFF414000000000000000000000000000000010040FFFF6050040140",
      INIT_09 => X"000000000000000000500040503FFFD814000400000000000000000000000010",
      INIT_0A => X"FFFFFFF60500000000000000000000000000000000001427FFFC040100000000",
      INIT_0B => X"040000102FFFFFB40400000000000000555550110050000000403BFFFFFFFFFF",
      INIT_0C => X"00000000000000000000000000500EFFFFC80540011000000000000000000000",
      INIT_0D => X"000503BFFFF20044000000000000000000000000000400140BFFFFED01500000",
      INIT_0E => X"000000000000000000000004023FFFFB40500000000000000000000000000000",
      INIT_0F => X"FFFFFFFED0100000000000000000000000000000000541EFFFFC805400000000",
      INIT_10 => X"55504002EFFFFFF74005555555555554000005455505555500063FFFFFFFFFFF",
      INIT_11 => X"55555555555555555555555550018FFFFFFF8001555555555555555555555555",
      INIT_12 => X"500063FFFFFFE00155555555555555555555555555554000BBFFFFFDD0015555",
      INIT_13 => X"5555555555555555555544002EFFFFFF74005555555555555555555555555555",
      INIT_14 => X"FFFFFFFFCD000555555555555555555555555555510018FFFFFFF80015555555",
      INIT_15 => X"0000006EFFFFFFFF680000000000000000500010001000001063FFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000000018FFFFFFFFB900000000000000000000000000",
      INIT_17 => X"00063FFFFFFFEE400000000000000000000000000000001BBFFFFFFFCA000000",
      INIT_18 => X"000000000000000000000006EFFFFFFFF6800000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFC90000000000000000000000000000000018FFFFFFFFB9000000000",
      INIT_1A => X"55556B3FFFFFFFFFF8A9555555555556AA7AA55555D55555C87FFFFFFFFFFFFF",
      INIT_1B => X"5555555555555555555555556ADFFFFFFFFFFDE9555555555555555555555555",
      INIT_1C => X"5A87FFFFFFFFFF7A55555555555555555555555555555ACFFFFFFFFFFE2A5555",
      INIT_1D => X"5555555555555555555556B3FFFFFFFFFF8A9555555555555555555555555555",
      INIT_1E => X"FFFFFFFFFFE2A55555555555555555555555555556A1FFFFFFFFFFDE95555555",
      INIT_1F => X"5555BFFFFFFFFFFFFFFA555555555556FFFFE57555F95555FFFFFFFFFFFFFFFF",
      INIT_20 => X"5555555555555555555555556FFFFFFFFFFFFFFE555555555555555555555555",
      INIT_21 => X"5BFFFFFFFFFFFFFF95555555555555555555555555556FFFFFFFFFFFFFFE9555",
      INIT_22 => X"555555555555555555555BFFFFFFFFFFFFFFA555555555555555555555555555",
      INIT_23 => X"FFFFFFFFFFFFE9555555555555555555555555555AFFFFFFFFFFFFFFE5555555",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \douta[2]\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"00000000000000000000001BFFFFF40000000000000000000000000000000000",
      INIT_18 => X"FFFFFD0000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000005FFFFFF",
      INIT_1A => X"00000000000000000000000000000000000000000000000000000003FFFFA000",
      INIT_1B => X"000000000000000000000000017FFFFFFFFFE800000000000000000000000000",
      INIT_1C => X"0000000000000000000000007FFE800000000000000000000000000000000000",
      INIT_1D => X"FFFFA00000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"00000000000000000000000000000000000000000000000000000000007FFFFF",
      INIT_1F => X"000000000000000000000000000000000000000000000000000000002FFE0000",
      INIT_20 => X"000000000000000000000000002FFFFFFFFF8000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000FFC000000000000000000000000000000000000",
      INIT_22 => X"FFFF000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"000000000000000000000000000000000000000000000000000000000007FFFF",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000007E00000",
      INIT_25 => X"0000000000000000000000000003FFFFFFF80000000000000000000000000000",
      INIT_26 => X"00000000000000000000000003C0000000000000000000000000000000000000",
      INIT_27 => X"FFF0000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"000000000000000000000000000000000000000000000000000000000001FFFF",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000001800000",
      INIT_2A => X"800000000001FFFFFFFFFFFF0001FFFFFFE00000000000000000000000000000",
      INIT_2B => X"0000000000FFFFFFFFFFFF8000C000FFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_2C => X"FFE0003FFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_2D => X"FFFFFFFFFFC00000000000FFFFFFFFFF000000000001FFFFFFFFFFFF2001FFFF",
      INIT_2E => X"FFFFFFFFC00000000000FFFFFFFFFFE000000000007FFFFFFFFFFF88000004FF",
      INIT_2F => X"000000000001FFFFFFFFFFFFE8007FFFFFE0013FFFFFFFFFFFF000000000003F",
      INIT_30 => X"0000000000FFFFFFFFFFFFF8000017FFFFFFFFFFFFC00000000000FFFFFFFFFF",
      INIT_31 => X"FF8005FFFFFFFFFFFFF000000000007FFFFFFFFFE00000000000FFFFFFFFFFE0",
      INIT_32 => X"FFFFFFFFFFC00000000000FFFFFFFFFF000000000001FFFFFFFFFFFFFC007FFF",
      INIT_33 => X"FFFFFFFFC00000000000FFFFFFFFFF6000000000007FFFFFFFFFFFFD00003FFF",
      INIT_34 => X"000000000001FFFFFFFFFFFFFC003FFFFF800FFFFFFFFFFFFFB000000000003F",
      INIT_35 => X"00000000007FFFFFFFFFFFFF80003FFFFFFFFFFFFFC00000000000FFFFFFFFFF",
      INIT_36 => X"FF000FFFFFFFFFFFFFB000000000007FFFFFFFFFC00000000000FFFFFFFFFF60",
      INIT_37 => X"FFFFFFFFFCC00000000000FFFFFFFFFD000000000001FFFFFFFFFFFFFE003FFF",
      INIT_38 => X"FFFFFFFF000000000000FFFFFFFFFE6000000000007FFFFFFFFFFFFFC0007FFF",
      INIT_39 => X"000000000001FFFFFFFFFFFFFF801FFFFF001FFFFFFFFFFFFF3000000000007F",
      INIT_3A => X"00000000007FFFFFFFFFFFFFC001FFFFFFFFFFFFFCC00000000000FFFFFFFFF8",
      INIT_3B => X"FF007FFFFFFFFFFFFE3000000000003FFFFFFFFE000000000000FFFFFFFFFE20",
      INIT_3C => X"FFFFFFFFF0400000000000FFFFFFFFE8000000000001FFFFFFFFFFFFFF803FFF",
      INIT_3D => X"FFFFFFF8000000000000FFFFFFFFF82000000000007FFFFFFFFFFFFFC001FFFF",
      INIT_3E => X"000000000001FFFFFFFFFFFFFF801FFFFF007FFFFFFFFFFFFC1000000000007F",
      INIT_3F => X"00000000007FFFFFFFFFFFFFE001FFFFFFFFFFFFF0400000000000FFFFFFFFE0",
      INIT_40 => X"FE007FFFFFFFFFFFFC1000000000003FFFFFFFF8000000000000FFFFFFFFF820",
      INIT_41 => X"FFFFFFFFE0400000000000FFFFFFFFE0000000000001FFFFFFFFFFFFFFC01FFF",
      INIT_42 => X"FFFFFFF8000000000000FFFFFFFFF02000000000007FFFFFFFFFFFFFE003FFFF",
      INIT_43 => X"000000000001FFFFFFFFFFFFFFE00FFFFE00FFFFFFFFFFFFF81000000000003F",
      INIT_44 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFFE0400000000000FFFFFFFFE0",
      INIT_45 => X"FE01FFFFFFFFFFFFF81000000000003FFFFFFFF8000000000000FFFFFFFFF020",
      INIT_46 => X"FFFFFFFFC0400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFC01FFF",
      INIT_47 => X"FFFFFFE0000000000000FFFFFFFFE02000000000007FFFFFFFFFFFFFF003FFFF",
      INIT_48 => X"000000000001FFFFFFFFFFFFFFE01FFFFC00FFFFFFFFFFFFF01000000000003F",
      INIT_49 => X"00000000007FFFFFFFFFFFFFF803FFFFFFFFFFFFC0400000000000FFFFFFFF80",
      INIT_4A => X"FC00FFFFFFFFFFFFF01000000000003FFFFFFFE0000000000000FFFFFFFFE020",
      INIT_4B => X"FFFFFFFFC0400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_4C => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF807FFFF",
      INIT_4D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_4E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFFC0400000000000FFFFFFFF80",
      INIT_4F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFFC020",
      INIT_50 => X"FFFFFFFF80400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_51 => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_52 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_53 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFF80",
      INIT_54 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFFC020",
      INIT_55 => X"FFFFFFFF80400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_56 => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_57 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_58 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFF80",
      INIT_59 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFFC020",
      INIT_5A => X"FFFFFFFF80400000000000FFFFFFFE80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_5B => X"FFFFFFA0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_5C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000000000003F",
      INIT_5D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFF00",
      INIT_5E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFFC020",
      INIT_5F => X"FFFFFFFF80400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_60 => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_61 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_62 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE80",
      INIT_63 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFC0000000000000FFFFFFFFC020",
      INIT_64 => X"FFFFFFFF80400000000000FFFFFFFE80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_65 => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_66 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_67 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF00400000000000FFFFFFFF00",
      INIT_68 => X"FE01FFFFFFFFFFFFC01000000000003FFFFFFFA0000000000000FFFFFFFFC020",
      INIT_69 => X"FFFFFFFF80400000000000FFFFFFFE80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_6A => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_6B => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000000000003F",
      INIT_6C => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFF00",
      INIT_6D => X"FE01FFFFFFFFFFFFC01000000000003FFFFFFFE0000000000000FFFFFFFFC020",
      INIT_6E => X"FFFFFFFF80400000000000FFFFFFFF80000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_6F => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_70 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_71 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE80",
      INIT_72 => X"FE01FFFFFFFFFFFFC01000000000003FFFFFFFC0000000000000FFFFFFFF8020",
      INIT_73 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_74 => X"FFFFFFE0000000000000FFFFFFFFC02000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_75 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_76 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_77 => X"FE01FFFFFFFFFFFFC01000000000003FFFFFFF80000000000000FFFFFFFF8020",
      INIT_78 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_79 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_7A => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_7B => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_7C => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_7D => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_7E => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_7F => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_01 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_02 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_03 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_04 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_05 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_06 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_07 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_08 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_09 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_0A => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_0B => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_0C => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_0D => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_0E => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_0F => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_10 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_11 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_12 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_13 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_14 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_15 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_16 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_17 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_18 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_19 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_1A => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_1B => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_1C => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_1D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_1E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_1F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_20 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_21 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_22 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_23 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_24 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_25 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_26 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_27 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_28 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_29 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_2A => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_2B => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_2C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_2D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_2E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_2F => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_30 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_31 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_32 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_33 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_34 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_35 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_36 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_37 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_38 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_39 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_3A => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_3B => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_3C => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_3D => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_3E => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_3F => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_40 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_41 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_42 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_43 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_44 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_45 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_46 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_47 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_48 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_49 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_4A => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_4B => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_4C => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_4D => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_4E => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_4F => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_50 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_51 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_52 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_53 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_54 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_55 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_56 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_57 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_58 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_59 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_5A => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_5B => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_5C => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_5D => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_5E => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_5F => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_60 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_61 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_62 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_63 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_64 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_65 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_66 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_67 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_68 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_69 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_6A => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_6B => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_6C => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_6D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_6E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_6F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_70 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_71 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_72 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_73 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_74 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_75 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_76 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_77 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_78 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_79 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_7A => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_7B => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_7C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_7D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_7E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_7F => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_01 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_02 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_03 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_04 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_05 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_06 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_07 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_08 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_09 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_0A => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_0B => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_0C => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_0D => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_0E => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_0F => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_10 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_11 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_12 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_13 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_14 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_15 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_16 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_17 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_18 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_19 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_1A => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_1B => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_1C => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_1D => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_1E => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_1F => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_20 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_21 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_22 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_23 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_24 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_25 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_26 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_27 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_28 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_29 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_2A => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_2B => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_2C => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_2D => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_2E => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_2F => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_30 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_31 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_32 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_33 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_34 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_35 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_36 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_37 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_38 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_39 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_3A => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_3B => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_3C => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_3D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_3E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_3F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_40 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_41 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_42 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_43 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_44 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_45 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_46 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_47 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_48 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_49 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_4A => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_4B => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_4D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_4E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_4F => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_50 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_51 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_52 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_53 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_54 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_55 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_56 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_57 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_58 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_59 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_5A => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_5B => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_5C => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_5D => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_5E => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_5F => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_60 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_61 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_62 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_63 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_64 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_65 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_66 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_67 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_68 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_69 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_6A => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_6B => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_6C => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_6D => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_6E => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_6F => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_70 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_71 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_72 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_73 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_74 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_75 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_76 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_77 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_78 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_79 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_7A => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_7B => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_7C => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_7D => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_7E => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_7F => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_01 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_02 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_03 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_04 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_05 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_06 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_07 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_08 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_09 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_0A => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_0B => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_0C => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_0D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_0E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_0F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_10 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_11 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_12 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_13 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_14 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_15 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_16 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_17 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000000000003F",
      INIT_18 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_19 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_1A => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_1B => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_1C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_1D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_1E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_1F => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_20 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_21 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_22 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_23 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_24 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_25 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_26 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_27 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_28 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_29 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_2A => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_2B => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_2C => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_2D => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_2E => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_2F => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_30 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_31 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_32 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_33 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_34 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_35 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_36 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_37 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_38 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_39 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_3A => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_3B => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_3C => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_3D => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_3E => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_3F => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_40 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_41 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_42 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_43 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_44 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_45 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_46 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_47 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_48 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_49 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_4A => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_4B => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_4C => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_4D => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_4E => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_4F => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_50 => X"FE01FFFFFFFFFFFFE00000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_51 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_52 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_53 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_54 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_55 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_56 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_57 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_58 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_59 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_5A => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_5B => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_5C => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_5D => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000000000003F",
      INIT_5E => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_5F => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_60 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_61 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_62 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_63 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_64 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_65 => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_66 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_67 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_68 => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_69 => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_6A => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_6B => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF007FFFF",
      INIT_6C => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_6D => X"00000000007FFFFFFFFFFFFFF007FFFFFFFFFFFF80400000000000FFFFFFFE00",
      INIT_6E => X"FE01FFFFFFFFFFFFE01000000000003FFFFFFFE0000000000000FFFFFFFF8020",
      INIT_6F => X"FFFFFFFF80400000000000FFFFFFFE00000000000001FFFFFFFFFFFFFFE01FFF",
      INIT_70 => X"FFFFFFE0000000000000FFFFFFFF802000000000007FFFFFFFFFFFFFF027FFFF",
      INIT_71 => X"000000000001FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000000003F",
      INIT_72 => X"00000004007FFFFFFFFFFFFFF9E7FFFFFFFFFFFF00400000000000FFFFFFFE00",
      INIT_73 => X"FE01FFFFFFFFFFFFE0000000000000FFFFFFFFE00000000C0000FFFFFFFF8020",
      INIT_74 => X"FFFFFFFF40400000100000FFFFFFFE00000000001801FFFFFFFFFFFFFFE01FFF",
      INIT_75 => X"FFFFFFE00000001E0000FFFFFFFF80200000000E007FFFFFFFFFFFFFFF47FFFF",
      INIT_76 => X"000000003C01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0100000000003FF",
      INIT_77 => X"0000007E007FFFFFFFFFFFFFFC47FFFFFFFFFFFEE0400000380000FFFFFFFE00",
      INIT_78 => X"FE01FFFFFFFFFFFFE010000000001F7FFFFFFFE0000000760000FFFFFFFF8020",
      INIT_79 => X"CFFFFFFFB00000006C0000FFFFFFFE0000000000EC01FFFFFFFFFFFFFFE01FFF",
      INIT_7A => X"FFFFFFE0000001CB0000FEFFFFFF8020000003E6007FFFFFFFFFFFFFF3C7FFFF",
      INIT_7B => X"000040079E01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE000000000007C7F",
      INIT_7C => X"0000079E007FFFFFFFFFFFFFEFC7FFFE7FFFFFFF9C7FFFFCD7FFFEFFFFFFFE00",
      INIT_7D => X"FE01FFFFFFFFFFFFE01000000001E77FFFFFFFE00000033A000079FFFE7F8020",
      INIT_7E => X"FFFFFFFF6FFFFFFDFBFFFFFFFFFFFE000001E00E7C01FFFFFFFFFFFFFFE01FFF",
      INIT_7F => X"FFFFFFE0000003BF0000F3FFF2FF802000000CFE007FFFFFFFFFFFFFF767FFFD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8007E01F7E01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000000005DF7F",
      INIT_01 => X"00002EFE007FFFFFFFFFFFFFFF67FFFEFFFFFFFEF0000199BC0001DFFFFFFE00",
      INIT_02 => X"FE01FFFFFFFFFFFFE0100000001FEFFFFFFFFFE000001FDF0000DBFFEDFF8020",
      INIT_03 => X"FFFFFFFC001E001F001E001FFFFE7FFFFFFF603FFE01FFFFFFFFFFFFFFE01FFF",
      INIT_04 => X"FFFFFFE000001FFD8001B7FFDFFF802000007F7E007FFFFFFFFFFFFFFF67FFFF",
      INIT_05 => X"FFFFE03FBF01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010000000F7FFFF",
      INIT_06 => X"00001FFE007FFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFBFFFFFFFBFFFFFBFFF",
      INIT_07 => X"FE01FFFFFFFFFFFFE01000000FC7FFFFFFFFFFE000000FED800377FF7BFF8020",
      INIT_08 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFF7C0000007E01FFE01FFFFFFFFFFFFFFE01FFF",
      INIT_09 => X"FFFFFFE0000001F78006EFFFF7FF802000000FFE007FFFFFFFFFFFFFFF67FFFF",
      INIT_0A => X"FFFFE00FDF01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000003FD8FFFF",
      INIT_0B => X"000007FE007FFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFF",
      INIT_0C => X"FE01FFFFFFFFFFFFE00000007CB9FFFFFFFFFFE0000003FFC01DFFFEFFFF8020",
      INIT_0D => X"FFFFFFFFFFFF9FC001FF9FFFFFFFFFFFFFFFE203FF81FFFFFFFFFFFFFFE01FFF",
      INIT_0E => X"FFFFFFE0000C00FBC03DDFFEEFFF802000000FFC007FFFFFFFFFFFFFFF67FFFF",
      INIT_0F => X"FFFFE307ED01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010000077F0FFFF",
      INIT_10 => X"00000FFC007FFFFFFFFFFFFFFF67FFFFEFFFFFFF91FF0E8010FF8FFFFFFFFFFF",
      INIT_11 => X"FE01FFFFFFFFFFFFE0100000DF71FFFFFFFFFFE0000C01FBC01DFFFEFFFF8020",
      INIT_12 => X"EFFFFFFF39FF000010FF80FFFFFFFFFFFFFFE783FF81FFFFFFFFFFFFFFE01FFF",
      INIT_13 => X"FFFFFFE0001E80FDC01FFFFFDFFF802000000FFC007FFFFFFFFFFFFFFF67FFFF",
      INIT_14 => X"7FBFECC1FFC1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0100001BEE1FFFF",
      INIT_15 => X"00000FFC007FFFFFFFFFFFFFFF67FFFFEFFFFFFF7DFF80007EFF80FFFFFFFFF8",
      INIT_16 => X"FE01FFFFFFFFFFFFE01000037DC1FFFFFFFFFF800033BF7FE03FBFFF7FFF8020",
      INIT_17 => X"EFFFFFFEEFFD7FC0EFFFFFFFFFFFFFF8807FFB7FFF81FFFFFFFFFFFFFFE01FFF",
      INIT_18 => X"F3FFFFFC00EFFFFFF03F7FFFBFFF802000000FFC007FFFFFFFFFFFFFFF67FFFF",
      INIT_19 => X"007F701E0FC1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010000F7B81FEFF",
      INIT_1A => X"00000FFC007FFFFFFFFFFFFFFF67FFFFEFFFFFFFD7FFFFE1FFFFFFFFFFFFFFD8",
      INIT_1B => X"FE01FFFFFFFFFFFFE01000077700EFBFEDFFFFFE01EE7FFFA07FFFFFFFFF8020",
      INIT_1C => X"EFFFFFFFBBFFFFC3DBFFFFFFFFFFFFB8007FFFFFFFE1FFFFFFFFFFFFFFE01FFF",
      INIT_1D => X"BFFFFFFC00DF8003F0DFFFFFFFFF802000000FFC007FFFFFFFFFF3FFFF47FFFF",
      INIT_1E => X"003FFFFFFFC1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000077400EFBF",
      INIT_1F => X"00000FFC007FFFFFFFFFEDFFFFFFFFFFEFFFFFFFBC1E00C1BC1F007FFFFFFCF8",
      INIT_20 => X"FE01FFFFFFFFFFFFE000000FAC00FFBFFF00001801FFFFFFD1AFFFFFFFFF8020",
      INIT_21 => X"EFFFFFFFFFFFFFC3FFFFFFFFFFFFFFE8007FFFFFFFE1FFFFFFFFFFFFFFE01FFF",
      INIT_22 => X"FFFFFFF807FFFFFFBF77FFFFFFFF802000000FFC007FFFFFFFFF9EFFFFFFF7FF",
      INIT_23 => X"00DF7FFFFDF1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010001FDC00FF3F",
      INIT_24 => X"00000FFC007FFFFFFFFFDFFFFFFE0FFFEFFFFFFFFFFDFF87FFFFFFFFFFFFFFE8",
      INIT_25 => X"FE01FFFFFFFFFFFFE010003FF001FF3FFFFFFFF00FFFFFFFFF00073FFFFF8020",
      INIT_26 => X"EFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFC01BFE0003FB1FFFFFFFFFFFFFFE01FFF",
      INIT_27 => X"EFFFFFE008060007CFFFFFFBFFFD802000018FFC007FFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"037FE0007EF9FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0100077E003FFBF",
      INIT_29 => X"0003CFFC00FFFFFFFFFFFFFFFF7FFFFFEFFFFFFFFFFFFE1001FFBFFFFFFFFFFC",
      INIT_2A => X"FE01FFFFFFFFFFFFE01000FFC003FFBFFEFFFFC00006000BEFFFFBFBFFF30020",
      INIT_2B => X"EFFFFFFF01FF600000FFB2FFFFFFFF7C06FFE0401F51FFFFFFFFFFFFFFE01FFF",
      INIT_2C => X"FEFFFFC0000F4007F7FFFBFBFFE780200007EFFC01EFFFFFFFFFFFFFFF7FFE7F",
      INIT_2D => X"1CFFE0603FF9FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01001FDDF03FF3F",
      INIT_2E => X"000EEFFC05BFFFFFFFFFFFFFFF47FDBFFFFFFFFE81FF000020FF80FFFFFFFFFC",
      INIT_2F => X"FE01FFFFFFFFFFFFE010039EFF3DFF3FFFFFFF800019C003FB7FFBFBFFBF8020",
      INIT_30 => X"FFFFFFFFC1FF000030FF80FFFFFFFFF6B9BFE0F01FF9FFFFFFFFFFFFFFE01FFF",
      INIT_31 => X"F7FFFF800036FFFFFBFFFBFDFF6F8020002DCFFC0F7FFFFFFFFFFFFFFF67FBDF",
      INIT_32 => X"F77FE1B7FFFDFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01007FE1FFFFF7F",
      INIT_33 => X"007B0FFC1CFFFFFFFFFFFFFFFF67F7E1F001FFFFE1FF0000F8FF80FFFFFFFFFE",
      INIT_34 => X"FE01FFFFFFFFFFFFE0100FFFF007FF7FFFFFFFE000EF80003D01FBFDFEFF8020",
      INIT_35 => X"FFFFFFFF71FF0000DCFF80FFFFFFFFFE6B3FE35FFFDDFFFFFFFFFFFFFFE01FFF",
      INIT_36 => X"FFFFFFF001E7FFFFFF81FBFDFDFF802000F70FFC3FFFFFFFFFFFFFFFFF67FFFF",
      INIT_37 => X"E73FE6EFFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0101FFFFFF83FFF",
      INIT_38 => X"01C60FFE7FFBFFFFFFFFFFFFFF67FFFFEFFFFFFEDFFD8001ADFF83FFFFFFFFFE",
      INIT_39 => X"FE01FFFFFFFFFFFFE0100FFFFFFFFE03FF7FFFF000FDFFFFFFC1FBFFFBFF8020",
      INIT_3A => X"EFFFFFFDEFFFFFFB77FFFFFFFFFFFFFBDC3FDDF0003BFFFFFFFFFFFFFFE01FFF",
      INIT_3B => X"1BFFFFB801FFFFFFDDE1FFFEFFBF802003AE0FFE3FFFFFFFFFFFFFFFFF67FFFF",
      INIT_3C => X"AC3FDFFFFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01010FFFFFFFFFE",
      INIT_3D => X"03780FFE3FBDFFFFFFFFFFFFFF67FFFFEFFFFFF9E01E0016781E0003FFFFFFFF",
      INIT_3E => X"FE01FFFFFFFFFFFFE010001C7FFFFBFFFFFFFF6007FF9FFF0FF1FFFEFBFF8020",
      INIT_3F => X"EFFFFFFFFFFFFFBFFFFFFFF7FFFFFFEF583FFFFFFFFDFFFFFFFFFFFFFFE01FFF",
      INIT_40 => X"FFFFFCE004FFDF8F173FFFFE7BFF802006D80FFE1FFDFFFFFFFFFFFFFF47FFFF",
      INIT_41 => X"F03FFFFFFFF9FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000007E1FFFFF",
      INIT_42 => X"0DB00FFE07DFFFFFFFFFFFFFFBC7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_43 => X"FE01FFFFFFFFFFFFE0100003B00BFFFFFDBFF9C000FFEE0606DFFFFF7D7F8020",
      INIT_44 => X"EFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFB03FFFFFFFFCFFFFFFFFFFFFFFE01FFF",
      INIT_45 => X"FFFFF380001FF7E00DE03FFFFEFF802033F00FFE03FEFFFFFFFFFFFFFFC7FFFF",
      INIT_46 => X"E03FC00FFEFEFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE01000037807FFFF",
      INIT_47 => X"7FC00FFC07FFFFFFFFFFFFFFFBC7FFFFEFFFFFFFFFFFFFDDFFFFFFFFFFFFFFF7",
      INIT_48 => X"FE01FFFFFFFFFFFFE0100006D803FE3FFFFFEFA0000BFBE01DFFFFFFFFFF8020",
      INIT_49 => X"EFFFFFFFFEA00FBED00001FFFFFFFFF7E03FC00FFE3F7FFFFFFFFFFFFFE01FFF",
      INIT_4A => X"FFFFDFE00001FD603FFFFFFFBFFF8020CEC00FFE01F7FFFFFFFFFFFFFF47FFFF",
      INIT_4B => X"C03FC00FFE1FBFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE000001DFC03F43F",
      INIT_4C => X"BFC00FFE01FBFFFFFFFFFFFFFBC7FFFFEFFFFFFE000007DF600000FFFFFFFEFF",
      INIT_4D => X"FE01FFFFFFFFFFFFE0000019EC07F63FFEFFAFE00001FE603FFFFFFF7FFF8021",
      INIT_4E => X"EFFFFFFF804007C7B00000FFFFFFFEEF603FC00FFE1FFFFFFFFFFFFFFFE01FFF",
      INIT_4F => X"FFFE5FE0000033E01FFFFFFFFFFF80237D000FFE01FFBFFFFFFFFFFFFFE7FFFF",
      INIT_50 => X"F03FC30FFE1FFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010003DF60FFE3F",
      INIT_51 => X"FB000FFE00FDFFFFFFFFFFFFFFE7FFFFEFFFFFFF80400FBBDC0000FFFFFFFFDF",
      INIT_52 => X"FE01FFFFFFFFFFFFE01000FEFE0F7E3FFFEEBFE00001BFE00FF7EFFFFFFF8026",
      INIT_53 => X"EFFFFFFF80408E7CEE4000FFFFFFFFD9B03FC78FFE8FFFFFFFFFFFFFFFE01FFF",
      INIT_54 => X"FF7DFFE00000FFE00FD9FDFFFFFF802EFF000FFE007EDFFFFFF9FFFFFBE7FFFF",
      INIT_55 => X"F03FCCC7FE01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE00000FF7A0F7C3F",
      INIT_56 => X"F6000FFE007FFFFFFFF6FFFFFBFFFFFFEFFFFFFF804C38FF738000FFFFFFFFBE",
      INIT_57 => X"FE01FFFFFFFFFFFFE012007FBF077C3FFFF37FE00019FFC00FD1FDFFBFFF800D",
      INIT_58 => X"EFFFFFFF8041E1FF9DC000FFFFFFFF77D83FDB7FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_59 => X"FFBEFFE0001E3FEFCFF0FFFFBFFF801BFC000FFE007F6FFFFFEF3FFFFFFFFFFF",
      INIT_5A => X"7C3FF7BFFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE010000FFD87FC3F",
      INIT_5B => X"E9FFEFFEE07FB7FFFFC0900007C0001FEFFFFFFF800B939FEE73F8FFFFFFFFFF",
      INIT_5C => X"FE01FFFFFFFFFFFFE012FF87DE9FE83FFFFDFFE000767FC01FD0FFFFFFFF8037",
      INIT_5D => X"EFFFFFFF807E6F1CF3B8D0FFFFFFFEEFED3F7000F800FFFFFFFFFFFFFFE01FFF",
      INIT_5E => X"FFFFFFE006EBFFEFFFF8FFFFFFFF807FD8000FFE387FDFFFFFBFFFFFEBFFE03F",
      INIT_5F => X"BE3FFFFFFFE1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0124067EFFEF83F",
      INIT_60 => X"DBFFEFFEC87FFBFFFFFFFFFFDFFFFFFFEFFFFFFE07F19E71FDDC38FFFFFFFFFF",
      INIT_61 => X"FE01FFFFFFFFFFFFE012BFF7F77ED23FFFFFFFE001DDFFFFFFF9FFFFF7FF80FF",
      INIT_62 => X"EFFFFFFFFF0E7C6FFF7708FFFFFFFDDFD63FFFFFFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_63 => X"FF7DFFE001DE078007F9F7FFFFFF80EFB7FFEFFEF07FEDFFFFFFFFFFDFBFFFFF",
      INIT_64 => X"EE3F7FFFFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012FFFBFBBFF23F",
      INIT_65 => X"F7FFEFFEE87FF7FFFFFFFFFFBFFFFFFFEFFFFFFFF9F9E8DB7FDDC0FFFFFFFFF7",
      INIT_66 => X"FE01FFFFFFFFFFFFE012FFF8FFFFFA3FFEEFFFE001BFFFFE0F79FFFFFFFF80EF",
      INIT_67 => X"EFFFFFFC3FE7E1BF3FE770FFFFFFFBF3EF3F7FFFFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_68 => X"FDD6FFE007FFFFFFFFF8FFFFFFFF81FF6FFFEFFEF87FFAFFFFFFFFFFBFF7FFFF",
      INIT_69 => X"F57FFFF7FD19FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012FFFDFDDFF63F",
      INIT_6A => X"6FFFEFFEF87FFD7FFFFFFFFF7FF7FFFFEFFFFF8FFF9F477E2FF8DEFFFFFFFBF3",
      INIT_6B => X"FE01FFFFFFFFFFFFE012FF0CFEEFA63FFBFBFFE00FFFFFFFFF7C7FFFEFFF81FF",
      INIT_6C => X"EFFFFFE7FCFF0F7E0BFF17FFFFFFFFE1FBBFE00FFE19FFFFFFFFFFFFFFE01FFF",
      INIT_6D => X"F7BF7FE00FFFFFFFF7FC7FFFFFE181EFCFFFEFFEF87FFE7FFFFFFFFFBFFFFFFF",
      INIT_6E => X"FCFFE00FFE01FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012FE667F7FF63F",
      INIT_6F => X"9FFFEFFEF87FFF3FFFFFFFFFFEFFDFFFEFFFFFFFE3F6277DC6FFE7FFFFFFFF60",
      INIT_70 => X"FE01FFFFFFFFFFFFE012F8F61FBFE63FF77DFFE008003FE3E7FCFB7FFFE781FE",
      INIT_71 => X"EFFFFFFC1FF01FAC01FFF8FFFFFFFFC0FEFFC7EFFE31FFFFFFFFFFFFFFE01FFF",
      INIT_72 => X"EFFFFFE000003FC7C7FCFFFFFFDF81F6DFFFEFFEF87FFF9FFFFFFFFF7FFFF1FF",
      INIT_73 => X"7E7FF9EFFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F1F7AFDF463F",
      INIT_74 => X"9FFFEFFEF87FFFDFFFFFFFFD7FEFFE3FEFFFFFFFFFF80FCC002FFF1FFFFFFAC0",
      INIT_75 => X"FE01FFFFFFFFFFFFE012E9A797EFEE3FDEFEFFE000003FC007F8FFFFFFBF81F1",
      INIT_76 => X"EFFFFFFFFDEC0FFC001FFFE3FFFFFCC0FF3FF8EFFE31FFFFFFFFFFFFFFE01FFF",
      INIT_77 => X"FFFFDFE003FF3FCE27F8FFFFF77F80FF9FFFEFFEF87FFFEFFFFFFFFFFF7FFFC7",
      INIT_78 => X"3FBFFD2FFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012EFB7CBFFF63F",
      INIT_79 => X"1FFFEFFEF87FFFF7FFFFFFFBFFF7FFF9FFFFFFFFF1F7FFFFFFFFFFFFFFFFFF80",
      INIT_7A => X"FE01FFFFFFFFFFFFE012EFBBE7FFF23FFDFF7FE003FF3FCFE7F8FFBFF77F80FE",
      INIT_7B => X"7FFFFFFFC3FC003000059FFFFFFFFF800FDFFF0FFE31FFFFFFFFFFFFFFE01FFF",
      INIT_7C => X"FFFFAFE003FF3FCFEFFCFEFFFFFF807C1FFFEFFEF87FFFFFFFFFFFF5FFBFFFFE",
      INIT_7D => X"07EFFD8FFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012EFBBF3FFB03F",
      INIT_7E => X"9FFFEFFEF87FFFFFFFFFFFFFFFFFFFFFCF3FFFFF877FFFFFFFF999FFFFFFFF00",
      INIT_7F => X"FE01FFFFFFFFFFFFE012EBB3F9DEDA3FBFFFFFE003FF3FCFEFFCFFFFFFFF807A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFDFFFE0FDFFFFFFFFF80FFFFFFFE000BFFFEDFFE31FFFFFFFFFFFFFFE01FFF",
      INIT_01 => X"FFFFD7E003FF3FCFCFFCFFFFFFFF80059FFFEFFEF87FFFFFFFFFFFEBF7DFFFFF",
      INIT_02 => X"07FFFF77FE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012E3BBF1BF6D3F",
      INIT_03 => X"9FFFEFFEF87FFFFFFFFFFFDFF3EDFFFFFEFFFFFF9FFFFFFFFFFF70FFFFFFFE00",
      INIT_04 => X"FE01FFFFFFFFFFFFE012E3BBF7F7D73FF7FFEFA003FF3FCFEFBCFF7FFF7F8020",
      INIT_05 => X"FFBBFFFF9FEDFFFFFFFE78FFFFFFFE0003FFFFBFFE31FFFFFFFFFFFFFFE01FFF",
      INIT_06 => X"F7FFFF8003FF3FCFEFBEFFFFFFFF80269FFFEFFEF87FFFFFFFFFFFB7F3FEFFFF",
      INIT_07 => X"01FFFFCFFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F3FDEF7FEF7F",
      INIT_08 => X"9FFFEFFEF87FFFFFFFFFFF7FF1F7FFFFFFEFFFFF9FF6FFFFF81CF8FFFFFFFE00",
      INIT_09 => X"FE01FFFFFFFFFFFFE012F3FDD6EFF7FFCFFFF58003FF3FCFEFFEFFBFFFFF8026",
      INIT_0A => X"FFF7FFFF83FB70000039F8FFFFFFFE0004BFFFE7FE31FFFFFFFFFFFFFFE01FFF",
      INIT_0B => X"FFFFFBC003FF3FCFEBFCFFD7FFFF80269FFFEFFCFC7FFFFFFFFFFEFFF1FB7FFF",
      INIT_0C => X"063FE7FDFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F3F9ADDBFF7F",
      INIT_0D => X"9FFFEFFEE07FFFFFFFFFFDDFF1FFBFFFFFFFFFFF81FDBA000003F8FFFFFFFE00",
      INIT_0E => X"FE01FFFFFFFFFFFFE012F3FC5BBDFEBFFFFFFCE003FF3FCFF3FEFFFFFFFF8026",
      INIT_0F => X"FFFFFFFF80FFDDFFFFFFF8FFFFFFFE00063FE3FAFC31FFFFFFFFFFFFFFE01FFF",
      INIT_10 => X"FFFFFE6003FF3FCFF3FE7FEBFFBF80269FFFEFFE07FFFFFFFFFFFBBFF07F5FFF",
      INIT_11 => X"063FE1FFFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFC012F3FCB7E2FF5F",
      INIT_12 => X"9FFFEFFEE3FFFFFFFFFFEF7FF03FAFFFFFFFFFFF807FF8FFFFFFF8FFFFFFFFE0",
      INIT_13 => X"FE01FFFFFFFFFFFFC012F3F7EF64FFCFFFFFFF7003FF3FC007FAFFF7FFFF8026",
      INIT_14 => X"FFFFFFFF807FEE7FFFFFF8FFFFFFFFFC063FE8FFFF31FFFFFFFFFFFFFFE01FFF",
      INIT_15 => X"FFFFFFB003FF3FE7F7DFFFFDFFFFC0269FFFEFFFFFBFFFFFFFFFDEFFF01FD3FF",
      INIT_16 => X"063FEC7FFE31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F7F7DEEE5FF3",
      INIT_17 => X"9FFFEFFE807FFFFFFFFF7DFFF00FF5FFFFFFFFFF803FF77FFFFFF8FFFFFFFFEC",
      INIT_18 => X"FE01FFFFFFFFFFFFE012F3BF7DDF2FF9FFFFFFD803FF3FE3E3FDF9FBFFBFC026",
      INIT_19 => X"FFFFFFFF804FDBBFFFFFF8FFFFFFC03C063FEE3FFE31FFFFFFFFFFFFFFE01FFF",
      INIT_1A => X"FFFFFFDC03FF3FFFE1EE07FCFE7FC0269FFFEFFFFBFFFFFFFFFCFBFFF007F8FF",
      INIT_1B => X"063FEF1FAC31FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F3BEFB3FCFFE",
      INIT_1C => X"9FFFEFDFEFFFFFFFFFE7F7FFF007FE3FFFFFFFFF8047FD9FFFFFF8FFFFFDFDF8",
      INIT_1D => X"FE01FFFFFFFFFFFFE012F3BFE63FE5FF3FFFFFEC03FF3FC021FFFFFE7BFFC026",
      INIT_1E => X"FFFFFFFF804FFECFFFFFF8FFFFFFFFE0063FEF8FDD31FFFFFFFFFFFFFFE01FFF",
      INIT_1F => X"DFFFFFF603FF3DFFE3FFFFFF3FFF80269FFFE3EFFFFFFFFFFF0FFFFFF007FF9F",
      INIT_20 => X"063BEFC7F331FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012F3BFFC7FF1FF",
      INIT_21 => X"9FFFF7F7FF7FFFFFFFFFDFFFF007FFE7FFFFFFFF8047F7C7FFFFF8FFFFFEFFE0",
      INIT_22 => X"FE01FFFFFFFFFFFFE012F3FFF8FFF47FE7FFFFFB03FF7DFF8AFDFFFFBFFFC026",
      INIT_23 => X"FFFFFFFF804BFF77FFFFF8FFFFFFFFC0063E6FEFE331FFFFFFFFFFFFFFE01FFF",
      INIT_24 => X"F9FFFFFF03FF7FFFCDFFBFFFDFFF80269FFFE5FBF87FFFFFFFFFBFFFF007FFF9",
      INIT_25 => X"063F6FE7C731FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE012EFFDF1FFF63F",
      INIT_26 => X"9FFFFBFD687FFFFFFFFE7FFFF007FFFE7FFFFFFF8048FFBBFFFFF8FFFFFFEF00",
      INIT_27 => X"FE01FFFFFFFFFFFFE012CF7FE3FFF63FFEFFFFFF03FE7F5EFC7FBFFFEFFF8026",
      INIT_28 => X"1FFFFFFF8048FD73FFFFF8FFFFFFFE8006FFEFF38F31FFFFFFFFFFFFFFE01FFF",
      INIT_29 => X"FFFFFFFF02FF9FDC3E3FFFFFF7FFC0249FFFF8FFE07FFFFFFFFEFFFFF007FFFF",
      INIT_2A => X"003FEFF91EB1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0126F4FE7FFE03F",
      INIT_2B => X"1FFFFC7FC87FFFFFFFFFFFFFF007FFFFFFFFFFFF804EFFD7FFFE08FFFFFFFF00",
      INIT_2C => X"FE01FFFFFFFFFFFFE01287FF0FFF963FFFFFFFFC033F3FF8FF1FFFFFFFFFC024",
      INIT_2D => X"FFFFFFFF80487FCFFFFFD8FFFFFFFF000E2F1FFC3F51FFFFFFFFFFFFFFE01FFF",
      INIT_2E => X"FFFFFFB800FFDFE3FF97FFFFFFFFC024BFFFFE7F507FFFFFFFFFFFFFF007FFFF",
      INIT_2F => X"01871FFE7E51FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0129FFD3FFFE83F",
      INIT_30 => X"7FFFFF0E307FFFFFFFFFFFFFF007FFFFFFFFFFFF80491FBFFFFE28FFFFFFFE80",
      INIT_31 => X"FE01FFFFFFFFFFFFE0121FF47FFFC87FFFFFFFC0033FEBC7FFC3FFFFFFFFC025",
      INIT_32 => X"FFFFFFFF804B9D1FFFFEF1FFFFFFFF8007E1FFFFFE93FFFFFFFFFFFFFFE01FFF",
      INIT_33 => X"FFFFFFE001BFF09FFFA0FFFFFFFFC0255FFFFFC348FFFFFFFFFFFFFFF007FFFF",
      INIT_34 => X"4B7C6BC7E7A1FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0135FA1FFFF947F",
      INIT_35 => X"B3E77560C8FFFFFFFFFFFFFFF007FFFFFFFFFFFF8006D47FE7E151FFFFFFFF80",
      INIT_36 => X"FE01FFFFFFFFFFFFE001090FFBB4A47FFFFFFFE00257FC1EBC587FFFFFFFC003",
      INIT_37 => X"FFFFFFFF8005E1801A1F61FFFFFFFF8045E3F43811A3FFFFFFFFFFFFFFE01FFF",
      INIT_38 => X"FFFFFFE011081B3143C8FFFFFFFFC0028C188AD8F8FFFFFFFFFFFFFFF007FFFF",
      INIT_39 => X"061F0BC7EA47FFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0012018044BE87F",
      INIT_3A => X"33E7753831FFFFFFFFFFFFFFF007FFFFFFFFFFFF80221FFFE7F223FFFFFFFF80",
      INIT_3B => X"FE01FFFFFFFFFFFFE00891F7FAB408FFFFFFFFE001B7E7FEBC10FFFFFFFFC011",
      INIT_3C => X"FFFFFFFF80118000004BC7FFFFFFFF8001A0FA282587FFFFFFFFFFFFFFE01FFF",
      INIT_3D => X"FFFFFFE000CB59036861FFFFFFFFC000EC2006D4E3FFFFFFFFFFFFFFF007FFFF",
      INIT_3E => X"007FFFFFFE0FFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE000700E010071FF",
      INIT_3F => X"3FFFFFFF03FFFFFFFFFFFFFFF007FFFFFFFFFFFF80007FFFFFFF07FFFFFFFF80",
      INIT_40 => X"FE01FFFFFFFFFFFFE0001FFFFFFF81FFFFFFFFE0043FFFFFFF03FFFFFFFFC000",
      INIT_41 => X"FFFFFFFFC004000000000FFFFFFFFF8008000000001FFFFFFFFFFFFFFFE01FFF",
      INIT_42 => X"FFFFFFE0020000000007FFFFFFFFE0020000000007FFFFFFFFFFFFFFF007FFFF",
      INIT_43 => X"02000000003FFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFE0000000000003FF",
      INIT_44 => X"000000003FFFFFFFFFFFFFFFF007FFFFFFFFFFFFE000000000007FFFFFFFFF80",
      INIT_45 => X"FE01FFFFFFFFFFFFF000800000001FFFFFFFFFE800800000000FFFFFFFFFE000",
      INIT_46 => X"FFFFFFFFE0007FF007E1FFFFFFFFFFE0007FE00FE1FFFFFFFFFFFFFFFFE01FFF",
      INIT_47 => X"FFFFFFF8001FF803F87FFFFFFFFFF0003FF803F0FFFFFFFFFFFFFFFFF007FFFF",
      INIT_48 => X"00001005FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFF8001FFC01F87FFF",
      INIT_49 => X"000006FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFE00000000DFFFFFFFFFFFFE0",
      INIT_4A => X"FE01FFFFFFFFFFFFF8000000027FFFFFFFFFFFF8000004007FFFFFFFFFFFF000",
      INIT_4B => X"FFFFFFFFF0000000081FFFFFFFFFFFE0000010001FFFFFFFFFFFFFFFFFE01FFF",
      INIT_4C => X"FFFFFFF80000040007FFFFFFFFFFF8000000040FFFFFFFFFFFFFFFFFF007FFFF",
      INIT_4D => X"000010001FFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFC0000000207FFFF",
      INIT_4E => X"0000000FFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFF0000000081FFFFFFFFFFFE0",
      INIT_4F => X"FE01FFFFFFFFFFFFFC0000000207FFFFFFFFFFF80000040007FFFFFFFFFFF800",
      INIT_50 => X"FFFFFFFFFC000000087FFFFFFFFFFFF8000010007FFFFFFFFFFFFFFFFFE01FFF",
      INIT_51 => X"FFFFFFFE000004001FFFFFFFFFFFFE000000041FFFFFFFFFFFFFFFFFF007FFFF",
      INIT_52 => X"000010007FFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFE000000021FFFFF",
      INIT_53 => X"0000043FFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFC0000000C7FFFFFFFFFFFF8",
      INIT_54 => X"FE01FFFFFFFFFFFFFF000000021FFFFFFFFFFFFE000004001FFFFFFFFFFFFE00",
      INIT_55 => X"FFFFFFFFFF0000000DFFFFFFFFFFFFFE00001005FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_56 => X"FFFFFFFF800004007FFFFFFFFFFFFF80000006FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_57 => X"00001005FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFC00000037FFFFF",
      INIT_58 => X"000006FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF0000000DFFFFFFFFFFFFFE",
      INIT_59 => X"FE01FFFFFFFFFFFFFFC00000037FFFFFFFFFFFFF800004007FFFFFFFFFFFFF80",
      INIT_5A => X"FFFFFFFFFFC000000FFFFFFFFFFFFFFF80003007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_5B => X"FFFFFFFFE0000401FFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_5C => X"E0003007FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFF0000003FFFFFF",
      INIT_5D => X"000007FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFF",
      INIT_5E => X"FE01FFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFC000C01FFFFFFFFFFFFFFF8",
      INIT_5F => X"FFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFF803007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_60 => X"FFFFFFFFFFF00C01FFFFFFFFFFFFFFFFF01007FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_61 => X"FFE83007FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFF00003FFFFFF",
      INIT_62 => X"F4F007FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFE9200FFFFFFFFFFFFFFF",
      INIT_63 => X"FE01FFFFFFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFD8C01FFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_65 => X"FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_66 => X"FFFFF007FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFF803FFFFFF",
      INIT_67 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_68 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_6A => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_6B => X"FFFFF007FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_6C => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_6D => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_6F => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_70 => X"FFFFF007FFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_71 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_72 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_74 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_75 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_76 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_77 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_79 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_7A => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_7B => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_7C => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_7E => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_7F => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_01 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_03 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_04 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_05 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_06 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_08 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_09 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_0A => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_0B => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_0D => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_0E => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_0F => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_10 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_12 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_13 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_14 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_15 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_17 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_18 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_19 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_1A => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_1C => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_1D => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_1E => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_1F => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_21 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_22 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_23 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_24 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_26 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_27 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_28 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_29 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_2B => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_2C => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_2D => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_2E => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_30 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_31 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_32 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_33 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_35 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_36 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_37 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_38 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_3A => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_3B => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_3C => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_3D => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_3F => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_40 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_41 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_42 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_44 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_45 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_46 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_47 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_49 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_4A => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_4B => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_4C => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_4E => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_4F => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_50 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_51 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_53 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_54 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_55 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_56 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_58 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_59 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_5A => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_5B => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_5D => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_5E => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_5F => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_60 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_62 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_63 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_64 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_65 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_67 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_68 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_69 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_6A => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_6C => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_6D => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_6E => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_6F => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_71 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_72 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_73 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_74 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_76 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_77 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_78 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_79 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_7B => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_7C => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_7D => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_7E => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_01 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_02 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_03 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_05 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_06 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_07 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_08 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_0A => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_0B => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_0C => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_0D => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_0F => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_10 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_11 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_12 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_14 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_15 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_16 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_17 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_19 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_1A => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_1B => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_1C => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_1E => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_1F => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_20 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_21 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_23 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_24 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_25 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_26 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_28 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_29 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_2A => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_2B => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_2D => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_2E => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_2F => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_30 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_32 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_33 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_34 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_35 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_37 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_38 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_39 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_3A => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_3C => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_3D => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_3E => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_3F => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_41 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_42 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_43 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_44 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_46 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_47 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_48 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_49 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_4B => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_4C => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_4D => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_4E => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_50 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_51 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_52 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_53 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_55 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_56 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_57 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_58 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_5A => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_5B => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_5C => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_5D => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_5F => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_60 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_61 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_62 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_64 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_65 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_66 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_67 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_69 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_6A => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_6B => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_6C => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_6E => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_6F => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_70 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_71 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_73 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_74 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_75 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_76 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_78 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_79 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_7A => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_7B => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_7D => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_7E => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_7F => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_02 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_03 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_04 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_05 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_07 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_08 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_09 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_0A => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_0C => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_0D => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_0E => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_0F => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_11 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_12 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_13 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_14 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_16 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_17 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_18 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_19 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_1B => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_1C => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_1D => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_1E => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_20 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_21 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_22 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_23 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_25 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_26 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_27 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_28 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_2A => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_2B => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_2C => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_2D => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_2F => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_30 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_31 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_32 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_34 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_35 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_36 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_37 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_39 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_3A => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_3B => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_3C => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_3E => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_3F => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_40 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_41 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_43 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_44 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_45 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_46 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_48 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_49 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_4A => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_4B => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_4D => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_4E => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_4F => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_50 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_52 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_53 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_54 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_55 => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE01FFF",
      INIT_57 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_58 => X"FFFFF00FFFFFFFFFFFFFFFFFFFE01FFFFE01FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_59 => X"FFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF",
      INIT_5A => X"FE01FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE01FFF",
      INIT_5C => X"FFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF803FFFF",
      INIT_5D => X"FFFFE007FFFFFFFFFFFFFFFFFFC01FFFFC00FFFFFFFFFFFFFFFFFFFC03FFFFFF",
      INIT_5E => X"FFF003FFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFF",
      INIT_5F => X"FC00FFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_61 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF007FFFF",
      INIT_62 => X"FFFFC007FFFFFFFFFFFFFFFFFFC01FFFFE01FFFFFFFFFFFFFFFFFFFC00FFFFFF",
      INIT_63 => X"FFF003FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFF",
      INIT_64 => X"FE00FFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFF801FFF",
      INIT_66 => X"FFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFE001FFFF",
      INIT_67 => X"FFFF8003FFFFFFFFFFFFFFFFFF803FFFFE007FFFFFFFFFFFFFFFFFF000FFFFFF",
      INIT_68 => X"FFE000FFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFF",
      INIT_69 => X"FF007FFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF801FFF",
      INIT_6B => X"FFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFC001FFFF",
      INIT_6C => X"FFFF8000FFFFFFFFFFFFFFFFFE003FFFFF007FFFFFFFFFFFFFFFFFF0007FFFFF",
      INIT_6D => X"FF80007FFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFF",
      INIT_6E => X"FF001FFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFC003FFF",
      INIT_70 => X"FFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFF80003FFF",
      INIT_71 => X"FFFE00007FFFFFFFFFFFFFFFFC007FFFFF000FFFFFFFFFFFFFFFFF80003FFFFF",
      INIT_72 => X"FF00002FFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFE00005FFFFFFFFFFFFF",
      INIT_73 => X"FF800FFFFFFFFFFFFFFFFF800017FFFFFFFFFFFFFFFE80001FFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFF400001FFFFFFFFFFFFFFFFC00002FFFFFFFFFFFFFFFE8007FFF",
      INIT_75 => X"FFFFFFFFFFFE00000BFFFFFFFFFFFFFFFA00000FFFFFFFFFFFFFFFFC000017FF",
      INIT_76 => X"FFB000000DFFFFFFFFFFFFFF2001FFFFFF8005FFFFFFFFFFFFFFFD000007FFFF",
      INIT_77 => X"C80000067FFFFFFFFFFFFFD8000006FFFFFFFFFFFFFF9000000CFFFFFFFFFFFF",
      INIT_78 => X"FFE0013FFFFFFFFFFFFFE40000037FFFFFFFFFFFFFEC0000037FFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFF80000001FFFFFFFFFFFFFF80018001FFFFFFFFFFFFFF0001FFFF",
      INIT_7A => X"FFFFFFFFFFE00040007FFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFC0008000FF",
      INIT_7B => X"0000030000000000000000000001FFFFFFE0003FFFFFFFFFFFFFE00000007FFF",
      INIT_7C => X"0000600000000000000000000180000000000000000000008000000000000000",
      INIT_7D => X"FFE0000000000000000000003000000000000000000000C00000000000000000",
      INIT_7E => X"0000000000000001E0000000000000000000078000000000000000000003FFFF",
      INIT_7F => X"00000000000001E000000000000000000000F000000000000000000003C00000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[2]\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"DFDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"DDDDDDDDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000000000000000000000007FFFFF80000000000000000000000000000000000",
      INITP_08 => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000003FFFFFF",
      INITP_0A => X"00000000000000000000000000000000000000000000000000000000FFFFC000",
      INITP_0B => X"00000000000000000000000000FFFFFFFFFFF000000000000000000000000000",
      INITP_0C => X"0000000000000000000000003FFF000000000000000000000000000000000000",
      INITP_0D => X"FFFFC00000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"00000000000000000000000000000000000000000000000000000000003FFFFF",
      INITP_0F => X"000000000000000000000000000000000000000000000000000000001FFC0000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDD",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDDDDD",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"DDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFDDFFDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_22 => X"999999999999DDDBB9B9BBBBB9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_23 => X"9999999999999999DBBB99999999999999999999999999999999999999999999",
      INIT_24 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBB9B999B9999999999999999999",
      INIT_25 => X"9999999999999999999999999999BBDDBBBBB9BBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_26 => X"99999999999999999999999999999999BBDB9999999999999999999999999999",
      INIT_27 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9BB99",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBBBBBBBBBBBBBBB",
      INIT_29 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99BBDDFFFFFFFFFFFF",
      INIT_2A => X"DDBB9999B9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2B => X"99BBBB99999999999999999999999999999999999999999999999999999999BB",
      INIT_2C => X"BBBBBBBBBBBBBBBBBBBBB9B9B9B9999999999999999999999999999999999999",
      INIT_2D => X"9999999999999999DDBB99B9B9BBBBB9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_2E => X"99999999999999999999DBBB9999999999999999999999999999999999999999",
      INIT_2F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B999B9B9B9B9999999999999",
      INIT_30 => X"99999999999999999999999999999999BBDDBBB9B9BBBBBBBBBBBBBBBBBBBBBB",
      INIT_31 => X"B99999999999999999999999999999999999BBDB999999999999999999999999",
      INIT_32 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBBBBBBBBBB",
      INIT_34 => X"6666AA11BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444444444466",
      INIT_36 => X"4444444444446666444444444444444444444444644444444444444444444444",
      INIT_37 => X"4444444444444444666444444444444444444444444444444444444444444444",
      INIT_38 => X"4444444444444444444444444464444444444444444444444444444444444444",
      INIT_39 => X"4444444444444444444444444444666664444444444444444444444444444444",
      INIT_3A => X"4444444444444444444444444444444464664444444444444444444444444444",
      INIT_3B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD33AA66666644446444444444",
      INIT_3D => X"44444444444444444444444444444444444444444444444466666686CC55FFFF",
      INIT_3E => X"6666444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"4444664444444444444444444444444444444444444444444444444444444466",
      INIT_40 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_41 => X"4444444444444444666644444444444444444444444444444444444444444444",
      INIT_42 => X"4444444444444444444466444444444444444444444444444444444444444444",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"4444444444444444444444444444444466664444444444444444444444444444",
      INIT_45 => X"4444444444444444444444444444444444446666444444444444444444444444",
      INIT_46 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB33AA6666664444644444",
      INIT_48 => X"22222022668855FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4C => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_4F => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_50 => X"BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77AA66222022222222222222222222",
      INIT_51 => X"22222222222222222222222222222222222222222222222222222200224488CC",
      INIT_52 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_53 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_54 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_55 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_56 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_57 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_58 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_59 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5A => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77886622202222222222222222",
      INIT_5C => X"424222224220448855FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_5E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_5F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_60 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_61 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_62 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_63 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_64 => X"66CCDDFFFFFFFFFFFFFFFFFFFFFFFF9788442022422222424242424242424242",
      INIT_65 => X"4242424242424242424242424242424242424242424242424242222222422222",
      INIT_66 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_67 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_68 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_69 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6C => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6D => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF778844002242222242424242424242",
      INIT_70 => X"42424242422222224488BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_72 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_73 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_74 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_75 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_76 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_77 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_78 => X"42208811FFFFFFFFFFFFFFFFFFFDAA6622222242444242424242424242424242",
      INIT_79 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_7A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7C => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7D => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000001FFFFFFFFF0000000000000000000000000000",
      INITP_01 => X"00000000000000000000000007F8000000000000000000000000000000000000",
      INITP_02 => X"FFFE000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"00000000000000000000000000000000000000000000000000000000000FFFFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000003F00000",
      INITP_05 => X"0000000000000000000000000007FFFFFFFC0000000000000000000000000000",
      INITP_06 => X"00000000000000000000000001E0000000000000000000000000000000000000",
      INITP_07 => X"FFF8000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000000000000000000000000000000000000000000000003FFFF",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000C00000",
      INITP_0A => X"0000000000000000000000000001FFFFFFF00000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"FFE0000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFC000FFFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFF0000003FF",
      INITP_0F => X"800000000001FFFFFFFFFFFFF000FFFFFFC000FFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_01 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_02 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88662222424244424242424242424242",
      INIT_04 => X"424242424242424422228855FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_06 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_07 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_08 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_09 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0C => X"42222222AAFFFFFFFFFFFFFF9988202242444242424242424242424242424242",
      INIT_0D => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_10 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_11 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_12 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_13 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_14 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_15 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_16 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF998800224244424242424242424242424242",
      INIT_18 => X"42424242424242424222224411FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"4242424242424242424242424242424242424242424242424242424242224222",
      INIT_1A => X"4242424242424242424242424242424222424222424242424242424242424242",
      INIT_1B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1C => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1D => X"4242424242424242424242424242424242424242424242422222424242424242",
      INIT_1E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_20 => X"4242442200AAFFFFFFFFFF778622224242424242424242424242424242424242",
      INIT_21 => X"4242424242424242424242424242424242424242224242424242424242424242",
      INIT_22 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_23 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_24 => X"4242424242424242424242424242424242424242424242422242424242424242",
      INIT_25 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_26 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_27 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_28 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_29 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_2A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFF55662222444242424242424242424242424242",
      INIT_2C => X"4442424242424242424242222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2E => X"4242424242424242424242424242424444444444444444444444444444444444",
      INIT_2F => X"4442424242424242424242424242424242424242424242424242424242424242",
      INIT_30 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_31 => X"4242424242424242424242424242424242424242424242444444444444444444",
      INIT_32 => X"4444444444444444444442424242424242424242424242424242424242424242",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"422242422220AADDFFFF55664222224422422242424242444444444444444444",
      INIT_35 => X"4444444444444444444444444444444444444444444444444444444242424242",
      INIT_36 => X"4242424242424242444444444444444444444444444444444444444444444444",
      INIT_37 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_38 => X"4444444444444444444444444444444444444444444444444444444242424242",
      INIT_39 => X"4242424242424242424242424242424244444444444444444444444444444444",
      INIT_3A => X"4444444242424242424242424242424242424242424242424242424242424242",
      INIT_3B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"4242424242424242424242424242424242424242424242424244444444444444",
      INIT_3D => X"4444444444444444444444424242424242424242424242424242424242424242",
      INIT_3E => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFF5344224242424222424242424244444444444444",
      INIT_40 => X"202242444242422242422244222233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_42 => X"4242424242424242424242424242222222222222222222222222222222222222",
      INIT_43 => X"2242424242424242424242424242424242424242424242424242424242424242",
      INIT_44 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_45 => X"4242424242424242424242424242424242424242424242222222222222222222",
      INIT_46 => X"2222222222222222222244424242424242424242424242424242424242424242",
      INIT_47 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_48 => X"42224242422222AAFF7766224442224222422222444422202222222222222222",
      INIT_49 => X"2222222222222222222222222222222222222222222222222222202244422242",
      INIT_4A => X"4242424242424242202222222222222222222222222222222222222222222222",
      INIT_4B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_4C => X"2222222222222222222222222222222222222222222222222222224242424242",
      INIT_4D => X"4242424242424242424242424242424222222222222222222222222222222222",
      INIT_4E => X"2222224442424242424242424242424242424242424242424242424242424242",
      INIT_4F => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_50 => X"4242424242424242424242424242424242424242424242424222222222222222",
      INIT_51 => X"2222222222222222222222224242424242424242424242424242424242424242",
      INIT_52 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFF774422442242424242422244442222222222222222",
      INIT_54 => X"44002022444242224242424244224499FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA88",
      INIT_56 => X"424242424242424242424242422244CCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_57 => X"8842422242424242424242424242424242424242424242424242424242424242",
      INIT_58 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8AAAAAA",
      INIT_59 => X"424242424242424242424242424242422242424242422288CCAAAAAAAAAAAAAA",
      INIT_5A => X"AAAAAAAAAAAAAAA8AA6422444242424242424242424242424242424242424242",
      INIT_5B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5C => X"4242424242424200EE88224422424222422244422222004488AAAAAAAAAAAAAA",
      INIT_5D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAA66220022224442",
      INIT_5E => X"424242424242422288CCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_60 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8AA642242424242",
      INIT_61 => X"4242424242424242424242424242422244CCAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_62 => X"88AA882242424242424242424242424242424242424242424242424242424242",
      INIT_63 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_64 => X"4242424242424242424242424242424242424242424242442288CAAAAAAAAAAA",
      INIT_65 => X"AAAAAAAAAAAAAAAAA8AAAA442242424242424242424242424242424242424242",
      INIT_66 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFDD66224242424242424242422222004488AAAAAAAAAA",
      INIT_68 => X"5511CC22222244424242424242442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB99",
      INIT_6A => X"424242424242424242424242422266BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_6B => X"7522424242424242424242424242424242424242424242424242424242424242",
      INIT_6C => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9999999999999999999",
      INIT_6D => X"424242424242424242424242424242422242424242422255BBBBBBBBBBBBBBBB",
      INIT_6E => X"B99999999999999999AA20424242424242424242424242424242424242424242",
      INIT_6F => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBB9",
      INIT_70 => X"424242424222442222224242444242424242222020AA115599BBBBBBBBBBBBBB",
      INIT_71 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9977331188002244",
      INIT_72 => X"424242424242442075BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_73 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_74 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B99999999999999999AA2242424242",
      INIT_75 => X"4242424242424242424242424242422288BBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_76 => X"9999772042424242424242424242424242424242424242424242424242424242",
      INIT_77 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B999B99999999999",
      INIT_78 => X"4242424242424242424242424242424242424242424242440077BBBBBBBBBBBB",
      INIT_79 => X"BBB9B99999999999999999AA2242424242424242424242424242424242424242",
      INIT_7A => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFCC004442424244224442222220CC115599BBBBBBBBBB",
      INIT_7C => X"FFFFBD33EE002244424242424242420033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"9722424222424242424242424242424242424242424242424242424242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFC00000FFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FFC003FFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFF8007FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFE00001FFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFE007FFFFF8007FFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFF00007FFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FF801FFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFF003FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFF8000FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFF003FFFFF003FFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFC000FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FF003FFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFF801FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFE001FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFC01FFFFE007FFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFE003FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDBBBBBB",
      INIT_01 => X"424242424242424242424242424242424242424242422077FFFFFFFFFFFFFFFF",
      INIT_02 => X"DDDDDDDDDDDDBBBBDDCC20424242424242424242424242424242424242424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDD",
      INIT_04 => X"42424242424242442222424242424242442200AA11BBFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99116622",
      INIT_06 => X"424242424242440099FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDBBBBBBDDAA2242424242",
      INIT_09 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"BBBB990042424242424242424242424242424242424242424242424242424242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDBB",
      INIT_0C => X"42424242424242424242424242424242424242424242424200B9FFFFFFFFFFFF",
      INIT_0D => X"DDDDDDDDDDDDDDDDBBBBDDAA2044224242424242424242424242424242424242",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_0F => X"FFFFFFFFFFFFFFFFFF770042424242424242442200CA31BBFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFEE4422424242424242422242DDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"5522424222424242424242424242424242424242424242424242424242424242",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDBBBBBBBBBB9B9999999999",
      INIT_15 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_16 => X"BBBBBB999999999999AA20444242424242424242424242424242424242424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDDDBBBBB",
      INIT_18 => X"204242424242224242424242224242422222EEBBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75CC",
      INIT_1A => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBBBBBB999999997799AA2242424242",
      INIT_1D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"9999750042424242424242424242424242424242424242424242424242424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDDDDBBBBBBBBBB99999999",
      INIT_20 => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_21 => X"BBBBBBBBBB999999997799882242424242424242424242424242424242424242",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDBB",
      INIT_23 => X"FFFFFFFFFFFFFFFFFF6622424242424242442222EEBBFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFF534422424242424222440011FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"5522424242424242424242424242424242424242424242424242424242424242",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBDBDBBBBBBBB9999999999",
      INIT_29 => X"424242424242424242424242424242424242424222422255FFFFFFFFFFFFFFFF",
      INIT_2A => X"BBBBBB999999999999AA22424242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBB",
      INIT_2C => X"CC0022424242424242424242422242222211FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_2E => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB999999999799AA2244424242",
      INIT_31 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"9999550042424242424242424242424242424242424242424242424242424242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDBBBBB9BBB999999",
      INIT_34 => X"4242424242424242424242424242424242424242424242420099FFFFFFFFFFFF",
      INIT_35 => X"DDBBBBBBBB999999999799882242424242424242424242424242424242424242",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDD",
      INIT_37 => X"FFFFFFFFFFFFFFFF550044424242424244222211FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFF5520224242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"5522424242424242424242424242424242424242424242424242424242424242",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDBBBBBBBB99999999997799",
      INIT_3D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_3E => X"BBBB99999999797799AA22424242424242424242424242424242424242424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_40 => X"FF88204442424242424242424242220011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDBDBBBBBBBB99999999777799AA2242424242",
      INIT_45 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"9777552042424242424242424242424242424242424242424242424242424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB9999999997",
      INIT_48 => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_49 => X"BBBBBBBB99999999977799882244424242424242424242424242424242424242",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_4B => X"FFFFFFFFFFFFFFFF6622424242424242220011FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFEE00224242424242440055FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"5322424242424242424242424242424242424242424242424242424242424242",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB99999999777777",
      INIT_51 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_52 => X"BB9999999999777797AA20424242424242424242424242424242424242424242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDDDDDDDBBBBBB",
      INIT_54 => X"FF9944224242424242424242424400AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB9999999979777797AA2242424242",
      INIT_59 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"7777552042424242424242424242424242424242424242424242424242424242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB9999999977",
      INIT_5C => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_5D => X"BBBBBB9999999997777799882242424242424242424242424242424242424242",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_5F => X"FFFFFFFFFFFFFFBB004242424242424200AAFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFF662242424242424200AAFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"3342424242424242424242424242424242424242424242424242424242424242",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDDBBBBBBBBB99997797777777",
      INIT_65 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_66 => X"BB9999997777777777AA22424242424242424242424242424242424242424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDDDDDDDDBBBBBB",
      INIT_68 => X"FFFF33004442424242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB9999997777777777AA2242424242",
      INIT_6D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"7777532042424242424242424242424242424242424242424242424242424242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB9999777977",
      INIT_70 => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_71 => X"BBBBBB9999997777777777882242424242424242424242424242424242424242",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_73 => X"FFFFFFFFFFFFFFEE004242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFF55002242424242222244DDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"3322424242424242424242424242424242424242424242424242424242424242",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB99B999997777777777",
      INIT_79 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_7A => X"B99999997777775577AA22424242424242424242424242424242424242424242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB",
      INIT_7C => X"FFFFFF662242424242424222440011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFF7CFFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFF",
      INIT_01 => X"FE17FFFFFFFFFFFFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFD99FFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFF067FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_03 => X"FFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_04 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFFBF3FFFFFF",
      INIT_05 => X"FFF74FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_06 => X"FE17FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_08 => X"FFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_09 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9B3FFFFFF",
      INIT_0A => X"FFF64FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFF",
      INIT_0B => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFD1BFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_0D => X"FFFFFFFFFFFFFD1BFFFFFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_0E => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_0F => X"FFF24FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6DFFFFFFFFFFFFFFF",
      INIT_10 => X"FE17FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFF0C7FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_12 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_13 => X"FFFFF0E7FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9B3FFFFFF",
      INIT_14 => X"FFF64FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_15 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFF69FFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_17 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_18 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_19 => X"FFF74FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF69FFFFFFFFFFFFFFF",
      INIT_1A => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFE6DFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_1C => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_1D => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_1E => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_1F => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_21 => X"FFFFFFFFFFFFFD1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_22 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9B3FFFFFF",
      INIT_23 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_24 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_26 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_27 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_28 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_29 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_2B => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_2C => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_2D => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_2E => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_30 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_31 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_32 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_33 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_35 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_36 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_37 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_38 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_3A => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_3B => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_3C => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_3D => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_3F => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_40 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_41 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_42 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_44 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_45 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_46 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_47 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_49 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_4A => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_4B => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_4C => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_4E => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_4F => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_50 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_51 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_53 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_54 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_55 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_56 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_58 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_59 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_5A => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_5B => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_5D => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_5E => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_5F => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_60 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_62 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_63 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_64 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_65 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_67 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_68 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_69 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_6A => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_6C => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_6D => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_6E => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_6F => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_71 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_72 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_73 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_74 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_76 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_77 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_78 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_79 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_7B => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_7C => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_7D => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_7E => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_01 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_02 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_03 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_05 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_06 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_07 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_08 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_0A => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_0B => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_0C => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_0D => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_0F => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_10 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_11 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_12 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_14 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_15 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_16 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_17 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_19 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_1A => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_1B => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_1C => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_1E => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_1F => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_20 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_21 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_23 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_24 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_25 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_26 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_28 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_29 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_2A => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_2B => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_2D => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_2E => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_2F => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_30 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_32 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_33 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_34 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_35 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_37 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_38 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_39 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_3A => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_3C => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_3D => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_3E => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_3F => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_41 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_42 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_43 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_44 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_46 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_47 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_48 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_49 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_4B => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_4C => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_4D => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_4E => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_50 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_51 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_52 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_53 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_55 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_56 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_57 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_58 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_5A => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_5B => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_5C => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_5D => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_5F => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_60 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_61 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_62 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_64 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_65 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_66 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_67 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_69 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_6A => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_6B => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_6C => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_6E => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_6F => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_70 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_71 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_73 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_74 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_75 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_76 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_78 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_79 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_7A => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_7B => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_7D => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_7E => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_7F => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[17]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE00FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFC01FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF003FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFC01FFFFE00FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF003FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FE00FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF007FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFE01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF007FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FE01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF007FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDFFDDDDDDDDBBBBBBBB9999977777777577A82242424242",
      INIT_01 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"7777332044424242424242424242424242424242424242424242424242424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB99BB9999777777",
      INIT_04 => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_05 => X"BBBBBB9999997777775577882242424242424242424242424242424242424242",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_07 => X"FFFFFFFFFFFFFF66224242424242440033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFF64224442424242442299FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"3322424242424242424242424242424242424242424242424242424242424242",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDBBBBBBB999999997777755555",
      INIT_0D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_0E => X"999999777777755577A822424242424242424242424242424242424242424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBBB9",
      INIT_10 => X"FFFFFF3300444242424242424222DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBBBB999999777777775577882242424242",
      INIT_15 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"7555332042424242424242424242424242424242424242424242424242424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999999777775",
      INIT_18 => X"4242424242424242424242424242424242424242424242420097FFFFFFFFFFFF",
      INIT_19 => X"BBB9999999777777775577882242424242424242424242424242424242424242",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDBDBBB",
      INIT_1B => X"FFFFFFFFFFFFFF224242424242422222DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFEC204242424242440033FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"3322424242424242424242424242424242424242424242424242424242424242",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBB999999997777775555",
      INIT_21 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_22 => X"999999777777555575A822424242424242424242424242424242424242424242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_24 => X"FFFFFFDD20424242424242422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999999777777575577882242424242",
      INIT_29 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"5555332042424242424242424242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997999777755",
      INIT_2C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_2D => X"BB99999999777777755575882242424242424242424242424242424242424242",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDBBB",
      INIT_2F => X"FFFFFFFFFFFF990044424242424420AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFF552042424242424400ECFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB999977777777555555",
      INIT_35 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_36 => X"999977777775555555A822424242424242424242424242424242424242424242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_38 => X"FFFFFFFF66224242424242420011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999977777755555555882242424242",
      INIT_3D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"5555332042424242424242424242424242424242424242424242424242424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB99997777777755",
      INIT_40 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_41 => X"BB99999977777775555555882242424242424242424242424242424242424242",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_43 => X"FFFFFFFFFFFF33004442424244440033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFF992242424242424220AAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"3122424242424242424242424242424242424242424242424242424242424242",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB999977777777555555",
      INIT_49 => X"424242424242424242424242424242424242424242422055FFFFFFFFFFFFFFFF",
      INIT_4A => X"999977777775555555A822424242424242424242424242424242424242424242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBDDBBBB99",
      INIT_4C => X"FFFFFFFFCC222242424222420077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999977777755555555882242424242",
      INIT_51 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"5555332242424242424242424242424242424242424242424242424242424242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB99997777777755",
      INIT_54 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_55 => X"BB99999977777775555555882242424442424242424242424242424242424242",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_57 => X"FFFFFFFFFFFF11204242424242420077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFBB4422424242424222AAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB99999977777755555555",
      INIT_5D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977777755555553558822424242424242424242424242424242424242424242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_60 => X"FFFFFFFFEE2044224242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777777755555355882242424242",
      INIT_65 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"5555112042424242424242424242424242424242424242424242424242424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999997777777755",
      INIT_68 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_69 => X"BB99997777775555555355882242424442424242424242424242424242424242",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_6B => X"FFFFFFFFFFFFEE2042424242224200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424442422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"424242424242424242424242422266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977777775555555",
      INIT_71 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_72 => X"9999777755555555558822424242424242424242424242424242424242424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777775555555555882242424242",
      INIT_79 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"5553312242424242424242424242424242424242424242424242424242424242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999997777557555",
      INIT_7C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_7D => X"BB99997777777555555355882242424442424242424242424242424242424242",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_7F => X"FFFFFFFFFFFFEE0044224242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977775555555553",
      INIT_05 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_06 => X"9977777755555533558822424242424242424242424242424242424242424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999",
      INIT_08 => X"FFFFFFFF110042424242424200B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999997777775555533353882242424242",
      INIT_0D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"5333112042424242424242424242424242424242424242424242424242424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555555",
      INIT_10 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_11 => X"BB99997777775555533355882242424242424242424242424242424242424242",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2042424242424222B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242422242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1122422222424242424242424242424242424242424242424242424242424242",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977775555555553",
      INIT_19 => X"424242424242424242424242424242424242424242422255FFDFFFFFFFFFFFFF",
      INIT_1A => X"9977777755555333558822424242424242424242424242424242424242424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB99",
      INIT_1C => X"FFFFFFFF110042424242424200B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"424242424242442077FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777775555555353882242424242",
      INIT_21 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"5533112042424242424242424242424242424242424242424242424242424242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555555",
      INIT_24 => X"4242424242424242424242424242424242424242424242440077FFFDFFFFFFFF",
      INIT_25 => X"9999997777775555553355882242424242424242424242424242424242424242",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB",
      INIT_27 => X"FFFFFFFFFFFFEE2042424242444220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"424242424242424242424242422266FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999999977775555553333",
      INIT_2D => X"424242424242424242424242424242424242424242442255FFFDFFFFFFFFFFFF",
      INIT_2E => X"9977777755555533338822424242424242424242424242424242424242424242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99BB99",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"424242424242442077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999997777775555333353882242424242",
      INIT_35 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"5333112242424242424242424242424242424242424242424242424242424242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555555",
      INIT_38 => X"4242424242424242424242424242424242424242424242440077FFFFFFFFFFFF",
      INIT_39 => X"BB99997777775555533333882242424242424242424242424242424242424242",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242444220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977775555533333",
      INIT_41 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977777555553333338822424242424242424242424242424242424242424242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"424242424242440077FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999997777555555333333882242424242",
      INIT_49 => X"4242424242424242424242424442422288FFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_4C => X"4242424242424242424242424242424242424242424242440077FFFFFFFFFFFF",
      INIT_4D => X"BB99997777555555333333882242424242424242424242424242424242424242",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242444220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999779977775555533333",
      INIT_55 => X"424242424242424242424242424242424242424242422255FFDDFFFFFFFFFFFF",
      INIT_56 => X"9977777555553333338822424242424242424242424242424242424242424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_5C => X"FFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999997777555555333333882242424242",
      INIT_5D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999977997777555553",
      INIT_60 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_61 => X"9999997777775555533333862242424242424242424242424242424242424242",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"424242424242424242424242422266FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822424242424242424242424242424242424242424242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDBBBB999999",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"424242424242440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_71 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_74 => X"4242424242424242424242424242424242424242424242420077FFDDFFFFFFFF",
      INIT_75 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"424242424242424242424242422266FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424242224242424242424242424242424242424242424242424242424242",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999999777775555333333",
      INIT_7D => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822424242424242424242424242424242424242424242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_07 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_09 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0C => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0E => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555533333882242424242",
      INIT_05 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_08 => X"4242424242424242424242424242424242424242424242420077FFDDFFFFFFFF",
      INIT_09 => X"9999997777575555333333862242424242424242424242424242424242424242",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979977775555333333",
      INIT_11 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_12 => X"9977775555553333338822424242424242424242424242424242424242424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_19 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDBBBBBBBB999999777777555533",
      INIT_1C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_1D => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999999977775555333333",
      INIT_25 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"9977775555553333338822424242424242424242424242424242424242424242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_2C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_2D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_30 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_31 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424242224242424242424242424242424242424242424242424242424242",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDBBBBBBBB9999799777775555333333",
      INIT_39 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_3A => X"7777775555553333338822424242424242424242424242424242424242424242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_40 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_41 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999977997777555533",
      INIT_44 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_45 => X"9999777777555555333333862242424242424242424242424242424242424242",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979977775555333333",
      INIT_4D => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_4E => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_54 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_55 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_58 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_59 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999999777775555333333",
      INIT_61 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_62 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_68 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_69 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_6C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_6D => X"9999777777555555333333862242424242424242424242424242424242424242",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999999977775555333333",
      INIT_75 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_7C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_7D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_01 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_06 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_08 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0B => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_01 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_09 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_0A => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_10 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999777777555535333333882242424242",
      INIT_11 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999977777555533",
      INIT_14 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_15 => X"9999777777555555333333862242424242424242424242424242424242424242",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777755555333333",
      INIT_1D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_24 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882242424242",
      INIT_25 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_28 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_29 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777775555333333",
      INIT_31 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_32 => X"9777775555553333338822444242424242424242424242424242424242424242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_38 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555535333333882242424242",
      INIT_39 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999977977777555533",
      INIT_3C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_3D => X"9999777777555553333333862242424242424242424242424242424242424242",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999779777775555333333",
      INIT_45 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_4C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999777777555555333333882242424242",
      INIT_4D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_51 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999977777775555333333",
      INIT_59 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_5A => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_60 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_61 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999977777775555333333",
      INIT_6D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_74 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_75 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_79 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_01 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_02 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_08 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_09 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_15 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_16 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_1D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_21 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_29 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_2A => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_31 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_35 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_3D => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_3E => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_45 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_48 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_49 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_51 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_52 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_59 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_5C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_65 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_66 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_6D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_70 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_79 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_7A => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_01 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_04 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_05 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_0D => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_0E => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_15 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_18 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_21 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_22 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_29 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_2C => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_35 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_36 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_3D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_40 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_41 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_49 => X"424242424242424242424242424242422242424242422255FFFFFFFFFFFFFFFF",
      INIT_4A => X"9977775555553333338822424242424242224242424242424242424242424242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_51 => X"4242424242424242424242424242422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_54 => X"4242424242424242424242424242424242424242424242420077FFFFFFFFFFFF",
      INIT_55 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_5D => X"424242424242424242424242424242422242424242422255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977775555553333338822424242424242224242424242424242424242424242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_65 => X"4242424242424242424242424242422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3333112242424242424242424242424242424242424242424242424242424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_68 => X"4242424242424242424242424242424242424242424242420077FFFDFFFFFFFF",
      INIT_69 => X"9999997777555555333333862242424242424242424242424242424242424242",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1122424242424242424242424242424242424242424242424242424242424242",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_71 => X"424242424242424242424242424242424242424242422255FFFDFFFFFFFFFFFF",
      INIT_72 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_79 => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"3333112242424442424242424242424242424242424242424242424242424242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_7C => X"4242424242424242424242424242424242424242424242440077FFFDFFFFFFFF",
      INIT_7D => X"9999997777555555333333862244424242424242424242424242424242424242",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"424242424242424242424242422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_05 => X"424242424242424242424242424242424242424242442255FFFFFFFFFFFFFFFF",
      INIT_06 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"424242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4242424242424242424242424242424242424242424242424242424242424222",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424242",
      INIT_0D => X"4242424242424242424242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"3333112242424442424242424242424242424242424242424242424242424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_10 => X"4242424242424242424242424242424242424242424242440077FFFFFFFFFFFF",
      INIT_11 => X"9999997777555555333333882242424242424242424242424242424242424242",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_19 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_21 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_24 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_25 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_2D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_35 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_38 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_39 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_41 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_49 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_4C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_4D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_55 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_56 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_5D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_60 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_61 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_71 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_74 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_75 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_7D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_07 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_09 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0C => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0E => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_05 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_08 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_09 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_11 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_12 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_19 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_1C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_1D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_25 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_2D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_30 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_31 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_39 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_41 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_44 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_45 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_4D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_55 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_58 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_59 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_61 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_62 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_69 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_6C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_6D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_75 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_7D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_01 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_06 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_08 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0B => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_01 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_09 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_11 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_14 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_15 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_1D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_25 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_28 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_29 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_31 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_32 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_39 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_3C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_3D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_45 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_4D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_51 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_59 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_61 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_6D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_75 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_79 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_01 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_02 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_09 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_15 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_16 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_1D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_21 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_29 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_31 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_35 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_3D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_45 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_48 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_49 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_51 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_52 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_59 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_5C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_65 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_66 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_6D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_70 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_79 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_02 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_03 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_04 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_05 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_07 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_08 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_09 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_0A => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_0C => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_0D => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_0E => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_0F => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_11 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_12 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_13 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_14 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_16 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_17 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_18 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_19 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_1B => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_1C => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_1D => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_1E => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_20 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_21 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_22 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_23 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_25 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_26 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_27 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_28 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_2A => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_2B => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_2C => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_2D => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_2F => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_30 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_31 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_32 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_34 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_35 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_36 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_37 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_39 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_3A => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_3B => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_3C => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_3E => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_3F => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_40 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_41 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_43 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_44 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_45 => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_46 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCE2FFF",
      INIT_48 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF34FFFFFFFFFFFFFFFFFFFF1E7FFFF",
      INIT_49 => X"FFFFF047FFFFFFFFFFFFFFFFFFCE2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_4A => X"FFF34FFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFF",
      INIT_4B => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCF2FFF",
      INIT_4D => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFF163FFFF",
      INIT_4E => X"FFFFF047FFFFFFFFFFFFFFFFFFCF2FFFFE17FFFFFFFFFFFFFFFFFFF9A3FFFFFF",
      INIT_4F => X"FFF74FFFFFFFFFFFFFFFFFFFF1E3FFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF",
      INIT_50 => X"FE17FFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFF6BFFFFFFFFFFFFFFFFFFFF047FFFFFFFFFFFFFFFFFFCA2FFF",
      INIT_52 => X"FFFFFFFFFFFFFC1BFFFFFFFFFFFFFFFFFFF74FFFFFFFFFFFFFFFFFFFF2B7FFFF",
      INIT_53 => X"FFFFF047FFFFFFFFFFFFFFFFFFCF2FFFFE17FFFFFFFFFFFFFFFFFFFBA3FFFFFF",
      INIT_54 => X"FFF7CFFFFFFFFFFFFFFFFFFFF3E7FFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFF",
      INIT_55 => X"FE5FFFFFFFFFFFFFFFFFFFF9A3FFFFFFFFFFFFFFFFFFFC9BFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0C7FFFFFFFFFFFFFFFFFFCFEFFF",
      INIT_57 => X"FFFFFFFFFFFFF89BFFFFFFFFFFFFFFFFFFF3CFFFFFFFFFFFFFFFFFFFF1B7FFFF",
      INIT_58 => X"FFFFF447FFFFFFFFFFFFFFFFFFCFAFFFFE77FFFFFFFFFFFFFFFFFFFFBBFFFFFF",
      INIT_59 => X"FFF3FFFFFFFFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFFFFFFF5BFFFFFFFFFFFFFFF",
      INIT_5A => X"FE7DFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFD9BFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFA6FFFFFFFFFFFFFFFFFFFDBFFFF",
      INIT_5C => X"FFFFFFFFFFFFF99BFFFFFFFFFFFFFFFFFFF5EBFFFFFFFFFFFFFFFFFFF7A7FFFF",
      INIT_5D => X"FFFFFE4FFFFFFFFFFFFFFFFFFFFE8FFFFCFDFFFFFFFFFFFFFFFFFFFFF5FFFFFF",
      INIT_5E => X"FFF3F9FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFF",
      INIT_5F => X"FEF9FFFFFFFFFFFFFFFFFFFDBDFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFE2E7FFFFFFFFFFFFFFFFFFCEF7FFFFFFFFFFFFFFFFFFE79FFF",
      INIT_61 => X"FFFFFFFFFFFFFDBDFFFFFFFFFFFFFFFFFFF2F9FFFFFFFFFFFFFFFFFFE5EBFFFF",
      INIT_62 => X"FFFFCE5FFFFFFFFFFFFFFFFFFFDFCFFFFC79FFFFFFFFFFFFFFFFFFFEFFFFFFFF",
      INIT_63 => X"FFF7BDFFFFFFFFFFFFFFFFFFE6BDFFFFFFFFFFFFFFFFFFEDDBFFFFFFFFFFFFFF",
      INIT_64 => X"FF7F7FFFFFFFFFFFFFFFFFFEF9FFFFFFFFFFFFFFFFFFF3BEFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC77FFFFFFFFFFFFFFFFFFDDCFFF",
      INIT_66 => X"FFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFD1FFFF",
      INIT_67 => X"FFFF8EFDFFFFFFFFFFFFFFFFFFAE3FFFFFBCFFFFFFFFFFFFFFFFFFF1FEFFFFFF",
      INIT_68 => X"FFEDB8FFFFFFFFFFFFFFFFFFCBDCFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFF",
      INIT_69 => X"FF3F3FFFFFFFFFFFFFFFFFF7FC7FFFFFFFFFFFFFFFFFF39EFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFF9DF7FFFFFFFFFFFFFFFFFF2EF1FFFFFFFFFFFFFFFFFF971FFF",
      INIT_6B => X"FFFFFFFFFFFFCF9EFFFFFFFFFFFFFFFFFFE7BF7FFFFFFFFFFFFFFFFFDC1DFFFF",
      INIT_6C => X"FFFF1F7CFFFFFFFFFFFFFFFFFEDF9FFFFF3E3FFFFFFFFFFFFFFFFFF73BFFFFFF",
      INIT_6D => X"FFFF8FBFFFFFFFFFFFFFFFFFB55E7FFFFFFFFFFFFFFFFF7EDB7FFFFFFFFFFFFF",
      INIT_6E => X"FF7F9FFFFFFFFFFFFFFFFFFF3A9FFFFFFFFFFFFFFFFFDDFF3FFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFE6FFF3FFFFFFFFFFFFFFFFF6FDF7FFFFFFFFFFFFFFFFDAE3FFF",
      INIT_70 => X"FFFFFFFFFFFFD7FDFFFFFFFFFFFFFFFFFFADED9FFFFFFFFFFFFFFFFFBDFFFFFF",
      INIT_71 => X"FFF8BEFDBFFFFFFFFFFFFFFFFF77BFFFFF9F6FFFFFFFFFFFFFFFFF9FEF2FFFFF",
      INIT_72 => X"FF55F7BFFFFFFFFFFFFFFFFC7F7F9FFFFFFFFFFFFFFFFEBFFFDFFFFFFFFFFFFF",
      INIT_73 => X"FF57F7FFFFFFFFFFFFFFFFBFDFDFFFFFFFFFFFFFFFFFB7BD4FFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFF17FB5E7FFFFFFFFFFFFFFF3DFBE97FFFFFFFFFFFFFFE6FCFFFF",
      INIT_75 => X"FFFFFFFFFFFDFBEFA3FFFFFFFFFFFFFFFDFF57F3FFFFFFFFFFFFFFFBBFDF4BFF",
      INIT_76 => X"0176CE3FE4800000000000018DBAFFFFFFCFFBFFFFFFFFFFFFFFFED7BFF9FFFF",
      INIT_77 => X"632A2FD1C0000000000000BAFD1FB200000000000000C6BD5FA3800000000000",
      INIT_78 => X"FFD3BC1000000000000031B75FA8A000000000000059BE8DDD20000000000000",
      INIT_79 => X"000000000001FDDA2AD8C000000000000119C91EDE80000000000001FDF6FFFF",
      INIT_7A => X"000000000046F575F7A0000000000000FEFD1F4C400000000000008FFACFEF40",
      INIT_7B => X"FFF7EFA7AFFFFFFFFFFFFFFFDFEFFFFFFFFBFBD00000000000007B768FF62000",
      INIT_7C => X"FFFA6BEBFFFFFFFFFFFFFFFBFDD777FFFFFFFFFFFFFFF5F693E7FFFFFFFFFFFF",
      INIT_7D => X"FFFDFFFFFFFFFFFFFFFFFDFD3DDDFFFFFFFFFFFFFFFDBA79FBFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000001FE9EBFC2000000000000037D793EC000000000000001BDBFFFF",
      INIT_7F => X"000000000017FDF5EB000000000000000FF6F5F6000000000000001FABDBFE00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[0]\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_01 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_04 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_05 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_0D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_15 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_18 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_21 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_22 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_29 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_2C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_35 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_36 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_3D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_40 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_41 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_49 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_51 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_54 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_55 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_5D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_65 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_68 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_69 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_71 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_72 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_79 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_7C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_7D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_05 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_06 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_0D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_10 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_11 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_19 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_21 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_24 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_25 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_2D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_35 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_38 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_39 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_41 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_49 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_4C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_4D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_55 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_56 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_5D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_60 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_61 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_71 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_74 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_75 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_7D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_07 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_09 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0C => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0E => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_05 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_08 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_09 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_11 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_12 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_19 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_1C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_1D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_25 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_2D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_30 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_31 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_39 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_41 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_44 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_45 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_4D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_55 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_58 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_59 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_61 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_62 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_69 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_6C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_6D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_75 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_7D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_01 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_06 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_08 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0B => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_01 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_09 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_11 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_14 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_15 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_1D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_25 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_28 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_29 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_31 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_32 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_39 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_3C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_3D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_45 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_4D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_51 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_59 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_61 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_6D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_75 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_79 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_01 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_02 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_09 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_15 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_16 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_1D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_21 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_29 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_31 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_35 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_3D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_45 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_48 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_49 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_51 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_52 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_59 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_5C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_65 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_66 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_6D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_70 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_79 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_01 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_04 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_05 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_0D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_15 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_18 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_21 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_22 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_29 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_2C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_35 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_36 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_3D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_40 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_41 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_49 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_51 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_54 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_55 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_5D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_65 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_68 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_69 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_71 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_72 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_79 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_7C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_7D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_05 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_06 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_0D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_10 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_11 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_19 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_21 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_24 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_25 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_2D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_35 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_38 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_39 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_41 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_49 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_4C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_4D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_55 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_56 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_5D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_60 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_61 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_71 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_74 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_75 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_7D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_07 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_09 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0C => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0E => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_05 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_08 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_09 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_11 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_12 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_19 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_1C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_1D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_25 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_2D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_30 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_31 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_39 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_41 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_44 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_45 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_4D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_55 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_58 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_59 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_61 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_62 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_69 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_6C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_6D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_75 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_7D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_01 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_06 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_08 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0B => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_01 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_09 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_11 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_14 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_15 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_1D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_25 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_28 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_29 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_31 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_32 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_39 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_3C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_3D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_45 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_4D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_51 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_59 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_61 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_6D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_75 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_79 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_01 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_02 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_09 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_15 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_16 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_1D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_21 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_29 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_2A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_31 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_35 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_3D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_3E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_45 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_48 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_49 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_51 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_52 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_59 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_5C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_65 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_66 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_6D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_70 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_79 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_7A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFF7A7DDFFFFFFFFFFFFFFFFFD27FFFFFFFAFF8000000000000007FB7EFE0000",
      INIT_01 => X"FFD9FAF7FFFFFFFFFFFFFFFFD3EEF6FFFFFFFFFFFFFF7EB3E4FFFFFFFFFFFFFF",
      INIT_02 => X"FFFFBFFFFFFFFFFFFFFFF7EDF93FFFFFFFFFFFFFFFFE69F77FFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFDFC6FFB3FFFFFFFFFFFFFFFBEE7EA7BEBFFFFFFFFFFFFFCDFFFFF",
      INIT_04 => X"FFFFFFFFF3F739FE9FDFFFFFFFFFFFFBFFB7FD9FFFFFFFFFFFFFFFEF73FD3DE7",
      INIT_05 => X"DFFB3FFBDFFFFFFF003AF3FFF79FFFFFFFFD4FFFFFFFFFFFFFFFFF99FFDEFFFF",
      INIT_06 => X"FCE7FF75FFFFFFFFFFFFFDF99FFCE3FFFFFFFFFFFFFFF3CFFEC7EBFFFFFFFFFF",
      INIT_07 => X"FFFF3BFFFFFFFFFFFFFFFC63FEB1FFFFFFFFFFFFFFFDF7FE73FFFFFFFFFFFFFF",
      INIT_08 => X"0000000000003EBFFC7E000000000000037C3FFC3C000001FFC40C00FD7FFFFF",
      INIT_09 => X"00000000005F1FFF0F000000000000003F7FFE3E000000000000007E3FFE1E00",
      INIT_0A => X"FFF0FFFF57FFFFFFFBFFFBFF9EFFFFFFFFFFCFC00000000000002FBFFF1F8000",
      INIT_0B => X"F7FFFFF7FFFFFFFFFFFFFFF07FFFEBFFFFFFFFFFFFFFEFFFFFE7FFFFFFFFFFFF",
      INIT_0C => X"FFFFFEFFFFFFFFFFFFFFFBFFFFFBFFFFFFFFFFFFFFFC3FFFD5FFFFFFFFFFFFFF",
      INIT_0D => X"0000000000019FFFFFCDC0000000000081ABFFFFCD8000020C258A03AFFFFFFF",
      INIT_0E => X"00000000006AFFFFF360000000000000CBFFFFE6E0000000000000D5FFFFF6C0",
      INIT_0F => X"813FFFFFFE80000308658C037FFFFFFFFFFFF9B000000000000065FFFFF37000",
      INIT_10 => X"EFFFFFFE600000000000009FFFFFFF40000000000001FFFFFFFCC00000000000",
      INIT_11 => X"FFFFFFD00000000000005FFFFFFF300000000000004FFFFFFFA0000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFBFFFFE08FFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFCA1FEDFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_01 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_04 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_05 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_0D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_0E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_15 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_18 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_21 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_22 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_29 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"3333112244424442424244444444444444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_2C => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444444444444444444424444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_35 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_36 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_3D => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"3333112242424242424244444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_40 => X"4444444444444444444444444444444444424244444442440077FFFFFFFFFFFF",
      INIT_41 => X"9999997777555555333333882242444444444444444444444444444444444444",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444444444424442422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1142224244424444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_49 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_4A => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444242424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4242424444444444444444444444444444444444444444444444444444444424",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_51 => X"4444444444444444444444424242442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3333112242444442424244444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_54 => X"4444444444444444444444444444444444424442424442440077FFFFFFFFFFFF",
      INIT_55 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444444444424442422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142424244424442444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_5D => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444242424242440075FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_65 => X"4444444444444444444244424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3333112242444242424242444444444444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_68 => X"4444444444444444444444444444444444424242424242440077FFFFFFFFFFFF",
      INIT_69 => X"9999997777555555333333882242444442444444444444444444444444444444",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444444444424242442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1122224244424442444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_71 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_72 => X"9977775555553333338822444242424444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444442424242440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424444",
      INIT_79 => X"4444444444444444444244424242442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"3333112242444242424242444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_7C => X"4444444444444444444444444444444444424242424244440077FFFFFFFFFFFF",
      INIT_7D => X"9999997777555555333333882242424442444444444444444444444444444444",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"424242424242424242424442442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1142424242424242424242424242424242424242424242424242424242424242",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_05 => X"424242424242424242424242424242424242424242422255FFFFFFFFFFFFFFFF",
      INIT_06 => X"9977775555553333338822444242424242424242424242424242424242424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"424242424242442077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244424242",
      INIT_0D => X"4242424242424242424242424242442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"3333112242444242424242424242424242424242424242424242424242424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_10 => X"4242424242424242424242424242424242424242424242440077FFFFFFFFFFFF",
      INIT_11 => X"9999997777555555333333882244444242424242424242424242424242424242",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444444444424442422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142224242424242444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_19 => X"444444444444444444444444444444444444444242442255FFFFFFFFFFFFFFFF",
      INIT_1A => X"9977775555553333338822424442424442444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444242442077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242424244",
      INIT_21 => X"4444444444444444444242424442422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"3333112242424242424444444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_24 => X"4444444444444444444444444444444444444444424442440077FFFFFFFFFFFF",
      INIT_25 => X"9999997777555555333333882244424444444444444444444444444444444444",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444444444444442442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_2D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_2E => X"9977775555553333338822444244444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444442444442440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_35 => X"4444444444444444444444424442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"3333112242444444424444444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_38 => X"4444444444444444444444444444444444444444444444420077FFFFFFFFFFFF",
      INIT_39 => X"9999997777555555333333862242444444444444444444444444444444444444",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1142424244444244444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_41 => X"444444444444444444444444444444444444444442422055FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977775555553333338822444444424442444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4242444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444244",
      INIT_49 => X"4444444444444444444442444444422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112242424444424442444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_4C => X"4444444444444444444444444444444444444242444444440077FFFFFFFFFFFF",
      INIT_4D => X"9999997777555555333333862244424242424444444444444444444444444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_55 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_56 => X"9977775555553333338822444242444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444444",
      INIT_5D => X"4444444444444444444444444442442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112244444444424244444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_60 => X"4444444444444444444444444444444444444444444444420077FFFFFFFFFFFF",
      INIT_61 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822424444424444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_71 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_74 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_75 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_7D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_07 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_09 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0C => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0E => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_05 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_08 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_09 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_11 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_12 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_19 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_1C => X"4444444444444444444444444444444444444444444444440077FFDFFFFFFFFF",
      INIT_1D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_25 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_26 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_2D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_30 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_31 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_39 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_3A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_41 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_44 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_45 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_4D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_4E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_55 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_58 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_59 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_61 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_62 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_69 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_6C => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_6D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_75 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444244",
      INIT_7D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"3333112244424444424444444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_01 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_03 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_06 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_08 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0B => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INIT_00 => X"4444444444444444444444444444444444444444424444440077FFFFFFFFFFFF",
      INIT_01 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_09 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_0A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_11 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"3333112242424444424444444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_14 => X"4444444444444444444444444444444444444244424442440077FFFFFFFFFFFF",
      INIT_15 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444444444444444422266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"1142424444444442444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_1D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_25 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"3333112242424444424444444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_28 => X"4444444444444444444444444444444444444444444442440077FFFFFFFFFFFF",
      INIT_29 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"1142424244444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_31 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_32 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"4244424444444444444444444444444444444444444444444444444444444444",
      INIT_38 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444444",
      INIT_39 => X"4444444444444444444444444444422288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3333112242424444424444444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_3C => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_3D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444444444444444444424244442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"1122424444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_45 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444442440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444244",
      INIT_4D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"3333112244444444424444444444444444444444444444444444444444444444",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4444444444444444444444444444444444444442444444440077FFFDFFFFFFFF",
      INIT_51 => X"9999997777555555333333862244424444424444444444444444444444444444",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_59 => X"444444444444444444444444444444444444444244422055FFFFFFFFFFFFFFFF",
      INIT_5A => X"9977775555553333338822444244424444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_60 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_61 => X"4444444444444444444444444244442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3333112242444444424444444444444444444444444444444444444444444444",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"4444444444444444444444444444444444444444424444440077FFFDFFFFFFFF",
      INIT_65 => X"9999997777555555333333862244444442444444444444444444444444444444",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_6D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977775555553333338822424444444444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_74 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_75 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"3333112242444444424444444444444444444444444444444444444444444444",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_79 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_07 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0A => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0C => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0F => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_01 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_02 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_08 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_09 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_15 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_16 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_1C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_1D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_21 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_29 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_2A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_31 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"4444444444444444444444444444444444444444444444440077FFDDFFFFFFFF",
      INIT_35 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"1122424444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_3D => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_3E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_45 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_48 => X"4444444444444444444444444444444444444444444444440077FFDDFFFFFFFF",
      INIT_49 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_51 => X"444444444444444444444444444444444444444444422255FFFFFFFFFFFFFFFF",
      INIT_52 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_59 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_5C => X"4444444444444444444444444444444444444444444444440077FFDDFFFFFFFF",
      INIT_5D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_65 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_66 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_6D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"3333112242444444424444444444444444444444444444444444444444444444",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_70 => X"4444444444444444444444444444444444444444444444420077FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_79 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_7A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal ena_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_01 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_04 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_06 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_09 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0B => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0E => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_01 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"3333112242444444424444444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_04 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_05 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_0D => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_0E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_15 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_18 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_21 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_22 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444444",
      INIT_29 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_2C => X"4444444444444444444444444444444444444444444444420077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_35 => X"444444444444444444444444444444444444444444442255FFFDFFFFFFFFFFFF",
      INIT_36 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_3D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_40 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_41 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_49 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_4A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_51 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_54 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_55 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_5D => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_5E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_65 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_68 => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_69 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_71 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_72 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882242444444",
      INIT_79 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_7C => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_7D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(29),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal ena_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_03 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_05 => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_08 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0A => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_0D => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE000000000007FFFFFFFFFE000000000007FFFFFFFFFC0",
      INITP_0F => X"FFFFFFFFFF800000000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_05 => X"444444444444444444444444444444444444444444442255FFFDFFFFFFFFFFFF",
      INIT_06 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_0D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_10 => X"4444444444444444444444444444444444444444444444420077FFDFFFFFFFFF",
      INIT_11 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_19 => X"444444444444444444444444444444444444444444442255FFFDFFFFFFFFFFFF",
      INIT_1A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"444444444444440075FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_20 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_21 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"3333112244444444444444444444444444444444444444444444444444444444",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_24 => X"4444444444444444444444444444444444444444444444440077FFFDFFFFFFFF",
      INIT_25 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_2D => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_2E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_34 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_35 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_38 => X"4444444444444444444444444444444444444444444444420077FFDFFFFFFFFF",
      INIT_39 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_41 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"444444444444442077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_49 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_4C => X"4444444444444444444444444444444444444444444444440077FFFFFFFFFFFF",
      INIT_4D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_55 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_56 => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_5D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"3333112242444444444444444444444444444444444444444444444444444444",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_60 => X"4444444444444444444444444444444444444444444444420077FFFFFFFFFFFF",
      INIT_61 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_69 => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_6C => X"FFFFFFFF110042422200004400BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_71 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"3333112242444444444444444444444444444444444444444444444444224444",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_74 => X"4444444444444444444444444444444444444444444444440077FFDDFFFFFFFF",
      INIT_75 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"444444442242444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_7D => X"444444444444444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"9977775555553333338822444444444444444444444444444444444444444444",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(30),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal ena_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFE000000000007FFFFFFFFFC00000000000FFFFFFFFFFFFFFF847FFFF",
      INITP_01 => X"800000000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000007F",
      INITP_02 => X"0000000200FFFFFFFFFFFFFFF1E7FFFFFFFFFFFFFF800000000001FFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE00000000000FFFFFFFFFFE000000E00007FFFFFFFFFC0",
      INITP_04 => X"FFFFFFFFFF800000100001FFFFFFFFFF800000001C01FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFE000003E00007FFFFFFFFFC00000001E00FFFFFFFFFFFFFFFF67FFFF",
      INITP_06 => X"800000007C01FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00000000003FF",
      INITP_07 => X"0000007A00FFFFFFFFFFFFFFFC67FFFFEFFFFFFFFF800000380001FFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE0000000000E7FFFFFFFFFE000007200007FFFFFFFFFC0",
      INITP_09 => X"8FFFFFFFBF8000006C0001FFFFFFFFFF80000001CC01FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFE00001C200007EFFFF7FFFC0000001E600FFFFFFFFFFFFFFE067FFFF",
      INITP_0B => X"800020038401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000787F",
      INITP_0C => X"00000F0600FFFFFFFFFFFFFFC067FFFE0FFFFFFF1F800000C60001FFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000000000E07FFFFFFFFFE0000303000079FFFC7FFFC0",
      INITP_0E => X"0FFFFFFE0FFFFFFD83FFFFFFFFFFFFFF8000E0060601FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFE0000783000063FFF0FFFFC000000C0600FFFFFFFFFFFFFFF067FFF8",
      INIT_00 => X"FFFFFFFF112000000011CC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"4444444444444444444444444444444444444444444444444444444444000044",
      INIT_04 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_05 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"3333112242444444444444444444444444444444444444444444444400662244",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_08 => X"4444444444444444444444444444444444444444444444440055FFFFFFFFFFFF",
      INIT_09 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"444422004444444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_11 => X"444422004244444444444444444444444444444444442255FFFDFFFFFFFFFFFF",
      INIT_12 => X"9755555555553333338822444444444444444444444444444444444444444444",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_14 => X"FFFFFFFFCC0086B9FFFF992000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"4444444444444444444444444444444444444444444444444444220000CC7722",
      INIT_18 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_19 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"3333112242444444444444444444444444444444444444444444000099FF1122",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_1C => X"4444444444444444444444444444444444444444442000000EFFFFDDFFFFFFFF",
      INIT_1D => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"220022FFFF77224444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1142424444444444444444444444444444444444444444444444444444444444",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_25 => X"444242BB0022444444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"77FF775555553333338822444444444444444444444444444444444444444444",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B997",
      INIT_28 => X"FFFFFFFFDBFFFFDFB77D552000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"44444444444444444444444444444444444444444444444420002055FFFFFF00",
      INIT_2C => X"FFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_2D => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"333311224244444444444444444444444444444444444444200031FFFF9DBB42",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_30 => X"44444444444444444444444444444444444422000086B9FFFFDFFFDDFFFFFFFF",
      INIT_31 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"2297FFBF7DBB204444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"1142424444444444444444444444444444444444444444444444444444444400",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_39 => X"2200FFFFFF22224444444444444444444444444444442255FFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFF5533553333338822444444444444444444444444444444444444444444",
      INIT_3B => X"FFFFDFD75BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999977",
      INIT_3C => X"FFFFFFFFFF19B7B7B7BF332200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"44444444444444444444444444444444444444444444000066DBFFFF19F9FF20",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFBBDDBBBBBB9999777777555555333333882244444444",
      INIT_41 => X"4444444444444444444444444444442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"33331122424444444444444444444444444444444444420066FFFF3B95F9FF22",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_44 => X"44444444444444444444444444444444220020EEFFFFFFF9959DFFDDFFFFFFFF",
      INIT_45 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFF99519FF444444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"1142424444444444444444444444444444200044444444444444444444000097",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999979777775555333333",
      INIT_4D => X"44FDFFB7BFFF200000000000000000000000000000000033FFDDFFFFFFFFFFFF",
      INIT_4E => X"FFD77BFF77111111116400000000000000000000000000000000000000204442",
      INIT_4F => X"7BD7B7B79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB9999FF",
      INIT_50 => X"FFFF5BF9B5D7D7F7D7DF332200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"44444444444444444444444444444444444444440000AAFFFFFF19B5B73BFF22",
      INIT_54 => X"FFFFFFFFFFFFFFBFD7FFFFBBBBBBBB9999777777555555333333882244444444",
      INIT_55 => X"4444444444444444444444444444442288FFDDFFFFFF39B7FFFFFFFFFFFFFFFF",
      INIT_56 => X"3333112242444444444444444444444444444444442200B9FFBFB7B7F7B7FF88",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_58 => X"4444444444444444444444444444442264DBFFFF7DD7B5D7D7DFFFDDFFFFFFFF",
      INIT_59 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"19B5D7D7F9FF884444444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"1142424444444444444444444444440000A85542444444444444444422EEDDFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDBBBBBBBB9999979777775555333333",
      INIT_61 => X"DDFFB5D7B7BFDDECAAAAAAAAAAAAAAAAAAAAAAAAAAAA8897FFFFFFFFFFFFFFFF",
      INIT_62 => X"F7D7B77BFFB9757577ECA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAA882244",
      INIT_63 => X"B7D7F7D79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99DFFF",
      INIT_64 => X"FFFFD795F7F7F7F7D7DF312200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5BB7",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"444444444444444444444444444444444444444211DDFF9FD7B5D7D7D75BDD22",
      INIT_68 => X"FFFFFFFFFFBDD795D7FFDDBBBBBBBB9999777777555555333333882244444444",
      INIT_69 => X"2244444444444444444444444444442266FFFFFF7DB7957DFFFFFFFFFFFFFFFF",
      INIT_6A => X"33331122424444444444444444444444444444442264DDDFD7B7D7F7F7D7DF53",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_6C => X"444444444444444444446444222020CCDD9F1995B7D7D7F7D7FFFFDDFFFFFFFF",
      INIT_6D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"D7D7F7F7D7DF332244444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"0F2222444444444444444444440000AADDDDFF20444444444444440088FF7D75",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDBBBBBB9999777777755555333333",
      INIT_75 => X"FFD7D7F7D7B75BFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFDFFFFFFFFF",
      INIT_76 => X"D7F7F7B739FFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD00BB",
      INIT_77 => X"F7F7F7D79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBDDFFF9",
      INIT_78 => X"DFFFDF3BB7F7F7F7D7DF0E2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD795D7",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDF",
      INIT_7A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4444444444444444444444444444444444422042FFBF75B7D7F7F7F7D75BBB22",
      INIT_7C => X"FFFFFFBDD7B7D7B7DFFFBBDDBBBBBB9999777777555555333333882244444444",
      INIT_7D => X"44444444444444444444444444444400AAFFFFD7B7D719FFFFFFFFFFFFFFFFFF",
      INIT_7E => X"33331122424444444444444444444444444444224211FFFF3995F7F7F7D75BDD",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(31),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal ena_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003E00F0601FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000000000C07F",
      INITP_01 => X"00001E0600FFFFFFFFFFFFFFF867FFFE0FFFFFFE0000001B8000000FFFFEFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE00000003FE07FFFFFFFFFE0000FC10001C3FFC1FFFFC0",
      INITP_03 => X"0FFFFFFC0000001B0000001FFFFC7FFFFFFE601F8601FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFE0000FC1000387FF83FFFFC000003F0600FFFFFFFFFFFFFFF847FFFF",
      INITP_05 => X"FFF8601F8201FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0000001F7F0FF",
      INITP_06 => X"00003F8600FFFFFFFFFFFFFFF847FFFF0FFFFFFFFFE1FFB7FFE1FFBFFFF83FFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE000000787F0FFFFFFFFFFE00007E1800707FF03FFFFC0",
      INITP_08 => X"0FFFFFFFFFE1FFEFFFE1FFFFFFF000000000600FC301FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFE00003F180060FFE07FFFFC000001F8600FFFFFFFFFFFFFFF847FFFF",
      INITP_0A => X"FFF86007C301FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000001C0DF0FF",
      INITP_0B => X"00000F8600FFFFFFFFFFFFFFF847FFFF0FFFFFFFFFE1FFDFFFE1FFFFFFF83FFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE000007018F0FFFFFFFFFFE00001F0800C0FFE07FFFFC0",
      INITP_0D => X"0FFFFFFFFFE1FF9FFFE1FFFFFFFC3FFFFFF86307C101FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE00C01F8C01C1FFE0FFFFFC00000078600FFFFFFFFFFFFFFF847FFFF",
      INITP_0F => X"FFF86783E181FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00000E030F0FF",
      INIT_00 => X"444444444444444444200000868866EEFF9D95D7F7F7F7F7D7FFFFDDFFFFFFFF",
      INIT_01 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"B7F7F7F7D77DBB2244444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"EC000000000000000000000000A8BBDD7D19FF2044444444444444CC99DFFF19",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDFFFFD75BFFDD9BBB9999777755553333111111",
      INIT_09 => X"19D7F7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B7F9FFFFFFFF",
      INIT_0A => X"D7D7F7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7B719FF6657FF",
      INIT_0B => X"F7F7F7D79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBDDFF5BB7",
      INIT_0C => X"DFDFDFFF3BD7F7F7D7DF0E2200BBFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFDF19D7",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDF",
      INIT_0E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"444444444444444444444444444444444464AA57BDFF9DB7D7F7F7F7D75BBB22",
      INIT_10 => X"FFFFF9B7D7D7B79DFFDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_11 => X"66444444444444444444444444440033DD7DD7D7D7B7FFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"33331122424444444444444444444444444444AC9BFFDFFFFFBDB7F7F7D7F9FF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_14 => X"4444444444444200008877BBDDDDBDDDDFFF7BD7F7F7F7F7D7FFFFDDFFFFFFFF",
      INIT_15 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"19D7F7F7D719FF2044444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"DDBBBBBBBBBBBBBBBBBBBBBBBBDD9FD7B719FF20444444444444EEDDFFDFFFDF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D7D73BFFFFFFFFFFFFFFFFFFDDDDDDDDDD",
      INIT_1D => X"95B7B7B7B7B7B7959595B7D7D7D7D7D795959595959595B5B7D7D7DFFFFFFFFF",
      INIT_1E => X"B7B7B7B7B79595959595B7D7D7D7D7B795959595959595B5B7D7B7DF0ECCFF39",
      INIT_1F => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDBBBFF5B95B7",
      INIT_20 => X"DFDFDFFF5BD7F7F7D7FFEE2200BBFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFDF19",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_22 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"4444444444444444444444444444444444CCDDFFDFDFFF9DD7F7F7F7D77DBB22",
      INIT_24 => X"9DD7D7D7F7D719FFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_25 => X"EE4244444444444444444444440075FF19B7D7F7D75BFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"33331122424444444444444444444444444444EEFFFFDFDFDFFFF9D7F7F7D7FF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_28 => X"4444444400002253BBDDFF5BD77BFFDFDFDFFF3BD7F7F7D719FFFFFDFFFFFFFF",
      INIT_29 => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DFD7F7F7F7D7FFAA42444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"5B5B5B5B5B5B5B5B5B5B5B5B5BF7D7D7D739FF2244444444444488BBFFDFDFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFD7D7F7D7D7193B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_31 => X"BDBFBFBFBFBFBFBFBFBFBDD7F7F7D719BFBFBFBFBFBD9D7B39D7BFFFFFFFFFFF",
      INIT_32 => X"BFBFBFBFBFBFBFBFBFBF5BD7F7F7D77BBFBFBFBFBFBF9D7B39B7DFB988DDFFDF",
      INIT_33 => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDFFFFDFBDBF",
      INIT_34 => X"DFDFDFFF5BD7F7F7D7FFEC2200BBFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFF7B",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"44444444444444444444444444444444446677FFDFDFDFFF3BD7F7F7D77DBB22",
      INIT_38 => X"B7D7F7F7F7B7DFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_39 => X"DB00444444444444444444442033FF19D7D7F7F7B7FFFFFFFFFFFFFFFFFFFF9D",
      INIT_3A => X"3333112242444444444444444444444444444444CC9BFFDFDFFFDFB7F7F7D77D",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_3C => X"44440000AABBBBFF5BD7D7B795DFFFDFDFDFFF7BD7F7F7D719FFFFFDFFFFFFFF",
      INIT_3D => X"9999997777555555333333882244444444444444444444444444444444444444",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FF19D7F7F7D7BF5522444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7F7D73BFF2244444244444442889BFFDFDF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFDFB7D7F7F7F7D7B7B5B5B5B5B5B5B5B7B7B7B7B7B7",
      INIT_45 => X"FFFFFFFFFFFFFFDFDFFFDFF7D7F7D75BFFDFFFDFFFFFFFFFDFBFFFFFFFFFFFFF",
      INIT_46 => X"DFDFDFDFDFDFDFDFDFFF9DD7F7F7D7BFFFDFFFFFFFFFFFFFDFBDFFA89BFFDFFF",
      INIT_47 => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDFDFFFFFDF",
      INIT_48 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFFF7B",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"4444444444444444444444444444444444446455FFDFDFFF5BD7F7F7D77D9922",
      INIT_4C => X"D7F7F7F7B79DFFDFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_4D => X"FF6644444444444444444442F1DD5BD7D7F7F7D79DFFFFFFFFFFFFFFFFDFFFF9",
      INIT_4E => X"3333112242444444444444444444444444444444426655FFDFDFFF39D7F7D719",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_50 => X"4400CC99BB9DD7D7D7D7B7D7BD776655DFDFFF5BD7F7F7D73BFFFFFDFFFFFFFF",
      INIT_51 => X"9999997777555555333333862244444444444444444444444444444444444444",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFBDB7F7F7D75BDD44444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"5B5B5B5B5B5B5B5B5B5B5B5B39F7F7F7D73BFF224442222044444442AABBDFDF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFDFFFFF19D7F7F7F7D7195B5B5B5B5B5B5B5B5B5B5B5B5B",
      INIT_59 => X"FFFFFFFFFFFFFFDFDFFFDFF7F7F7D75BFFFFFFFFFFFFDFDFDFDFFFFFFFFFFFFF",
      INIT_5A => X"DFDFDFDFDFDFDFDFDFFF9DD7F7F7D7BDFFFFFFFFFFFFDFDFFF57AA99FFFFFFFF",
      INIT_5B => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDFDFDFDFDFDF",
      INIT_5C => X"FFDFDFFF5BD7F7F7D7FFEC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"444444444444444444444444444444444444426655DFDFFF5BD7F7F7D77D9922",
      INIT_60 => X"F7F7F7D7F7FFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_61 => X"FFEE424444444444444442CCDDFFD7D7F7F7D7F9FFFFFFFFFFFFFFFFDFFFBDD7",
      INIT_62 => X"3333112242444444444444442222424444444444444288BBDFDFFFDFD7F7F7D7",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"0099DB7DF9D7D7D7D7D7F7BFBB442288BDDFFF39D7F7F7D75BFFFFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333862244444444444444444444444444444444444442",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"DFFFF9D7F7F7D7FF88444444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"DFDFDFDFDFDFDFDFDFDFDFDFDFF9D7F7D73BFD2222229955004444444411DFDF",
      INIT_6C => X"FFFFFFFFFFFFFFFFDFDFDFFFDF19D7F7F7D7DFDFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_6D => X"555555113355559BDFFFDFF7F7F7D75BFF557799BDDFFFDFDFDDFFFFFFFFFFFF",
      INIT_6E => X"BDBBBB999B9B9BDFDFFF9DD7F7F7D7BFBB557799BDDFFFFF9B88665555555555",
      INIT_6F => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBDBDBD",
      INIT_70 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"4444444444444444444444444444444444444442AABBDFFF5BD7F7F7D79D9722",
      INIT_74 => X"F7F7F7D7BDFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_75 => X"7DDB0044444444444444889BFF9DD7F7F7F7D77DFFFFFFFFFFFFFFFFDFFF7DD7",
      INIT_76 => X"333311224244444444444420999922224444444444444213DFDFDFFF5BD7F7D7",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"77FF19D7D7D7F7F7D7D7BDDD86424466BDDFFF19D7F7F7D77DFFFFFFFFFFFFFF",
      INIT_79 => X"9999997777555555333333862244444444444444444444444444444444444222",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DFFFBDB7F7F7D7DF31224444442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFDFDFDFFFF9D7F7D75BFD002277DFFF7700426444A8BDDF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(32),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal ena_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000078600FFFFFFFFFFFFFFF847FFFF0FFFFFFFFFE1810001E181FFFFFC3FFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE000018060F0FFFFFFFFFFE01E00F8403C1FFE0FFFFFC0",
      INITP_02 => X"0FFFFFFFFFE1800039E181FFFFFC3FFFFFF86CC1E181FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE03B007C603C3FFE1FFFFFC00000078600FFFFFFFFFFFFFFF847FFFF",
      INITP_04 => X"80787CFFF181FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0000380C0E0FF",
      INITP_05 => X"0000078600FFFFFFFFFFFFFFF847FFFF0FFFFFFFFFE180003DE181FFFFFC3FFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE000070180E0FFF3FFFFFFE071FFFE603E3FFF1FFFFFC0",
      INITP_07 => X"0FFFFFFFEFE1FFA067E1FFFFFFFC3FFF0038787FF0C1FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"E3FFFFFFE060FFFE207F3FFF3FFFFFC00000078600FFFFFFFFFFFFFFF847FFFF",
      INITP_09 => X"8038700000C1FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000070300E0FF",
      INITP_0A => X"0000078600FFFFFFFFFFFBFFF847FFFF0FFFFFFFC3E1FFE0C3E1FFFFFFFC3FDF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE0000F0600E0FFC1FFFFFFE0C07F8030FFFFFFFFFFFFC0",
      INITP_0C => X"0FFFFFFF8000FFE181007F7FFFFC3F1F80386FFFF041FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"800003EFE1C0000031DFFFFFFFFFFFC00000078600FFFFFFFFFFF1FFF87FFFFF",
      INITP_0E => X"8078FFFFF861FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0000F0601E1FF",
      INITP_0F => X"0000078600FFFFFFFFFFE1FFF87FFFFF0FFFFFFF000000C38000007FFFFC3C0F",
      INIT_00 => X"FFFFFFFFFFFFFFFFDFDFDFDFFF3BD7F7F7D7FFFFDFDFDFDFDFDFDFDFDFDFDFDF",
      INIT_01 => X"666644EE66446635DFFFDFF7F7F7D75BDB4466668888CC9BFFFFFFFFFFFFFFFF",
      INIT_02 => X"997755BB333333BDDFFF9DD7F7F7D7DF3344666688AAEE33AA44446666666666",
      INIT_03 => X"D7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB9BBB99",
      INIT_04 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"6444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9722",
      INIT_08 => X"F7F7D7F9FFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_09 => X"F9FF444444444444444411DFFFDFB7F7F7F7D7FFFFFFFFFFFFFFFFDFDFFF9DD7",
      INIT_0A => X"333311224244444444440075FFDF77442064646464644488BBFFDFFFDFD7F7D7",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"FFF7D7D7F7F7F7D7B7BDDD8822444488DDDFFF19D7F7F7D79DFFFFFFFFFFFFFF",
      INIT_0D => X"9999997777555555333333862244444444444444444444444444444444224477",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"DFDFFFF7D7F7D77DDD424464442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"DDBDBDDDDDBDDDBDBDDDDFDFFFF9D7F7D75BDB4477FFF9F9FF7722220022CCDF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFDFDFDFFF3BD7F7F7D7DFDFDFDFDFDFDDBDBDFFDDDDDFDF",
      INIT_15 => X"420011BB77660033DFFFDFF7F7F7D75BDB22444444220055FFFFFFFFFFFFFFFF",
      INIT_16 => X"7755BDFFBB3331BDDFFF9DD7F7F7D7DF31224444444444444444444444444444",
      INIT_17 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999997",
      INIT_18 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"4444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9722",
      INIT_1C => X"F7F7D79DFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_1D => X"D7DF312244444444444257DFDFFFF9D7F7D719FFFFFFFFFFFFFFFFDFDFFFDFD7",
      INIT_1E => X"3333112242444464444477FF19F99D77A820202020200022AABDDFDFFF9DB7F7",
      INIT_1F => X"FFFFFFFFDF9DFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_20 => X"19D7F7F7F7F7D7B79DDD8822444444AADFDFFFF9D7F7F7D7DFDDFFFFFFFFFFFF",
      INIT_21 => X"99999977775555553333338622444444444444444444444444444444446657FF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFBDD7F7D719FF884464442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"55AAAACCCCCCCCCCAC33DFDFFFF9D7F7D75BDB77FF19D7D719DF7755555577FF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDDBBBBBB7999DDFFFFBB575777",
      INIT_29 => X"22CCDD3B7D998811DFDFDFF7F7F7D75BBB00222200000033FFDDFFFFFFFFFFFF",
      INIT_2A => X"77DBFF19DFBB33BDDFFF7DD7F7F7D7DF0E002222200000000022224444444444",
      INIT_2B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_2C => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"444444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"4444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9722",
      INIT_30 => X"B7D7D7FFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_31 => X"D75BDD424444444444449BDFDFFFBDD7D7B77DFFFFFFFFFFFFFFFFDFDFDFFF3B",
      INIT_32 => X"33331122444444444433FF5BD7D7F77D99310E0E0E0E0E0E11DBFFFFFFFF19D7",
      INIT_33 => X"FFFFFFBDF9D7DFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB99999977775555335533",
      INIT_34 => X"B7F7F7F7F7F7D79DFF882244444444CCDFFFFFF9F7F7F7D7FFBBFFFFFFFFFFFF",
      INIT_35 => X"999999777755555533333386224444444444444444444444444444444435FFDF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"7B7B7D7BD7F7F7D7DF312264442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"EE2222444442444442EEDFDFFFF9D7F7D75BFFFF3BD7F7F7D7197B7D7D7D7D7B",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999BBDDFF3BBDBB333333",
      INIT_3D => X"EEBB5BD7D77B9999FFFFFFF7D7F7D77BFD0E100E0E0E0EB9FFFFFFFFFFFFFFFF",
      INIT_3E => X"DDFF39B719BFBBDFFFFF9DD7F7F7D7DF970E1010100E0E0E10EE116644444422",
      INIT_3F => X"D7F7F7D7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999997",
      INIT_40 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"446444444444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"6444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9742",
      INIT_44 => X"F9957BFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_45 => X"D7D7FFA8444444440077FFDFDFDFFF9DD7D7DFFFFFFFFFFFFFFFFFFFFFDFFFDF",
      INIT_46 => X"3333112244444442CCDDBDD7D7F7D7D75BDFDDDDDDDDDDDDDDDDDFDFDFDF3BD7",
      INIT_47 => X"FFFF7BF9D7D719FFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDBDBBBBB997733",
      INIT_48 => X"D7F7F7F7F7B77DFFCC224444444444EEDFFFFFD7F7F7F7D7FF99FFFFFFFFFFFF",
      INIT_49 => X"99999977775555553333338622444444444444444444444444444444AADFFF9D",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"D7D7D7D7D7F7F7D75BDB2264442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"112222444444444444EEDFDFFFF9D7F7D73BFF39B7B7D7D7D7B7D7D7D7D7D7D7",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDD99DBDDFF5B19D77BDD333333",
      INIT_51 => X"BBBDD7D7D7D77BDFBFDF9DD7F7F7D739DFDDDDDDDDDDBDDFBF9DFFFFFFFFFFFF",
      INIT_52 => X"FF5BD7F7D7F99DDFBDDF5BD7F7F7D79DDFDDDDDDDDDDDDDDBDDDDD66444422AA",
      INIT_53 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB9999BB",
      INIT_54 => X"FFDFBDFF5BD7F7F7D7FF88000099FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BD77DFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"446444444464440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"6444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9722",
      INIT_58 => X"BD7BFFFFFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333882244444444",
      INIT_59 => X"F7D7BD972244444433FF3BFFFFDDDFFF9D9DFFFFFFFFFFFFFFFFFFFFDFFFDFFF",
      INIT_5A => X"3333112244444288BBFFD7D7D7D7D7D7D71919191919191919F9F9F9F9F9F7D7",
      INIT_5B => X"FF5BD7D7F7F7D75BDFBDBDBDBDBDBFBFBFBFBFBFBFDFDFDFDFDFDFDFBDFFBB33",
      INIT_5C => X"D7F7F7F7D73BFFCC22444444444444F1DFFFDFD7F7F7F7D7FF77FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333862244444444444444444444444444444433FFFFBD",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"19191919F9D7F7D7F9FF8844442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"114222444464444444CCFFFFFFF9D7D7F9BDDFF9191919191919191919191919",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDDDDDF5B19D7D7D75BFF333333",
      INIT_65 => X"BFF7D7D7D7D7D719F9F9F9F7F7F7F7F7F919191919193919F919FFFFFFFFFFFF",
      INIT_66 => X"7DB7D7D7D7B7F7F9F9F9F7F7F7F7F7F91919191919193B193BFF114444428899",
      INIT_67 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99BBFF",
      INIT_68 => X"FFFFFFFF7BD7F7F7D7FF553333DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF39D7D7F7BDFFFFFFFFFFFFFFFF",
      INIT_6A => X"444444446464440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"4444444444444444444444444444444444444444889BDFFF5BD7F7F7D79D9722",
      INIT_6C => X"DFFFFFFFFFFFFFFFDDDDDDDDBBBB999999777777555555333333882244444444",
      INIT_6D => X"D7D719FF66426655FF39D73BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D5BFFDFDF",
      INIT_6E => X"3333112242444477FF3BB7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7",
      INIT_6F => X"19D7D7F7F7F7D7D7F9F9F9F9F9F9F9F9F9F9F9F9F9F91919191919F9BFDD5533",
      INIT_70 => X"D7F7F7D7D7DF33224444444444444433DFFFBDD7F7F7D719FD77FFFFFFFFFFFF",
      INIT_71 => X"9999997777555555333333862244444444444444444444444444446657DFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"BDBDBDBF9DD7F7F7D7BF7542442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"11424244646464442255FFFFFFF9D7D75BFFFFBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDDFF7BB7D7D7F7D7F9FF333333",
      INIT_79 => X"19B7D7D7D7D7D7B7B7B7D7F7F7F7F7D7B7B7B7B7B7B595B7B79DFFFFFFFFFFFF",
      INIT_7A => X"D7D7D7D7D7D7D7B7B7B7D7F7F7F7F7D7B7B7B7B7B595B7B77B994244446677FF",
      INIT_7B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBFF9D",
      INIT_7C => X"9D9D9D9D39D7F7F7D77D9DBFBF9D9D9D9D9D9D9D9D9DFFFFFFFFFFFFDFDFFF7B",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D19D7D7F7D7199D9D9D9D9D9D9D9D",
      INIT_7E => X"646464644444440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"6464646464646464646464646464646464646444A89BDFFF5BD7F7F7D79D9742",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(33),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"00000000000040000001000000000000008000000300000000000000FFFFFFFF",
      INIT_15 => X"000000000000000000C000000000000000000000800000000000007FFFFFFF80",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFC0000000000000000000004000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"000000000000000000000000000000000000000000000000000000000BFFFFFF",
      INIT_1A => X"000000000000000000000000000000000000000000000000000000057FFFD000",
      INIT_1B => X"FD26E7CFC031FC7FFFFFFFFC02FFFFFFFFFFF400000000000000000000000000",
      INIT_1C => X"00FFFFB01E3FFFFFFFFFE800FFFF480FFFFFFF40FDF120FFFF01613FFFFFD271",
      INIT_1D => X"FFFFD006FFFFFFF3DBFEA02F3FB13DBBFFFFE24FF719DFEDD903FEAFFFF78F52",
      INIT_1E => X"00000000000000000000000000000000010000000000000000000000389FFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000C0FFD0810",
      INIT_20 => X"FF8EDDFBD940000000000000051FFFFFFFFF4220000000000000000000000000",
      INIT_21 => X"04FFFFC7060000000000008187F0600C0000000100324FFFFC26040000000001",
      INIT_22 => X"FFFC111180000000040751DEBEB88804000000062702C7FC3A3E000000000006",
      INIT_23 => X"0000000000336FFFFF276400000000002AAEFFFFDB700000000000000497FFFF",
      INIT_24 => X"00000000031ADFFDBAAA00000000000624FFFFF7060000000000001063F84C00",
      INIT_25 => X"8AFFFFFFFFF3FFFFFFFFFFFF8023FFFFFFFE410000000000000671FFBEB9BC00",
      INIT_26 => X"FFFFFFFFC8FFFFFFFFFFFFE001F141FFFFFFFFFFFFC1FFFFFFFFFDFFFFFFFFFF",
      INIT_27 => X"FFF4087FFFFFFFFFFFF2FFFFFFFFFC7FFFFFFFFFE3FFFFFFFFE2FFFFFFFFFFE3",
      INIT_28 => X"000000000021FFFFFFFFF0000000000000FFFFFFFFF40000000000003051FFFF",
      INIT_29 => X"0000000013FFFFFFFFE2000000000013FFFFFFFFC00000000000000800E84C00",
      INIT_2A => X"00FFFFFFFFF30000000000008C0AFFFFFFFA03000000000000083FFFFFFFFC00",
      INIT_2B => X"FFFFFFFFC0400000000000422894A100000000000051FFFFFFFFF08000000000",
      INIT_2C => X"FFF494400000000000103FFFFFFFFD00000000000BFFFFFFFFE2C00000000023",
      INIT_2D => X"000000000011FFFFFFFFE5000000000084FFFFFFFFF2000000000000A214FFFF",
      INIT_2E => X"000000002BFFFFFFFFEA00000000000BFFFFFFFFC2800000000000410A290100",
      INIT_2F => X"80FFFFFFFFF3FFFFFFFFFFFFE9327FFFFFE8A1400000000000003FFFFFFFFD40",
      INIT_30 => X"FFFFFFFFC27FFFFFFFFFFFF2410083FFFFFFFFFFFCD1FFFFFFFFE5FFFFFFFFF8",
      INIT_31 => X"FFC024FFFFFFFFFFFE253FFFFFFFFD3FFFFFFFFE0BFFFFFFFFEA7FFFFFFFFC43",
      INIT_32 => X"FFFFFFF80011FFFFFFFFE1FFFFFFF80082FFFFFFFFF3FFFFFFFFFFFFFE807FFF",
      INIT_33 => X"FFFFFE002ABFFFFFFFEA7FFFFFFC0083FFFFFFFFC2FFFFFFFFFFFFFF04102FFF",
      INIT_34 => X"82FFFFFFFFF3FFFFFFFFFFFFFF413FFFFFD04BFFFFFFFFFE00403FFFFFFFFC7F",
      INIT_35 => X"FFFFFFFFC2FFFFFFFFFFFFFF80083FFFFFFFFFFE0011FFFFFFFFE5FFFFFFFE00",
      INIT_36 => X"FFA18FFFFFFFFFFF80403FFFFFFFFD3FFFFFFF802ABFFFFFFFEA7FFFFFFF008B",
      INIT_37 => X"FFFFFFF80301FFFFFFFFE5FFFFFFF80282FFFFFFFFF3FFFFFFFFFFFFFF307FFF",
      INIT_38 => X"FFFFFE00EABFFFFFFFEA7FFFFFFE0183FFFFFFFFC2FFFFFFFFFFFFFF90007FFF",
      INIT_39 => X"82FFFFFFFFF3FFFFFFFFFFFFFF80BFFFFF911FFFFFFFFFFE00C43FFFFFFFFC3F",
      INIT_3A => X"FFFFFFFFC2FFFFFFFFFFFFFFA804FFFFFFFFFFF80311FFFFFFFFE1FFFFFFF807",
      INIT_3B => X"FE083FFFFFFFFFFE01C03FFFFFFFFE7FFFFFFE01EABFFFFFFFEA7FFFFFFC01CB",
      INIT_3C => X"FFFFFFF80F89FFFFFFFFF1FFFFFFF01706FFFFFFFFFBFFFFFFFFFFFFFFD01FFF",
      INIT_3D => X"FFFFFE07EABFFFFFFFEA7FFFFFFC07CBFFFFFFFFD2FFFFFFFFFFFFFFC94BFFFF",
      INIT_3E => X"06FFFFFFFFFBFFFFFFFFFFFFFFC13FFFFF40FFFFFFFFFFFE03E6FFFFFFFFFE3F",
      INIT_3F => X"FFFFFFFFE2FFFFFFFFFFFFFFF149FFFFFFFFFFF80F89FFFFFFFFF1FFFFFFF01F",
      INIT_40 => X"FF027FFFFFFFFFFE03E23FFFFFFFFD7FFFFFFC07CABFFFFFFFEA7FFFFFFC07CB",
      INIT_41 => X"FFFFFFE01F91FFFFFFFFF5FFFFFFF01F06FFFFFFFFFBFFFFFFFFFFFFFFE84FFF",
      INIT_42 => X"FFFFF807C2BFFFFFFFEA7FFFFFF00FCBFFFFFFFFE2FFFFFFFFFFFFFFE403FFFF",
      INIT_43 => X"06FFFFFFFFFBFFFFFFFFFFFFFFE84FFFFE00FFFFFFFFFFFC07E03FFFFFFFFD7F",
      INIT_44 => X"FFFFFFFFE2FFFFFFFFFFFFFFF003FFFFFFFFFFE01F91FFFFFFFFF1FFFFFFF01F",
      INIT_45 => X"FC94FFFFFFFFFFF807E03FFFFFFFFD7FFFFFF807C03FFFFFFFEA7FFFFFF00FCB",
      INIT_46 => X"FFFFFFE03F91FFFFFFFFF5FFFFFFE07F06FFFFFFFFFBFFFFFFFFFFFFFFE05FFF",
      INIT_47 => X"FFFFF81FC13FFFFFFFEA7FFFFFF01FC3FFFFFFFFF2FFFFFFFFFFFFFFF943FFFF",
      INIT_48 => X"06FFFFFFFFFBFFFFFFFFFFFFFFC04FFFFC8CFFFFFFFFFFF80FE13FFFFFFFFE7F",
      INIT_49 => X"FFFFFFFFE2FFFFFFFFFFFFFFF947FFFFFFFFFFE83F91FFFFFFFFF5FFFFFFE07F",
      INIT_4A => X"FC01FFFFFFFFFFF80FE53FFFFFFFFF7FFFFFF81FC37FFFFFFFEA7FFFFFF01FC7",
      INIT_4B => X"FFFFFFE03F93FFFFFFFFF5FFFFFFE07F06FFFFFFFFFBFFFFFFFFFFFFFFD04FFF",
      INIT_4C => X"FFFFF81FCB7FFFFFFFEA7FFFFFF03FCBFFFFFFFFE2FFFFFFFFFFFFFFFA43FFFF",
      INIT_4D => X"06FFFFFFFFFBFFFFFFFFFFFFFFF10FFFFE40FFFFFFFFFFF81FE53FFFFFFFFF7F",
      INIT_4E => X"FFFFFFFFE2FFFFFFFFFFFFFFF003FFFFFFFFFFE03F97FFFFFFFFF5FFFFFFE07F",
      INIT_4F => X"FE80FFFFFFFFFFF81FA53FFFFFFFFF7FFFFFF81FC37FFFFFFFEA7FFFFFF03FC3",
      INIT_50 => X"FFFFFFE07E9FFFFFFFFFF5FFFFFFE07E06FFFFFFFFFBFFFFFFFFFFFFFFF18FFF",
      INIT_51 => X"FFFFF81F037FFFFFFFEA7FFFFFF03E47FFFFFFFFC2FFFFFFFFFFFFFFF003FFFF",
      INIT_52 => X"06FFFFFFFFFBFFFFFFFFFFFFFFF08FFFFE90FFFFFFFFFFF81FA53FFFFFFFFE7F",
      INIT_53 => X"FFFFFFFFC2FFFFFFFFFFFFFFF013FFFFFFFFFFE07E97FFFFFFFFF1FFFFFFE07E",
      INIT_54 => X"FE18FFFFFFFFFFF81FA47FFFFFFFFD7FFFFFF81F837FFFFFFFEA7FFFFFF03F43",
      INIT_55 => X"FFFFFFE07E07FFFFFFFFE5FFFFFFC07C06FFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_56 => X"FFFFF81F037FFFFFFFEA7FFFFFF03E03FFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_57 => X"06FFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEA8FFFFFFFFFFF81FA57FFFFFFFFD7F",
      INIT_58 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C11FFFFFFFFE5FFFFFFE078",
      INIT_59 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFD7FFFFFF01F037FFFFFFFEA7FFFFFF03E0B",
      INIT_5A => X"FFFFFFE07C01FFFFFFFFE1FFFFFFC17802FFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_5B => X"FFFFF05E0B7FFFFFFFEA7FFFFFF03E0BFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_5C => X"02FFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F10FFFFFFFFFC7F",
      INIT_5D => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C05FFFFFFFFE1FFFFFFC0F8",
      INIT_5E => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFD7FFFFFF01E0B7FFFFFFFEA7FFFFFF03E0B",
      INIT_5F => X"FFFFFFE07C07FFFFFFFFE5FFFFFFC07802FFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_60 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF03E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_61 => X"02FFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_62 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C07FFFFFFFFE1FFFFFFC178",
      INIT_63 => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFE03E0B7FFFFFFFEA7FFFFFF03E07",
      INIT_64 => X"FFFFFFE07C07FFFFFFFFE5FFFFFFC17802FFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_65 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF03E0BFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_66 => X"02FFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_67 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE0FC07FFFFFFFFE1FFFFFF80F8",
      INIT_68 => X"FEE8FFFFFFFFFFF83F00FFFFFFFFFF7FFFFFF05E0B7FFFFFFFEA7FFFFFF03E0B",
      INIT_69 => X"FFFFFFE07C11FFFFFFFFE5FFFFFFC17802FFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_6A => X"FFFFF01E0B7FFFFFFFEA7FFFFFF03E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_6B => X"02FFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F10FFFFFFFFFF7F",
      INIT_6C => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC0F8",
      INIT_6D => X"FEE8FFFFFFFFFFF83F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF03E0F",
      INIT_6E => X"FFFFFFE07C17FFFFFFFFE1FFFFFFC0782FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_6F => X"FFFFF01E0B7FFFFFFFEA7FFFFFF03E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_70 => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_71 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC178",
      INIT_72 => X"FEE8FFFFFFFFFFF83F00FFFFFFFFFF7FFFFFF03E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_73 => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_74 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF03E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_75 => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_76 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE1FFFFFFC1F8",
      INIT_77 => X"FEE8FFFFFFFFFFF83F00FFFFFFFFFF7FFFFFF07E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_78 => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_79 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_7A => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE1FFFFFFC1F8",
      INIT_7C => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_7D => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_7E => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_7F => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE1FFFFFFC1F8",
      INIT_01 => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_02 => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_03 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_04 => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_05 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC1F8",
      INIT_06 => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_07 => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_08 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_09 => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_0A => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC1F8",
      INIT_0B => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_0C => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_0D => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_0E => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_0F => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC1F8",
      INIT_10 => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_11 => X"FFFFFFE07C17FFFFFFFFE5FFFFFFC1F82FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_12 => X"FFFFF01E0B7FFFFFFFEA7FFFFFF07E0FFFFFFFFFE2FFFFFFFFFFFFFFF213FFFF",
      INIT_13 => X"2FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F00FFFFFFFFFF7F",
      INIT_14 => X"FFFFFFFFE2FFFFFFFFFFFFFFF213FFFFFFFFFFE07C17FFFFFFFFE5FFFFFFC1F8",
      INIT_15 => X"FEE8FFFFFFFFFFF81F00FFFFFFFFFF7FFFFFF01E0B7FFFFFFFEA7FFFFFF07E0F",
      INIT_16 => X"FFFFFFE07C125D65FF7EA5FFFFFFC1F804FFAD74BAE3FFFFFFFFFFFFFFF1CFFF",
      INIT_17 => X"FFFFF01E017BBF7EDE8A7FFFFFF07E0DFAC719F4C2FFFFFFFFFFFFFFF213FFFF",
      INIT_18 => X"000000000003FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F003DFFFBFF5B7F",
      INIT_19 => X"0000000002FFFFFFFFFFFFFFF213FFFFFFFFFFE07C100000000001FFFFFFC1F8",
      INIT_1A => X"FEE8FFFFFFFFFFF81F0000000000017FFFFFF01E0140000000087FFFFFF07E0C",
      INIT_1B => X"FFFFFFE07C100000000001FFFFFFC1F8000000000003FFFFFFFFFFFFFFF1CFFF",
      INIT_1C => X"FFFFF01E0000000000087FFFFFF07E080000000002FFFFFFFFFFFFFFF213FFFF",
      INIT_1D => X"0DFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0000000000017F",
      INIT_1E => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_1F => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFD7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_20 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_21 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_22 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_23 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_24 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_25 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_26 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_27 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_28 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_29 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_2A => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_2B => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_2C => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_2D => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_2E => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_2F => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_30 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_31 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_32 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_33 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_34 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_35 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_36 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_37 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_38 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_39 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_3A => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_3B => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_3C => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_3D => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_3E => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_3F => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_40 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_41 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_42 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_43 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_44 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_45 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_46 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_47 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_48 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_49 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_4A => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_4B => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_4C => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_4D => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_4E => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_4F => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_50 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_51 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_52 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_53 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_54 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_55 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_56 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_57 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_58 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_59 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_5A => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_5B => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_5C => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_5D => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_5E => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_5F => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_60 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_61 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_62 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_63 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_64 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_65 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_66 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_67 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_68 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_69 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_6A => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_6B => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_6C => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_6D => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_6E => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_6F => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_70 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_71 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_72 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_73 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_74 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_75 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_76 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_77 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_78 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_79 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_7A => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_7B => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_7C => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_7D => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_7E => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_7F => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal ena_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE0000F8C01E1FF8000001FE3FFFFFF1B8FFFFFFFFFFFC0",
      INITP_01 => X"0FFFFFFFFFE1FF87FFE1FFFFFFFC3C0F80F87FFFFC61FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"C1FFFFFFE3FFFFFF9B07FFFFFFFFFFC00000078600FFFFFFFFFF8000000007FF",
      INITP_03 => X"81D87FFFFC21FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0000FD801E1FF",
      INITP_04 => X"0000078600FFFFFFFFFFC000000007FF0FFFFFFFFFE1FF87FFE1FFFFFFFC3E0F",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE0001FF801E1FFE1FFFFFFE7FFFFFF8E000637FFFFFFC0",
      INITP_06 => X"0FFFFFFFFFE1FF0FFFE1FFFFFFFC3F0F83B87FFFFE31FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"E0FFFFFFE7FFFFFFCFFFC7FBFFF9FFC00000078600FFFFFFFFFFE1FFF87FFFFF",
      INITP_08 => X"877860003E11FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00033F001E17F",
      INITP_09 => X"0001878600FFFFFFFFFFE1FFF87FFEFF0FFFFFFFFFE1FC0FFFE1FFFFFFFC3F0F",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE00061C001E17FE0FFFFFFE00F0007EFFFC3FBFFF3FFC0",
      INITP_0B => X"0FFFFFFFFFE19C0001E18DFFFFFC3F0F8E7860003F19FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"E0FFFFFFE01F8003F7FFC3FBFFC7FFC00003C78600CFFFFFFFFFE1FFF87FFE7F",
      INITP_0D => X"8CF860C01F19FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000C1E001C17F",
      INITP_0E => X"0006C786038FFFFFFFFFE1FFF87FFC3F0FFFFFFFFFE1800001E181FFFFFC3F07",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE00180FFC3C17FF0FFFFFFE039FFFFFBFFC3F9FF87FFC0",
      INIT_00 => X"DFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99777777555555333333882244646464",
      INIT_01 => X"D7F7D7DF552033FF7BB7D7D73BDFFFFFFFFFFFFFFFDFBDDFFFFFFFBD9DBDFFDF",
      INIT_02 => X"33331122424411FFFF7B9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D7D",
      INIT_03 => X"5BD7D7F7F7F7F7D7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B5B7953BFF773333",
      INIT_04 => X"3BB7F7B77DDB44446464646464644435DFFF9DD7F7F7D73BBB77FFDDFFDFDFFF",
      INIT_05 => X"9999997777555555333333862244444464646464646464646464444479FFDFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFDFDFFF39D7F7D73BFD42442266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"114242644464442211FD3BBDFFF9D7D7F99DFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDFFF9DF7D7F7F7F7D7FF553333",
      INIT_0D => X"5B7D7D7D7D7D7D7D7D7D7DD7F7F7D7197D7D7B7B7B7B3B197BFFFFFFFFFFFFFF",
      INIT_0E => X"5B7D7D7D7D7D7D7D7D7D5BD7F7F7D77B7D7B7B7B7B5B197BFF8842444433FFFF",
      INIT_0F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBDFFFBD",
      INIT_10 => X"D7D7D7F7D7F7F7F7F7D7F9F9F9D7F7F7F9F9F9F9D77BFFFFFFFFFFFFDFDFFF7B",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7D7F7F7F7F7D7D7D7D7D7D7D7D7D7",
      INIT_12 => X"646464646464440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"6444646464646464646464646464646464646444889BDFFF5BD7F7F7D79D9742",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDBBBBDDFFDD99777777555555333333882244646464",
      INIT_15 => X"5BB7D75BFDCCFF9DD7D7D7D7D719393939393939393B7D1939195BFF5B7BFFDF",
      INIT_16 => X"3333112222CCBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FF7DD7F7F7F7D7197D7D7D7D7D7D7D7D7D7D7D7D7B7B7B7B5B1919FFBB335533",
      INIT_18 => X"DF19B719FFCA42646464646464446657DFFF7BD7F7F7D77D7777FFFFDFDFDFDF",
      INIT_19 => X"999999777755555533333386224444446464646464646464646422AADDFFDFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"DFDFDFDFFFBDD7F7F7D7FFCC222266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1142424464442211FF3BB7BDFFF9D7F7D75BFFDFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFDFFF9DD7F7F7F7D7FF773333",
      INIT_21 => X"FFFFFFFFFFFFDFDFDFFFFFF7F7F7D75BFFDFFFFFFFFFDFBDFFFFFFFFFFFFFFFF",
      INIT_22 => X"DFDFDFDFDFDFDFDFDFFF9DD7F7F7D7DFFFFFFFFFFFFFBDFF0E226464EFDFFFFF",
      INIT_23 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBDDDFDFDF",
      INIT_24 => X"F7F7F7F7D7F7F7F7F7D7F7F7F7F7D7D7B79595B5F9DFFFFFFFFFFFFFDFDFFF7B",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDF19D7F7F7F7F7D7F7F7F7F7F7F7F7F7",
      INIT_26 => X"646464646464440077FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"6464646464646464646464646464642222646444A89BDFFF5BD7F7F7D79D9742",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDDD9D39DFDD777777555555333333882244644464",
      INIT_29 => X"FFF9D7D7BFBD9DD7B7D7D7D7D7B59595B5B7B7B7B73BBDF795957DFFF719FFFF",
      INIT_2A => X"333311208899FFFFFFFFFFFFDFDDBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF",
      INIT_2B => X"DFFF39D7F7F7D73BFFDFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFDFBFBB55555533",
      INIT_2C => X"FFBD5BBF312264646464646464446679DFFF3BD7F7F7D79D3355FFFFDFDFDFDF",
      INIT_2D => X"9999997777555555333333882244644464646464646464644422EE995B7BFFDF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"1157DFDFDFFF39D7F7D79DB9222266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"11424264444411FF5B955BFFFFF9D7F7D77BDD11111111111111111111111111",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFDFDFFF19D7F7F7D7BDBB3333",
      INIT_35 => X"FFFFFFFFFFFFDFDFDFDFDFF7F7F7D75BFFDFFFFFFFFFFFDDFFDDFFFFFFFFFFFF",
      INIT_36 => X"DFDFDFDFDFDFDFDFDFFF9DD7F7F7D7BDFFDFFFFFFFFF9911226444CCBDFFFFDF",
      INIT_37 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDFDFDFDF",
      INIT_38 => X"9D9D9D9D39D7F7F7D77D9D9D9D9D9D7B5B3B3B19BDFFFF9DFFFFFFFFDFDFFF7B",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFFFDF19D7F7F7D7199D9D9D9D9D9D9D9D",
      INIT_3A => X"646464646464440055FFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"646464646464646464646464644422AAAA226444A89BDFFF5BD7F7F7D79D9742",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDFFDF5BF9B7DFDD777777555555333333882244646464",
      INIT_3D => X"FFBDD7D77DFFBD3B5B5B5B5B5B5B5B5B5B3BD7F7D719FF9D195BFFFF39D7FFFF",
      INIT_3E => X"33331120885555555555553357DFDD5533555555555555555555555577DFDFDF",
      INIT_3F => X"DFFFBDD7F7F7D7F9FFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFDFBB7755555533",
      INIT_40 => X"DFFFBD11424466646464646464448899DFFF19D7F7F7D7DFEE55FFFFFFDFDFDF",
      INIT_41 => X"99999977775555553333338622446444646464646464644422EEDD7BD7D79DFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"4288BBDFDFFFDFD7D7D7F9FF880066FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"114242444411FF5B9539FFFFFFF9D7F7D77D9920444444442220424444444444",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFDFDFFF7BD7F7F7D75BFD3333",
      INIT_49 => X"55555555555555BBDFFFDFF7F7F7D75BFF779BBDDFFF9B79FFFFFFFFFFFFFFFF",
      INIT_4A => X"BDBDBDBBBBBBBBDDDFFF7DD7F7F7D7BFBB99BBDDDFDDCC22446464EE55555555",
      INIT_4B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDBD",
      INIT_4C => X"FFFFFFFF5BD7F7F7D7FFFFFFFFFFFFFFFFFFFFDFFFFFBDF95BDFFFFFDFDFFF7B",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFDFF7F7F7D75BFFDFFFFFFFFFFFFF",
      INIT_4E => X"646464646464220099FF7D19DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"6464646464646464646464664422CC99BBAA4444A89BDFFF5BD7F7F7D79D9742",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFF7D19B7B79DFF77777777555555333333882244646466",
      INIT_51 => X"DFFF5BB719DFFFFFFFFFFFFFFFFFFFFFFFBDD7F7F7B7FFFFDFFFFFFF7BB79DFF",
      INIT_52 => X"33331122446666666666666655DFBF336664646464646464646464448857DFDF",
      INIT_53 => X"DFFFFFD7F7F7F7D7FFFFDFDFDFDFDFDFDFDFDDDDDFDFDFDFDFBB775577555533",
      INIT_54 => X"FFBDF10020222222444444646444A8BBDFFF19D7F7F7D7DFAA75FFFFFFFFDFDF",
      INIT_55 => X"999999777755555533333386224466446464646464644442EEFF7BD7D7D7F9BD",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"444411FFDFDFFF5BD7F7B7DF550066FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"1142222211FF7BB7D7DFFFDFFFF9D7F7D77DB9224444444266CC224444444444",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDFDFDFFFDFD7F7F7D719FF5533",
      INIT_5D => X"6664646666666635DFFFDFF7F7F7D75BDB66AAEE1133AC55FFFFFFFFFFFFFFFF",
      INIT_5E => X"77777777555533BDDFFF9DD7F7F7D7DF55AACC11351144646666646666666666",
      INIT_5F => X"D7F7F7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_60 => X"DFDFDFFF5BD7F7F7D7FFFFFFFFDFDFDFDFDFFFFFFFDF19D7B73BDFFFDFDFFF7B",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFF7D7F7D73BFFDDDFDFDFDFDFDF",
      INIT_62 => X"66666466642244EEFF7BD7B79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"64666666666666666666664444EEDD7B7DBB8844AA9BDFFF5BD7F7F7D79D9944",
      INIT_64 => X"FFFFFFFFFFFFFFFFDF5BD7D7D73BFFBB99777777555555333333882244666466",
      INIT_65 => X"DFFFFF3BB75BFFDFFFFFFFFFFFFFDFDFFFBDD7F7F7D7FFDFFFFFDFFFDFB73BFF",
      INIT_66 => X"333311222244444444424411FF1919BF33884464646464646464644444CCBDDF",
      INIT_67 => X"DFDFFFF9D7F7F7D7DFFFFFFFFFFFFFFFDDDDDDDDDDBDBDBDBD99777777555533",
      INIT_68 => X"DFBD11ECEECCAA8866442222222288BDDFFFF9D7F7D7F7FF6677FFFFFFFFFFDF",
      INIT_69 => X"9999997777555555333333862244666464646666664422EEFF7BD7D7F7F7D719",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"664486BBDFDFFFFFF9D7D73BFF4266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"112220CCFF7BB7B77DDDBDDFFFF9D7F7D77D99446666444455FFCC2244666666",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDDFDFDFFFF9D7F7F7F7FF7533",
      INIT_71 => X"2244882244444433DFFFDFF7F7F7D75BDB20424244420055FFFFFFFFFFFFFFFF",
      INIT_72 => X"99775555533333BDDFFF9DD7F7F7D7DF11224244644444666666664444444444",
      INIT_73 => X"D7F7F7D7BDDFDFDFDFDFDFDFDFDFDFBDFFFFFFFFFFFFFFDDDDDDDDBBBB999977",
      INIT_74 => X"DFDFDFFF5BD7F7F7D7FF775555DDDFDFDFDFDFFFFF3BD7F7F7B73BBDDFDFDF5B",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFDFF7F7F7D75BFFDFDFDFDFDFDFDF",
      INIT_76 => X"6666664422AA339D5BB7D7D719FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"666666666666666666664264EEFF7B955BDDAA44AA9BDFFF5BD7F7F7D79D9944",
      INIT_78 => X"FFFFFFFFFFFFFF9D19B7D7D7D7FFDD9999777777555555333333882244666466",
      INIT_79 => X"FFFFFFFF19B7DFDD779999999999BDDFFFBDD7F7F7D7FFFFDFDFDFDFFFB7F9FF",
      INIT_7A => X"3333112242646666444433FF5BB7B7199D99535555555555555555555333BBFF",
      INIT_7B => X"DFDFFF5BD7F7F7D77DFFFFFFFFFFFFFFDDDDDDDDBBBBBB999977777777555533",
      INIT_7C => X"3B7B7D9DBFDFBB995511ECCCCCCC11DFFFDFF7D7F7D7F9FF2275FFDDFFFFFFDF",
      INIT_7D => X"99999977775555553333338622446664646466664444EEFF5B95D7D7D7D7D7B7",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(34),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(34)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal ena_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0FFFFFFFFFE1800061E181FFFFFC3F8799F861E00F8DFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"F0FFFFFFE0307FFFFB03C3FDFE0FFFC0001D87860607FFFFFFFFE1FFF847F80E",
      INITP_02 => X"31B863B80FCDFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE003000FFFC37F",
      INITP_03 => X"003987860C07FFFFFFFFE1FFF847F0000001FFFFFFE1800071E181FFFFFC3F87",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE007FFC007C3FFF07FFFFFE06000003D83C3FDFC0FFFC0",
      INITP_05 => X"0FFBFFFF3FE18001D9E181FFFFFC3F87E338671FFFC7FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FC7FFFFFE0C07FF87F83C3FCF81FFFC0006307861C03FFFFFFFFE1FFF847FFFF",
      INITP_07 => X"E6786607F807FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00FFFFFE001FF",
      INITP_08 => X"00C607863E03FFFFFFFFE1FFF847FFFF0FFFFFFE1FE1FFF98FE1FFFFFFFC3FC3",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE01FFFFFFF8000FC7FFFFFE1F07FFFFF83C3FCF81FFFC0",
      INITP_0A => X"0FFFFFFC0FE1FFFF07E1FFFFFFFC3FC3C6386C000003FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"187FFF9FE3FC3FFFBFC3C3FCF83FFFC0018C07867F03FFFFFFFFE1FFF847FFFF",
      INITP_0C => X"8C387FFF87F3FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007FFFFFFC3C0",
      INITP_0D => X"070C07861F81FFFFFFFFE1FFF847FFFF0FFFFFF80000001E00000003FFFC3FE3",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE00003FFFF83FF387FFE7FE3FF1FFF1FE3C3FEF83FFFC0",
      INITP_0F => X"0FFFFFF80000003E00000007FFFC3FE118787FFF87F1FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"444222CEBDDFDFFF9DD7F7D7DF1142FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"0E20CAFF7DB7D739DD33BDDFFFF9D7F7D79D994466446611BD7BDFCC44444444",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDDDDFDFFF7BD7F7F7D7DFB933",
      INIT_05 => X"443399AA22646635DFFFDFF7F7F7D75BDB42666664220055FFFFFFFFFFFFFFFF",
      INIT_06 => X"FFDD7755555533BDDFFF9DD7F7F7D7DF33446664444466666666666666666644",
      INIT_07 => X"F7F7F7D719393939393939393939193BFFFFFFFFFFFFFFDDDDDDDDBBBB9999BB",
      INIT_08 => X"FFDFDFFF5BD7F7F7D7FFAA2222BBFFFFFFDFFFFF5BB7D7D7D7D7B7F9393939F9",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_0A => X"66664444CCDD9DF9B7D7F7F7F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"666466666666666666428833BD5B9519FFEE2244AA9BDFFF5BD7F7F7D79D9944",
      INIT_0C => X"FFFFFFFFFFFF9DF9B7F7F7D77BFF999999777777555555333333882244666666",
      INIT_0D => X"7B5BDFFFDFD73BDDAA888888888899DFFFBDD7F7F7D7DFFFFFDFDFDFFF19D7BF",
      INIT_0E => X"333311224266664444EFFF7DB7F7F7B7F97B7B7B7B7B7B7B7B7B7B7B7B7B7B7D",
      INIT_0F => X"DFDFFFBDB7D7F7D73BFFFFFFFFFFFFFFDDDDDDDDBBBBBB999977777577555533",
      INIT_10 => X"9595B7F9193B5B7B7B7B7B9D9DBFDFDFFFBDD7F7F7D719FF8697FFFFFFFFFFFF",
      INIT_11 => X"999999777755555533333388224466646666664444CCFFFFF7F9F9F7D7D7D7D7",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"AAAAAACC9BDFDFFFFF5BD7D73BFF44FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"EEAAFF9DB7D7F9FF11CCDFDFFFF9D7F7D77D9942446635FF19B53BDF11AAAAAA",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBDDFDFFFDFD7F7F7D75BFF31",
      INIT_19 => X"EEDF7DDDAA224435DFFFDFF7F7F7D75BDB22444444220055FFFFFFFFFFFFFFFF",
      INIT_1A => X"5B9DFF77333333BDDFFF9DD7F7F7D7DF31224444444444444444444444644444",
      INIT_1B => X"F7F7F7F9B7B7B7B7B7B7B7B7B7B7B79DFFFFFFFFFFFFFFDDDDDDDDBBBB99BBFF",
      INIT_1C => X"FFDFDFFF5BD7F7F7D7FFCA200099FFFFFFFFFF7B95D7D7D7D7D7D7B7B7B7B7D7",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_1E => X"664444EEFFDFB7D7F7F7F7F7D77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"646666666666664422A899BD19B7F9FF53226644AA9BDFFF5BD7F7F7D79D9944",
      INIT_20 => X"FFFFFFFFFFBDD7D7F7F7D7F9FFDD999999777777555555333333882244666666",
      INIT_21 => X"B5D7DFFFFF9DB7BD31204242424477DFFFDFD7F7F7D7DFFFFFDFDFDFFF7BB77B",
      INIT_22 => X"3333112242666444CCFF9DB7D7F7F7F7D7B5959595959595959595959595B5B7",
      INIT_23 => X"DFDFFFFFD7F7F7D7F9FFFFFFFFFFFFFFDDDDDDDDBBBBBB999999BB7777555533",
      INIT_24 => X"1919F9D7D7B7B595959595B7D7193B5B7B3BD7F7F7D719DF99FDFFFFFFFFFFFF",
      INIT_25 => X"9999997777555555333333882244666666666444AADFFFDFDFBD9D7B5B5B3B39",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"BFBFBFBFBDBDBDBDBDBDD7F7D7DF33FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"33BDBDD7D7D79D9920F1DFDFFFF9D7F7D77D99224433FF5BB7F7B73BBDBFBFBF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBDFDFDFFFF9D7F7D719FF33",
      INIT_2D => X"FF5BB79DFFAA4435DFFFDFF7F7F7D75BDB22646464422255FFFFFFFFFFFFFFFF",
      INIT_2E => X"B7D79DFD775333BDDFFF9DD7F7F7D7DF33446464646464646464646444444411",
      INIT_2F => X"D7F7F7D7395B5B3B3B3B391919F75BFFFFFFFFFFFFFFFFDDDDDDDDBBBBBDFF7B",
      INIT_30 => X"FFDFDFFF5BD7F7F7D7FFCC2200BBFFFFFFFFFF393B5B5B5B5B5B5B5B5B5B5B19",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_32 => X"6666AABBFFBDF9D7F7F7F7F7D7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"6666666666664422AADD9DF9B7D7BD9922446644AA9BDFFF5BD7F7F7D79D9744",
      INIT_34 => X"FFFFFFDFFFF7D7F7F7F7D79DFFBBBB9999777777555555333333882244666666",
      INIT_35 => X"D7BDFFDFDFFF5B7DFF426466646677DFFFFFD7F7F7D7DFFFFFFFDFDFFFBDD7F9",
      INIT_36 => X"3333112242644488BBFFF9B7D7D7F7F7D7191939393939393939191919F9F7D7",
      INIT_37 => X"BDDFDFFF9D5BD7F7D7DFFFFFFFFFFFFFDDDDDDDDBBBBBB99BBDDDFDB75555533",
      INIT_38 => X"FFFFDF9D9D5B3B39391919F9F7D7B7B795B7F7F7F7F7F7397D7D7D9D9D9DBDBD",
      INIT_39 => X"99999977775555553333338822446666666666AC99FFDFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"1919191919F9F9F9F9F9D7F7D75BFDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"BDDF19D7D73BDD864411DFDFFFF9D7F7D77D9922F1FF9D95D7D7D7B7F9191919",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBDDDFDFFF5BD7F7F7F7FF77",
      INIT_41 => X"9DB7D7B79DFF1199FFFFDFF7F7F7D75BFD11313131110EBBFFFFFFFFFFFFFFFF",
      INIT_42 => X"F7D7D79DFFB999FFFFFF9DD7F7F7D7DF9911313131313131313131311166F1FF",
      INIT_43 => X"D7F7F7D7FFFFFFFFFFFFFFFFDF9DFFFFFFFFFFFFFFFFFFDDDDDDDDBBBDFF9DB7",
      INIT_44 => X"FFDFDFFF7BD7F7F7D7FFEC2200BBFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_46 => X"66EEBBFFDFFFFFF9D7F7F7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"66666666664444AAFF9DD7D7D75BBB6644666644AA9BDFFF5BD7F7F7D79D9744",
      INIT_48 => X"FFFFDFFFDFB7F7F7F7D7F9FFDBBBBB9999777777555555333333882244666666",
      INIT_49 => X"7BBBDDDFDFBDDDDDDDCC4264666655DFDFFFD7D7F7D7BDFFFFFFDFDFFFDFD7D7",
      INIT_4A => X"3333112244446677FFFF7B19F9D7D7F7D75BFFFFFFFFFFFFFFFFFFFFFFDF9D5B",
      INIT_4B => X"191939DFFF9DD7F7D7BDFFFFFFFFFFFFDDDDDDDDBBBBBBBBDF7D19FF77555533",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFDFBD9D5B5B19F9F7F7F7F7D7B79595959595B7D7F9",
      INIT_4D => X"9999997777555555333333862244666666666655DDDDDFDFDFDFDFDFDFDFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"D7D7D7D7D7B7D7D7D7D7F7D7D7B7DFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FF19B7D7F9FF312264F1DFDFFFF9D7F7D77D97AAFFDFB7D7D7D7D7F7D7D7D7D7",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBBBDFDFFFDFD7F7F7D79DFF",
      INIT_55 => X"B7F7F7D7B55B9D9D9D9D5BD7F7F7D7199D9D9D9D9D9D9D9D9D9D9D9D9D9DDFFF",
      INIT_56 => X"F7F7D7B79D9D9D9D9D9D39D7F7F7D75B9D9D9D9D9D9D9D9D9D9D9DFFDD33FF9D",
      INIT_57 => X"D7F7F7D7DFDFBDBDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBFFBDB7D7",
      INIT_58 => X"FFDFDFFF7BD7F7F7D7FFEE2200BBFFDFDFBDBDDDDDDDDDDDDDDDDDBDDFBDFF7B",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_5A => X"6633BDFFDFDFFFBFD7D7F7F7F7D73BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"666666664444CEFF9D95D7D739DDCC2266666644AA9BDFFF5BD7F7F7D79D9944",
      INIT_5C => X"9DFFDFFFBDD7F7F7F7D79DFFBBBBBB9999777777555555333333882244666666",
      INIT_5D => X"99CC33DFDFDD7799DFFFAA44444433DFDFFFD7F7F7D7BDFFFFFFDFDFDFFFF9D7",
      INIT_5E => X"33331122426633FFDFFFFFFFFF5BF9D7D7D7BDFFDFDFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"B7B7D7DFDFB7F7F7D75BFFFFFFFFFFFFDDDDDDDDBBBBDDBD5B95F9FD99555533",
      INIT_60 => X"BDDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFF39D7F7F7D73B7B3B19F9F7F9D7D7B7",
      INIT_61 => X"99999977775555553333338622446664666666CCEF113357799999BBBBDDDDDD",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"19D7F7F7D75B9D7D7D7D9D19D7D73BFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"5BB7F7B7BF99226666F1DFDFFFF9D7F7D79D97BDFF7B7B7D7D7D7D7D7D7D7D9D",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBBBDFDFDFFF19D7F7D739FF",
      INIT_69 => X"D7D7D7D7D7B795959595B7D7D7D7D7B7959595959595959595B5B5B7B7B7DFFF",
      INIT_6A => X"D7D7D7D7B59595959595B7D7D7D7D7B79595959595959595B595B7FF97DDDFB7",
      INIT_6B => X"D7F7F7D7DFFFDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFDDDDDDDDFFBDD7B7D7",
      INIT_6C => X"FFDFDFFF7DD7F7F7D7DFEE2200BBFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFF7B",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_6E => X"6664EEBDDFDFDFFF7BD7F7F7F7F7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"666666444433DF5BB7F7D7F9FF33226666666666AA9BDFFF5BD7F7F7D79D9944",
      INIT_70 => X"19FFDFFFDFD7F7F7D7D7FFDDBBBBBB9999777777555555333333882244666666",
      INIT_71 => X"66226657DDDF99DF5B7BFFAA666633DFDFFFF7D7F7D79DFFFFFFDFDFDFFF5BD7",
      INIT_72 => X"3333112222CCDFFFDFDFDFDFFFFFFF19D7D7B7BDFFBDBBDDDDDDDFDFDFDFDF79",
      INIT_73 => X"D7F7FFFFFFF7D7F7D719FFFFFFFFFFFFDDDDDDBBDDFFBDF9953BFF9755555533",
      INIT_74 => X"55FFFF9BBBBBDDDDDFDFDFDFDFDFDFDFFFF9D7F7F7D7FFFFFFFFFFFFFFBD9D3B",
      INIT_75 => X"999999777755555533333388224466666666664442444444446668AACCEE1113",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"5BD7F7F7D7FFFFFFFFFFFFDFF9D7B7DFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"B7F7D73BDD6644666611DFDFFFF9D7F7D77DFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB99BDDFDFFF9DD7F7F7D77D",
      INIT_7D => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9D7D7D7D7BDFFFF",
      INIT_7E => X"F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9D7D7D7D7DFFFFFFF7BF7",
      INIT_7F => X"D7F7F7D7DFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDFFF39D7F9F9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(35),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal ena_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC3FFCFFE3FF8C7E0F3FE3FE787FFFC00E1807860F81FFFFFFFFE1FFF867FFFF",
      INITP_01 => X"18787FFF87F9FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00000E1FF83FF",
      INITP_02 => X"1C3007860FC0FFFFFFFFE1FFF867FFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC3FE0",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE00001B00787FFFC3FF9FFE03FC4000E1FC3FE7C7FFFC0",
      INITP_04 => X"0FFFFFFFFFFFFFE3FFFFFFFFFFFC3FF030787FFF87FCFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FC3FF1FFE00FF260180003FF7C7FFFC03060078607E0FFFFFFFFE1FFF867FFFF",
      INITP_06 => X"60386007847E7FFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000031003867F",
      INITP_07 => X"6060078603E07FFFFFFFE1FFF867FFFF0FFFFFFFFFFFFFC1FFFFFFFFFFFC3FF0",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE000061807867FFE1FE3FFE007FBE03C1FC3FF3FFFFFC0",
      INITP_09 => X"0FFFFFFFFFCFFF80EFFFFFFFFFFC3FF040786007847F7FFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FE1F87FFE003FC207E1FE3FF3FFFFFC0C0C0078603F07FFFFFFFE1FFF867FFFF",
      INITP_0B => X"40786007843FBFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0000C0807867F",
      INITP_0C => X"8080078601F83FFFFFFFE1FFF867FFFF0FFFFFFFFF8003C0600001FFFFFC3FF0",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE000180C07847FFE1F0FFFE000FC607E1FE3FF3FFFFFC1",
      INITP_0E => X"0FFFFFFFFF800FC0380001FFFFFC3FE060786007841FFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FF0E1FFFE00070603E1FE1FF1FFFFFC30180078600F83FFFFFFFE1FFF867FFFF",
      INIT_00 => X"FFDFDFFF9DD7F7F7D7DF0F2200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_02 => X"666444EEBDDFDFFFFFF9D7F7F7F7D79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"6666444477DF3BB7F7D7D7DF9922666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_04 => X"B7FFDFDFFFD7D7F7D73BFFDDBBBBBB9999777777555555333333882244666666",
      INIT_05 => X"4466448855DDDF3BB7B7BDFFB9B9DDFFFFFF19D7F7D77BFFFFFFFFDFDFFF9DD7",
      INIT_06 => X"3333112242AA35779BDDFFDFDFDFFFFF7BD7B7F7DF99CCCEEE11355799BBBBAA",
      INIT_07 => X"DFDFFFDFFF39D7F7D7F7DFFFFFFFFFFFDDDDDDDDFFBDD7B53BFFBB5577555533",
      INIT_08 => X"77BDFFEE88CCEE11355777999BBDDFDFFFD7F7F7D7F7FFFFDFDFDFDFFFFFFFFF",
      INIT_09 => X"9999997777555555333333882244666666666666666666664444444444222266",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"5BD7F7D7F7DFFFDFDFDFDFFFBDD7D73BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"F7D7D7FF112266666611DFDFFFF9D7F7D77DFFDFDFDFDFDFDFDFDFDFDFDFBDFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB99BBDFDFDFFFD7D7F7D7B7",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9D395BFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9D197BFFDFBFDFDFFF",
      INIT_13 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFFFFFFFFF",
      INIT_14 => X"FFDFDFFF9DD7F7F7D7DF112200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_16 => X"6666664411DFDFDFFFBDB7F7F7F7D7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"66444477BF19B7F7F7D75BBB4444666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_18 => X"D7BDFFDFFF19D7D7B79DFFBBBBBBBB9999777777555555333333882244666666",
      INIT_19 => X"6666444433BF19B7F7F7B77D9D9D9D7B7B7DF7F7F7D75BFFFFFFFFDFDFFFDFD7",
      INIT_1A => X"333311224244224488EE99DDFFDFDFDFFFDFD7B7F9DFEC222266664266AA8844",
      INIT_1B => X"FFFFDFDFFF9DD7F7F7D79DFFFFFFFFFFDDDDDDDF7DB7B719FFDD777777555533",
      INIT_1C => X"BD959DB900444422224444668811DDFFFFD7F7F7D719FFBDDDDFDFDFDFDFDFDF",
      INIT_1D => X"99999977775555553333338822446666666666666666666666666666664488DD",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"5BD7F7F7D7DFDD9BDDDFDFDFFF9DB7B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"F7D7BFBB006666666611DFDFFFF9D7F7D77DFF9B9B9B9B9B9B9B9B9B9BDDDFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB999BDDDFDFFF5BD7F7F7F9",
      INIT_25 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD7D7D739FF",
      INIT_27 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDFDFDFDFDFDFDF",
      INIT_28 => X"FFDFDFFF9DD7F7F7D7BF532000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_2A => X"666666646457FFDFDFFF3BD7F7F7F7B79DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"4466DDDFD7B7F7F7D719FFA84466666666666666AABBDFFF5BD7F7F7D79D9744",
      INIT_2C => X"D75BFFDFFFFFF9B7F9FFDDDDBBBBBB9999777777555555333333882244666666",
      INIT_2D => X"66644455FFF9B7F7F7F7D795959595959595D7F7F7D75BFFFFFFFFDFDFDFFF19",
      INIT_2E => X"3333112242666666442244EEBBFFDFDFDFFFFF19B5F9DFCCCCFDFF6444444466",
      INIT_2F => X"DFDFDFDFDFFFD7D7F7D739FFFFFFFFFFDDFFDF3B95D7F7FFDD77977777555533",
      INIT_30 => X"B7D7F9FFCC4466666666444422CEDFFFBDD7F7F7D73BFFAACCBBFFDFDFDFDFDF",
      INIT_31 => X"999999777755555533333388224466666666666666666666666666664466FFDF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"5BD7F7F7F7DFEC44EEDDDFDFDFFF7DB7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"D75BDD446666666666F1DFDFFFF9D7F7D79D772244444444444444448A9BDFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999BBDFDFFFFFD7F7F7F7",
      INIT_39 => X"FFDFBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFFFDFDFDFDFDFFFFFFFFF",
      INIT_3A => X"DFDFDFDFDFDFDFDFDFDFDDDDDDDDDDDDDDDFDFDFDFDFDDDFFF9D95D7D7D7B75B",
      INIT_3B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFDFDFDFDFDFDFDF",
      INIT_3C => X"FFDFDFFFBDD7F7F7D7BF552000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_3E => X"6666666664AABDDFDFFFFFD7D7F7F7D7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"66FFDFD7D7F7F7D7D7FF77226666666666666666AA9BDFFF5BD7F7F7D79D9944",
      INIT_40 => X"D7F7FFDFDFFFFF9DFFFFDDDDBBBBBB9999777777555555333333882244666644",
      INIT_41 => X"666633DFFFBDD7D7F7F7D719191919191939F7F7F7D739FFFFFFFFDFDFDFFF39",
      INIT_42 => X"3333112244666666666664428857DDFFDFDFFFFF9DB73BDFDFDFDD6666666666",
      INIT_43 => X"FFFFDFDFDFFF19D7F7D7F7FFFFFFFFDDFFDF19B7D7F9FFFF9977977777555533",
      INIT_44 => X"D7F7D7BFDB226666666666666633DFFF9DD7F7F7D77DDB000077FFFFFFDFDFDF",
      INIT_45 => X"9999997777555555333333882244666666666666666666666666664466FFDFD7",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"5BD7F7F7F7DFEC444411DFDFDFDFFF3BB77BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"F7FFEE22666666666611DFDFFFF9D7F7D79D77426464646464646444A89BDFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB999999DFDFDFFFD7F7F7D7",
      INIT_4D => X"7BFF13EE11111111111111111111111111111111133355BDDFDFDFFFFFFFFFFF",
      INIT_4E => X"BB9B9999997977777713EEF11111111111113557999BDFFF7D95D7F7F7F7F7B7",
      INIT_4F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBDBDBBBBBB",
      INIT_50 => X"FFDFDFFFBDD7F7F7D79D752000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_52 => X"66666666666613FFDFDFFFBDD7F7F7F7D7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFDFB7D7F7F7F7B7BFDD22666666666666666666AA9BDFFF5BD7F7F7D79D9744",
      INIT_54 => X"D7B7DFFFDFDFFFFFFFDDDDDDBBBBBB9999777777555555333333882244664466",
      INIT_55 => X"6611FFDFDFFFBDD7F7D7F9FFFFFFFFFFFFFF3BD7F7D719FFFFFFFFFFDFDFFF9D",
      INIT_56 => X"333311224266666666666666444411DDFFDFBFDFFFFF95F9B7F9DD6666666666",
      INIT_57 => X"FFFFDFDFDFFF7BD7F7F7D7DFFFFFDFFFDFF9B7D7D7FFFF999997977777555533",
      INIT_58 => X"F7F7D7F7FF886466666666666657DFFF5BD7F7F7D7BF55220077FFFFFFFFFFFF",
      INIT_59 => X"99999977775555553333338622446666666666666666666666664486FFDFD7D7",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"5BD7F7F7F7DFEE66664455FFDFDFDFFF1995FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"F9FF8644666666666611DFDFFFF9D7F7D79D97446666646666666666AABBDFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB999977DDDFFF7BD7F7F7D7",
      INIT_61 => X"B57DFF660042424242424242424242424242424242000053FFFFFFFFFFFFFFFF",
      INIT_62 => X"777755553333111131660020444242424422222222CCDDFFFFFFD7D7D7F7F7F7",
      INIT_63 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDBDBBBBB999997",
      INIT_64 => X"FFDFDFFFDFD7F7F7D79D772000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_66 => X"666666666666449BDFDFDFFF3BD7F7F7D7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"DFB7D7F7F7F7D7F9FF8844666666666666666666AA9BDFFF5BD7F7F7D79D9944",
      INIT_68 => X"B7D75BFFDFDFDFDDDDDDDDDDBBBBBB99997777775555553333338822446466FF",
      INIT_69 => X"6633FFDFDFDFFFF9D7D7F7FFFFDFDFDFDFFF5BD7F7D719FFFFFFFFFFDFDFFFDF",
      INIT_6A => X"333311224266666666666666666442CCBDFFFFFFDF7BD7D7D75BBB6666666666",
      INIT_6B => X"FFFFFFDFDFFFFFB7F7F7D77BFFFFFFDFD7B7F795DFFF99999997977777555533",
      INIT_6C => X"F7F7F7D7BFDD446666666666669BDFFF3BD7F7F7B7FFEC220077FFFFFFFFFFFF",
      INIT_6D => X"999999777755555533333386224466666666666666666666666466FFFF95D7F9",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"5BD7F7F7F7DFEE6466644479FFDFDFFFFF5BDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"D77DFF20666666666611DFDFFFF9D7F7D79D97446644644266666666AABBDFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999779BFFBF95F7F7F7F7",
      INIT_75 => X"F7955BFF3122666666666666666666666666666666420055FFFFFFFFFFFFFFFF",
      INIT_76 => X"997777555555333333882244666666666666666613FFDFFFFF7BB5D7B7D7F7F7",
      INIT_77 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_78 => X"FFDFDFFFFFD7F7F7D77DB92000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_7A => X"6666666666662288DFDFDFFFFFF7D7F7F7B7BDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"95D7F7F7F7D7B7FF332266666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_7C => X"F9D7F9FFFFDFDFFFDDDDDDDDBBBBBB999977777755555533333388224266FFFF",
      INIT_7D => X"664411DFDFDFFFF9F7F7D7FFFFFFFFDFDFFF7BD7F7D7F9FFFFFFFFFFDFDFDFFF",
      INIT_7E => X"333311224266666666666666666666224455FF9D53B7F9F7D77DB96666666666",
      INIT_7F => X"FFFFFFDFDFDFFF19D7F7D7F9FFFFFFD7D7F7B7BDFFBBBB999997977777555533",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(36),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal ena_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"20786307840FFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0003C0407047F",
      INITP_01 => X"0300078600FC1FFFFFFBE1FFF867FFFF0FFFFFFFFF8007381C0001FFFFFC3FC0",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE0007E06070C7FFF0C3FFFE00078601E19E1FF9FFFFFC6",
      INITP_03 => X"0FFFFFFFFF800E7C060001FFFFFC3FC0307867878407FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FF0C3FFFE001F8601E11E1FF9FFFFFCC0200078600FE1FFFFFF9E1FFF867FFFF",
      INITP_05 => X"10786CC78403FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0007F03070C7F",
      INITP_06 => X"0600078600FE0FFFFFF061FFF87FFFFF0FFFFFFFFF8038FE030001FFFFFC3F86",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE0003F830F0C7FFF007FFFE008F8601E19E1FF8FFFFFCC",
      INITP_08 => X"0FFFFFFFFF80E1FF81C001FFFFFC3F071878787F87FFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FF80FFFFE01C78600F19E1FF8FFFFFF80C00078600FF0FFFFFE020FFF83FFFFF",
      INITP_0A => X"0878703F07FFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0001F818F087F",
      INITP_0B => X"0C00078600FF87FFFFC000000000001F0FFFFFFFFF87833FC06001FFFFFC3F0F",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE0000FC0CF087FFF81FFFFE03738600F19F1FF8FFFFFF0",
      INITP_0D => X"0FFFFFFFFFFE0E1CF03801FFFFFC3E0F8C7860000000FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFC3FFFFE063F87FFF19F1FFC7FFFFF01800078600FFC3FFFF8000000000003F",
      INITP_0F => X"8478EFFF0381FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00007E0CE187F",
      INIT_00 => X"F7F7F7D7B7FFCC446666666686BDDFFFF7D7F7F7D7FFAA220077FFFFFFFFFFFF",
      INIT_01 => X"999999777755555533333388224466666666666666666666666699FFFF3BB7D7",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"5BD7F7F7F7DFEE666666668679FFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"D7F9FFAA666666666611DFDFFFF9D7F7D79D97444466FFDD22646666AABBDFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB999999FFFFD7F7F7F7D7F7",
      INIT_09 => X"F7F7B73BFF99224466666666666666666666666666442255FFFDFFFFFFFFFFFF",
      INIT_0A => X"99777755555533333388224466666666666666448ABBFFFFD7757BFF7BB7D7F7",
      INIT_0B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_0C => X"FFDFDFDFFFD7F7F7D77BBB0000BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF919FFFFDFDFF7F7F7D75BFFFFFFFFFFFFFFFF",
      INIT_0E => X"666666666666440099DFDFDFFFDFB7F7F7D7F9FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"D7F7F7F7F7B79DFF226666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_10 => X"39D7D7DFFFFFFFFFDDDDDDDDBBBBBB9999777777555533333333880044DDFFB7",
      INIT_11 => X"66664435DFDFFFF9D7F7D7FF11AACCBBDFFF9DD7F7F7F9DFFFFFFFFFDFDFDFFF",
      INIT_12 => X"33331122426666666666666666666686CC77DFFFBDD7F7F7D77DB96666666666",
      INIT_13 => X"FFFFFFDFDFDFFF7BD7F7F7B7FFFFF9D7F7D73BFFBBBBBB999997977777555533",
      INIT_14 => X"D7F7F7F7D75BFF4466666666AABDDFFFD7F7F7D719FF88420077FFFFFFFFFFFF",
      INIT_15 => X"9999997777555555333333862244666666666666666666668879FFDFDFFF9DB7",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"5BD7F7F7F7DFEE66666686668899FFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"F7D7BFDB426666666611DFDFFFF9D7F7D79D974244FFBFFFDD446666AABBDFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999BDFF19D7F7F7D7B7F7",
      INIT_1D => X"F7F7F7B7F7FFFD4442866666666666666666666666422255FFFDFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822446666666686440066DBFF7BB7955BFFFFFFDFB7D7",
      INIT_1F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_20 => X"FFDFBDDFFFD7F7F7D75BDB000099FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFF3BB7B719FFFFDFF7F7F7D73BFFFFFFFFFFFFFFFF",
      INIT_22 => X"666666666666440077FFDFDFDFFF5BD7F7F7B79DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"F7F7F7F7D7F9FFAA666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_24 => X"7BD7D77BFFFFFFFFDDDDDDDDBBBBBB9999777777555555333333880079FFF9D7",
      INIT_25 => X"66666611DFDFFFF9D7F7D7FFEE426699DFFFBDD7F7F7D7DFFFFFFFFFFFDFDFFF",
      INIT_26 => X"33331122426666666666664422646635FFFFDFDFFFF9D7F7D77D996666666666",
      INIT_27 => X"FFFFFFFFDFDFFFFFB7F7F7D75B3BB7F7D7F9FFDDBBBBBB999997977777555533",
      INIT_28 => X"B7F7F7F7F7B7FF7544666666EEDFFFBDD7F7F7D77DBB44440077FFFFFFFFFFFF",
      INIT_29 => X"999999777755555533333388224466666666666666666666EEFFFFDFDFDFFF9D",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"5BD7F7F7F7DF880000000000000035DFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"F7D7D7FF666666666611DFDFFFF9D7F7D79D7744FFFF9595FFFF00004479DFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB99BBFFDFB7F7F7D73BFFB7",
      INIT_31 => X"95F7F9F7D795FFFFCC006666666666666666666666442255FFFFFFFFFFFFFFFF",
      INIT_32 => X"997777555555333333882244886666220044DBFFFFD795755BFFDFBDDFFFFFD7",
      INIT_33 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_34 => X"FFFFFFFFFFD7F7F7D75BFFB9B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7B",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFF7BB5F7F7B7D7FFFFF7D7F7D75BFFFFFFFFFFFFFFFF",
      INIT_36 => X"666666666666440077FFDFDFDFDFFFD7D7F7F7D7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"F7F7F7F7B5FFBB22666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_38 => X"DFD7D7F9FFFFFFFFDDDDDDDDBBBBBB999977777755553533333366F1FF19B7F9",
      INIT_39 => X"66666611DFDFFFF9D7F7D7DF33646699DFFFDFF7F7F7D7BDFFFFFFFFFFDFDFFF",
      INIT_3A => X"3333112242666666666642CCFF4422AA99FFDFDFFFF9D7F7D79D976466666666",
      INIT_3B => X"FFFFFFFFDFDFDFFFF9D7F7F9B7B7F7F7B7FFFFBBBBBBBB999997977777555533",
      INIT_3C => X"5BB7F7F7F7D719FF4666666633DFFF9DD7F7F7D79D9944440077FFFFFFFFFFFF",
      INIT_3D => X"99999977775555553333338622448666666666666666666666AABBFFDFDFDFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"7BD7F7D7F7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"D7F7D7BFBB4466666611DFDFFFF9D7F7D79D77FFFF95D7D795DFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9BFFFF95F7F7F7B7FFFF19",
      INIT_45 => X"DF95D7F7F9D7753BFFFD2222666666666666666666442255FFFDFFFFFFFFFFFF",
      INIT_46 => X"997777555555333333882244440000ECFFFFFFB795D795DFFFBDFFFFDFBDFFFF",
      INIT_47 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_48 => X"7D7D7D7D7BD7F7F7D7F97DBFBF9D7D7D7D7D7D7D7D7D7D7D7D7D5B9DFFDFFF7B",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFF7BB5F7F7F7F7D7D75BD7F7F7F7F99D7D7D7D7D7D7D7D",
      INIT_4A => X"666666666666440077FFDDDFDFDFFFFFB7F7F7D739FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"F7F7F7D75BFF4466666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_4C => X"FFB7F7D7DFFFFFFFDDDDDDDDBBBBBB999977777755555533331133FF9DB7F7F7",
      INIT_4D => X"686666F1DFDFFF19D7F7D7BF55664477DFDFFFF9D7F7D77DFFFFFFFFFFDFDFDF",
      INIT_4E => X"3333112242666666664466FFFFFFCC004433DFDFFFF9D7F7D77D996666686868",
      INIT_4F => X"FFFFFFFFDFDFDFFF9DD7F7F7F9F9F795FFFFDBDDBBBBBB999997977777555533",
      INIT_50 => X"FFF7D7F7F7F7B7BDFF22666655DFFF3BD7F7F7D7FFEE66440077FFFFFFFFFFFF",
      INIT_51 => X"99999977775555553333338622446666666666666666666666444455FFDFDFDF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"D7F7F7F7D7197D7D7D7D7D7D7D7D5D5B39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"B7F7F7D7FF8866666611DFDFFFF9D7F7D77DFFFFD7D7F7F9F7B73B7D5D5B5B5B",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBDDFF5BD7F7F7D739FFFFFF",
      INIT_59 => X"FFFFD7B7D7F7F7B7D7FFFFEE006666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_5A => X"997777555555333333440000AA97FFFF9FB7B7D7B7B7FFFFEE44139BFFFFFF5B",
      INIT_5B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_5C => X"95B7B7B795F7F7F7F7D7B595959595959595959595B7B7B7B795B7FFDFDFFF7B",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFBD95D7D7D7D7D7D7B7B7D7D7D7D7B79595959595959595",
      INIT_5E => X"666666666666440077FFFDDFDFDFDFFF9DB7F7F7D7DFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"F7F7F7B7FF114466666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_60 => X"FFF9D7D75BFFFFFFDDDDDDDDBBBBBB9999777777555555333355FFFFB7F7F7F7",
      INIT_61 => X"0000008ABDBFFF19D7F7D79D77646433DFDFFF19D7F7D73BFFFFFFFFFFDFDFDF",
      INIT_62 => X"333311224266666666CCFF7D953BFF3300AADDDFFFF9D7F7D79D750000000000",
      INIT_63 => X"FFFFFFFFFFDFDFDFFFF9D7F7F7F7D79DFFDDDDDDBBBBBB999997977777555533",
      INIT_64 => X"FFFFD7D7F7F7D7B7FF3344889BDFFF19D7F7F7D7FF6666440077FFFFFFFFFFFF",
      INIT_65 => X"9999997777555555333333862264866666666666666666666666666655FFDFDF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"D7F7F7F7F7B7959595B5B7B7D7B7D7959DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"39D7F7B7BFBB44666611DFDFFFF9D7F7B75BFFF7B5B7B7B7B7B7959595959595",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBDFFFFB7F7F7F7B7DFFFDFFF",
      INIT_6D => X"DFFFFF7BB7D7F9F7D7B57DFFFD4422666866666686442255FFFFFFFFFFFFFFFF",
      INIT_6E => X"997777553311110F110EB9FFFFFF19B7B7D7D79519FFFFCE442244FDFF7BB7B5",
      INIT_6F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99B999",
      INIT_70 => X"F9D7F7D7F9D7F7F7F7D7D7F9F9F9F9F9F9F9F7D7B7B7B7B5B7B7FFFFDFDFFF7B",
      INIT_71 => X"FFFFFFFFFFFFFFFFDFB7F7F9F9F9F9F9F9F9F7F9F9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_72 => X"666666666686440077FFFDFFDFDFDFDFFF3BB7F7D7D7FFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"F7F7D77DFF446666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_74 => X"FF7BD7D7D7FFFFFFDDDDDDDDBBBBBB99997777775555553333BDFF5BD7F7F7F7",
      INIT_75 => X"B9B9B9DBFFFFFF5BD7F7D79D99664411DFDFFF39D7F7D719FFFFFFFFFFDFDFDF",
      INIT_76 => X"3333112242666664ACFFFFB7D7B719FFDBDBFFFFFFF9D7F7D7BDFF99B9B9B9B9",
      INIT_77 => X"FFFFFFFFFFDFDFDFFF39D7F7F7D719FFDDDDDDDDBBBBBB999997977777555533",
      INIT_78 => X"DFFFBDB7F7F7F7D719FF8888DDFFFFD7F7F7D739FF6666440077FFDDFFFFFFFF",
      INIT_79 => X"99999977775555553333338622448666666666666666666666666666669BFFDF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"D7F7F7F7D7F9391919F9D7957595953BFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFB7F7D7F9FFCC666611DFDFFFF9D7D719FFBDF9191919191919191919191919",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(37),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(37)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal ena_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1000078600FFC3FFFFFFFFFFDC3FFFFF0FFFFFFFFFF01C31FC0E01FFFFFC3E0F",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE00003F06E187FFF81FFFFE0C0F87FFF18F0FFC7FFFFE0",
      INITP_02 => X"0FFFFFFFFF0078E1FE0381FFFFFC3C1FC678FFFF87FFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FF01FFFFE18000000718F0FFC7FFFFE03000078600FFE1FFFFFFFFFFDC3FFFFF",
      INITP_04 => X"E3787FFF87FFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00001F83E187F",
      INITP_05 => X"2000078600FFF1FFFFFFFFFF9C3FFFFF0FFFFFFFC000F1C3FF81E1FFFFFC3C1F",
      INITP_06 => X"FC01FFFFFFFFFFFFFFE00001F83C107FFE01FFFFE38000000F18F0FFC3FFFFE0",
      INITP_07 => X"0FFFFFF00003C3827FE079FFFFFC383FE3787FFF87FDFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FC10FFFFE3FFF87FFF18F0FFE1FFFFE06000078600FFF8FFFFFFFFFFBC37FFFF",
      INITP_09 => X"F1B8600786FDFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00000FC1C307F",
      INITP_0A => X"4000078600FFFC7FFFFFFFFF3C17FFFF0FFFFF80001F83061FF81DFFFFFC383F",
      INITP_0B => X"FC01FFFFFFFFFFFFFFE000007E0C307FF838FFFFE7FFF87FFF18F8FFE0FFFFE0",
      INITP_0C => X"0FFFFFE0007E070407FF07FFFFFC387FF9F860078401FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"F0387FFFEFFFF87FEF08F87FE001FFE0C000078600FFFE3FFFFFFFFF3E17FFFF",
      INITP_0E => X"FCF860078401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE000003F00207F",
      INITP_0F => X"C000078600FFFF3FFFFFFFFE7E1FCFFF0FFFFFF003F80F0C01FFC1FFFFFC387F",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDDDDFF19D7F7F7D7D7FFDFDFFF",
      INIT_01 => X"FFBDDFFFFF1995D7F7F7B7D7DFDD55000266888886442255FFFFFFFFFFFFFFFF",
      INIT_02 => X"5535335577DBFDFFFFFFDF3BB7B5D7D7F7B795BDFFFFAA4400ECDDDFD7B7B7BD",
      INIT_03 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999977",
      INIT_04 => X"FFDFB77BFF7BD7F7F7D7FFFFFFFFFFFFFFFFFFFFFFFFFFDF7BBDFFFFDFDFFF7B",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"666666666666440077FFDDFFFFDFDFDFFFFFD7D7F7D77DFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"F7F7D7FFCC666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_08 => X"FFBDD7F7B7DFFFDDDDDDDDDDBBBBBB99997777775555553399FFFFF9D7F7F7F7",
      INIT_09 => X"DFDFDFBF9D9DFF5BD7F7D77BBB4444EEDFDFFF5BD7F7D7F9FFFFFFFFFFFFDFDF",
      INIT_0A => X"3333112242666666FFFFD7D7F9F7D7F7BFBF9D9D7DD7F7F7D739BFDFDFDFDFDF",
      INIT_0B => X"FFFFFFFFFFDFDFFF5BD7F7F7F7F7F9FFDDDDDDDDBBBBBB999997977777555533",
      INIT_0C => X"DFDFFF5BB7F9F7F7B7BFDDAADFFFBDD7F7F7D79D976666440077FFFFFFFFFFFF",
      INIT_0D => X"99999977775555553333338622648866666666666666666666666666668ABDFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"7BD7F7D7F7FFFFFFFFFFFFDFDFDF9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FF9DB7F7D77DDD226611DFDFFFF9D7D77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDFFFDFD7F7F7F7D7BDFFDDDFDF",
      INIT_15 => X"FFDFDFDFFFFFDFD795D7F7D7B7D7FFDD5322226688442255FFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFDF9D19B7B7B7D7D7F7F7D7953BDFFF7988442277FF19B7D7D7F9FF",
      INIT_17 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBBBBBBDBBBDDFD",
      INIT_18 => X"FF19B7BDFF9DD7F7F7D7BFFFDFDFDFDFDFDFDFDFDFDFFFFFFFFFFFFFDFDFFF7B",
      INIT_19 => X"FFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFBD",
      INIT_1A => X"666666666686440077FFDDFFFFDFDFDFDFFFDFD7D7F7B7FFFFFFFFFFFFFFFFFF",
      INIT_1B => X"F7D79DFD22666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_1C => X"DFFFD7F7D73BFFFDDDDDDDDDBBBBBB999977777755555355DFFFFFD7F7F7F7F7",
      INIT_1D => X"B7B7D7B795DFFF7BD7F7D75BFD4444AADDDFFFBDD7F7F7F7DFFFFFFFFFFFDFDF",
      INIT_1E => X"33331122426644BBFFD7B7D7D7D7D7B7B7B7B7B7B7F7F7F7F7D7B7B7B7B7B7B7",
      INIT_1F => X"FFFFFFFFFFFFFF5BB7F7F7F9F7F7D79DFFDDDDDDBBBBBB999997977777555533",
      INIT_20 => X"DFDFDFFF19D7F7F7D7D7FFDDBDFF3BD7F7F7D7FF316666440077FFDDFFFFFFFF",
      INIT_21 => X"999999777755555533333386226486666666666666666666666666666666EEDF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"5BD7F7F7D7DFFFDFDFDFDFDFDFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"DFFF39D7D7F7FF114411DFDFFFF9D7F7D77BFFDFDFDFDFDFDFDFDFDFDFDFDFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDFFF39D7F7F7F7D7FF77BBDFDF",
      INIT_29 => X"57FFFFDFDFDFFFDF9DD7B7D7D7D7D73BFFBB114422222255FFFFFFFFFFFFFFFF",
      INIT_2A => X"7D5BF9D7D7D7D7D7D7D7D7F7F7D7B7F9DFFFFF3388444455FF19D7D7F7B7DF99",
      INIT_2B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDF",
      INIT_2C => X"FFB7F9FFFFDFD7F7F7D79DFFFFDFDFDFDFDFDFDFDFDFDFDFDFFFFFFFDFDFFF7B",
      INIT_2D => X"FFFFFFFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFFF",
      INIT_2E => X"666666668686440077FFDDFFFFFFDFDFDFDFFFDFD7D7D719FFFFFFFFFFFFFFFF",
      INIT_2F => X"D7F9FFCC66666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_30 => X"DFFFF9D7F7D7DFFFDDDDDDBBBBBB99999977777755553577DFFFBDD7F7F7F7F7",
      INIT_31 => X"B795B7B79DFFFF9DD7F7D73BFF444486BBDFFFFFD7F7F7D7BDFFFFFFFFFFDFDF",
      INIT_32 => X"33331122426435FF3BD7F7F7F7F7F7F7F7F7F7F7D7D7F7F7F7D7F7D7D7D7D7D7",
      INIT_33 => X"FFFFFFFFFFFF7BB7D7F7F7B7D7F7D719FFDDDDDDBBBBBB999997977777555533",
      INIT_34 => X"FFDFDFFFFFD7D7F7F7D719FFFFFFF9D7F7D7F9FF886666440077FFFFFFFFFFFF",
      INIT_35 => X"9999997777555555333333862264866666666666666666666666666666666633",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"5BD7F7F7D7DFFFFFFFFFFFFFFFDFCCFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"DFFFDFD7F7D75BDD2211DFDFFFF9D7F7D77DFFDFFFFFFFFFFFFFFFFFDFDFDFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFFFD7F7F7F7D75BFF3377DFDF",
      INIT_3D => X"6611BDFFFFDFDFDFFFDF7DD7B7D7D7D7D75BDDBB31000055FFFFFFFFFFFFFFFF",
      INIT_3E => X"D7D7D7D7D7D7D7F7F7F9F7B7B5F9BDDFFFBBCE66666611FF5BD7F7F7D7F9FF88",
      INIT_3F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFF9D191919F7D7D7D7",
      INIT_40 => X"5BD719FFDFFFF7D7F7D73BFF66BBFFFFFFFFFFFFDFDFDFDFFFFFFFFFDFDFFF7B",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_42 => X"666666668686440077FFDDFFFFFFFFDFDFDFDFFFBDB7F7D77BFFFFFFFFFFFFFF",
      INIT_43 => X"D77DFD4466666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_44 => X"DFFF5BD7F7D7F9FFFFDDBBBBBBDDDDDD9977777755553399DFFF7DD7F7F7F7F7",
      INIT_45 => X"DFBD5B5BFFDFFFBDD7F7D719FF66446479DFDFFFF9D7F7D77BFFFFFFFFFFDFDF",
      INIT_46 => X"3333112222CEFFFFDFDFDFDFDFDFDFDFDFDFDFDFDFF9F7F7D77BDFDFDFDFDFDF",
      INIT_47 => X"FFFFFFFFFF9DD7D7F7F7D75BD7F7F7B7DFFFDDDDBBBBBB999997977777555533",
      INIT_48 => X"79FFDFDFFFDFD7D7F7F7D75BFFFFF7F7F7D75BFF446666440077FFFFFFFFFFFF",
      INIT_49 => X"9999997777555555333333862264866666666666666666668888886666666688",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"5BD7F7F7F7DF33CE113357BBFF1344FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"DFDFFFBDB5F7D7FF53CEDFDFFFF9D7F7D79DBBAACCCCCCCCCCCCCCCCF1BBDFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFF9DD7F7F7F7D7FF9953339BDF",
      INIT_51 => X"6666AA55DFFFDFDFDFDFFFDF9DD795B7D7D7D75BDDBBEC55FFDDFFFFFFFFFFFF",
      INIT_52 => X"D7D7F7F7F7F7F9F7D7B79519BDDFFFFF358A666666EEDDDFD7D7F7F7D7BF9944",
      INIT_53 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B9595D7D7D7D7D7",
      INIT_54 => X"D7D77BFFDFFFF9D7F7D7F9FF2099FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_56 => X"666666668686440077FFDDFFFFFFFFFFDFDFDFDFFFBD95D7D7DFFFFFFFFFFFFF",
      INIT_57 => X"D7FFEE6666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_58 => X"DFFF9DD7F7F7D7F9FFFFFFFFFFFFFFFFDB7777775555559BDFFF9DD7F7F7F7F7",
      INIT_59 => X"FFFFFFFFDDDFFFBDD7F7D719FF86442255FFDFFF39D7F7D73BFFFFFFFFFFFFDF",
      INIT_5A => X"3333110088BDDFDFDFDFDFDFDFDFDFDFDFDFDFDFFFF9D7F7D79DFFDFDFDFDFDF",
      INIT_5B => X"FFFFFFFFDFD7D7F7F7D719FF5BD7F7D73BFFDDDDBBBBBB999997977777555533",
      INIT_5C => X"AADDFFDFDFFFBDB7D7F7D7D7DF7DD7F7F7B7DF75446666440077FFFFFFFFFFFF",
      INIT_5D => X"9999997777555555333333862264866666666666666666886644446666666666",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"5BD7F7F7F7DFEE4466666688882266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"DFDFDFFF5BD7D719FF33DDDFFFF9D7F7D77D99446666666666666646AA9BDFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFF3BD7F7F7D739FF55553355BD",
      INIT_65 => X"66666666CC57FFFFDFDFDFDFFFBFBD19B7B7D7D7D73BDDDDFFFFFFFFFFFFFFFF",
      INIT_66 => X"F7F7F7F9F7D7D795D75BBDDFFFFF77CC66666666ACBDFF5BD7F7F7D7D7FFAA66",
      INIT_67 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFDFBD9DB7D7F7F7F7",
      INIT_68 => X"D7B7FFFFDFFF5BD7F7F7D7FFCC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFF7B",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF3B",
      INIT_6A => X"666666668686440077FFDDFFFFFFFFFFFFDFDFDFDFFFBDB7D7F7FFFFFFFFFFFF",
      INIT_6B => X"3BFF666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_6C => X"DFFFDFF7F7F7F7D7D7D7D7D7D7B795BFDD777777555555BBDFFFBDD7F7F7F7D7",
      INIT_6D => X"FFFFBBAC77DFFFDFD7F7D7F9FFAA442213FFDFFF9DD7F7D7D7FFFFFFFFFFFFDF",
      INIT_6E => X"333311229BFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFF9D7F7D77DFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFB7D7F7F7F7D7DFFFFFD7D7F7D7DFFFBBBBBBBB999997977777555533",
      INIT_70 => X"66CEDDFFDFDFFFBDB7F7F7D7D7D7D7F7D7F9FFCC666666440077FFFFFFFFFFFF",
      INIT_71 => X"99999977775555553333338622648666666666666666882244AACC6666666666",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"5BD7F7F7F7DFEE6666666666442066FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"DFDFDFDFFF19D7D7BDDDBDDFFFF9D7F7D77D99446666666666666666AA9BDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFF19D7F7F7B7DFDB5355333355",
      INIT_79 => X"886666666688EE77DFFFDFDFDFDFFFDFBD3BD7B7B7D7F919BFFFFFFFFFFFFFFF",
      INIT_7A => X"F7F7D7B7B7D719BDBDDFFFFF55EE88666666666655DFFF9DD7F7F7D719FF4466",
      INIT_7B => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFBDF9D7F7F9",
      INIT_7C => X"D719FFDFDFFFDFD7F7F7D77BB999FFFFFFDFB7D7197BDFFFFFFFFFFFDFDFFF7B",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFD7",
      INIT_7E => X"666666668686440077FFDDFFFFFFFFFFFFFFDFDFDFDFFF9DB7D739FFFFFFFFFF",
      INIT_7F => X"DF55446666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(38),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(38)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal ena_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFE001E03F80607FE07C7FFFE000787FCF08787FE007FFE0",
      INITP_01 => X"0FFFFFF81FF80F0C007FF87FFFFC387FFC7860078401FFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"E07C3FFFE00038600F08787FF01FFFF08000078600FFFF9FFFFFFFFE7E0FE0FF",
      INITP_03 => X"FE7870078401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE001A01FC0607F",
      INITP_04 => X"8000078600FFFFCFFFFFFFFC7F0FFC0F0FFFFFFDFFEC0F88001FFF0FFFFC38FF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFE007B00FE0407FC0FE3FFFE00078600F0C7C7FF03FFFF1",
      INITP_06 => X"0FFFFFFFFFCFFFFFFFFFFFE1FFFC3CFF3F387C078401FFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"C0FF1FFFE00078600F8C7C3FF07FFFF90000078600FFFFE7FFFFFFF8FF0FFF80",
      INITP_08 => X"9F9866078401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007B007F0607F",
      INITP_09 => X"0000078600FFFFF7FFFFFFF8FF87FFF00FFFFFFFFF87FFFFFFFFFFFCFFFC3FFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFE007B003E0307F81FF1FFFE00078600F8C7C3FF07FFFFF",
      INITP_0B => X"007FFFFFFF0000000000FFFFFFFC3FFF9FD873878401FFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"81FF8FFFE0007860078C7E3FF07FFFFE0000078600FFFFFFFFFFFFF1FF87FFFE",
      INITP_0D => X"8FEC79C78401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0079001E0187F",
      INITP_0E => X"0000078600FFFFFFFFFFFFE1FF83FFFF8002FFFFFE03FFFFFFE187FFFFFC3FFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFE0079801C00C7F83FF8FFFE0007860078C7E1FF07FFFFC",
      INIT_00 => X"DFDFFFF9D7F7F7F7D7D7D7B7B7199DFFBB777777555555BBDFDFFFD7F7F7F7B7",
      INIT_01 => X"DFDFEE6677DFFFDFF7F7F7F9FFCC4422EEFFDFFFDFB7F7F7D7DFFFFFFFFFFFDF",
      INIT_02 => X"33331122CCEFF1F1F1F1F1F1F1F1F1EFEF55DFDFFFF9D7F7D79DBB11335579BB",
      INIT_03 => X"FFFFFFF9D7F7F7F7D75BFFDFFF7BD7F7D73BFFDDBBBBBB999997977777555533",
      INIT_04 => X"666611DFDFDFDFFF7BB7F7F7D7D7F7F7D75BFF66666666440077FFFFFFFFFFFF",
      INIT_05 => X"99999977775555553333338622648666666666666666447799BBBBAA66666666",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"5BD7F7F7F7DFEE6666666686662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"99DFDFDFFFDFD7D7F9FFFFDFFFF9D7F7D77D97444466886666666666AABBDFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFF3BD7F7D7D7FF975555333333",
      INIT_0D => X"6666666666666688EE77FFFFDFDFDFDFFFDFBD9D19B795B7D7199DFFFFFFFFFF",
      INIT_0E => X"B7B7D7399DBDDFFFDFDDFFFF77224466666666889BDFDFFFF9D7F7D79DBB4466",
      INIT_0F => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFFFBFD7D7B7",
      INIT_10 => X"D77DFFDFDFDFFFF9D7F7D7F7FF99FFDFFFFF7BF795B7D7F9395BBDFFFFFFFF7D",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF19D7",
      INIT_12 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFDFDFDFDFFF9DB7B79DFFFFFFFF",
      INIT_13 => X"FF88666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_14 => X"DFDFFF3BD7F7F7F7F7D7B719BDDFFDBB99777777555555BBDFDFFF5BD7F7F7B7",
      INIT_15 => X"CCEE666657DFDFFFF9D7D7F9FFEE4420AAFFDFDFFFF7D7F7D79DFFFFFFFFFFFF",
      INIT_16 => X"3333112222666666666666666666666666F1DFDFFFF9D7F7D79D7764668688AA",
      INIT_17 => X"DFFF3BD7F7F7F7F7D7DFFFDFDFFFF7F7F7D7DFFFBBBBBB999997977777555533",
      INIT_18 => X"66666633FFDFDFDFFF5BB7F7F7F7F7F7B7DF5566666666440077FFFFFFFFFFFF",
      INIT_19 => X"9999997777555555333333862264866666666666664444B99DD7FFEE66666666",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"1179FFDFDFFFBDB7D75BFFDFFFF9D7F7D77BDD99EE22668866666666AABBDFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFF9DB7F7D77BFF555555333333",
      INIT_21 => X"22222222222222222246AA1199BDDFDFDFDFDFFFDF9D7B199595B7D75BDFFFFF",
      INIT_22 => X"7D9DBDDFFFFFFFBDBDFF5BF9FD7744222222224479DFDFFFBDF7B7B7FFCC2222",
      INIT_23 => X"D7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDFFF7BF939",
      INIT_24 => X"B7FFFFDFDFDFFF5BD7F7F7D7BDFFFFDFDFFFFFBD9D5BF79595D7F7F7195B9D39",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF9DD7F7",
      INIT_26 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFDFDFDFDFFF9DB7D7DFFFFFFF",
      INIT_27 => X"FD66666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_28 => X"DFDFFF7BD7F7F7F7F7B79DDFFFDFBB99997777775555559BDFDFFFDFD7D7B75B",
      INIT_29 => X"6666666635DFDFFFF9D7F7D7DF114422A8FFDFDFFF3BD7F7D739FFFFFFFFFFFF",
      INIT_2A => X"333311222266666666666666666666666611DFDFFFF9D7F7D79D774466666666",
      INIT_2B => X"FFBDD7D7F7F7F7B79DFFDFDFDFFFBDB7F7D739FFBBBBBB999997977777555533",
      INIT_2C => X"6666668857FFDFDFDFDF39D7F7F7F7F7F9FFAA44666666440077FFFFFFFFFFFF",
      INIT_2D => X"9999997777555555333333862264866666666666881155DD9DB7BF5566666666",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"EE88BBFFDFDFFF9DB7D7BDFFFFF9D7F7D77BFF39DD77444466886666AABBDFFF",
      INIT_34 => X"DFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFFF39B7B7DF99555555333333",
      INIT_35 => X"777777777777777777777799DDFFFFFFFFFFFFDFDFDFFFDF9D9D39D7B7B7F97B",
      INIT_36 => X"FFFFDFDFDFBD7799FF9DD7D719DF777777777777DDFFFFFFFFBD9D9DFF997777",
      INIT_37 => X"F7F7F7D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDFDFDFFFDFBDDF",
      INIT_38 => X"5BFFFFFFDFDFFFDFB7F7F7D719FFDFDFDFDFDFDFFFFFBD9D5BF79595D7D7F7D7",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7D7D7",
      INIT_3A => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFDFDFDFDFDFFF9DB7D7DFFFFF",
      INIT_3B => X"EE66666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_3C => X"DFDFFFBDD7F7F7F7D77DFFDFDDBD99999977777755553377DFDFDFFF9DF9F9DF",
      INIT_3D => X"6666666613DFDFFF19D7F7D7DF53442288FFDFDFFFBDD7F7F7D7FFFFFFFFFFFF",
      INIT_3E => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_3F => X"FF19D7F7F7F7D7F9FFFFDFDFDFDFFF19D7F7D7DFFFBBBB999997977777555533",
      INIT_40 => X"666666668877FFDFDFFFDF19D7F7F7F7D7BD9988448866440077FFFFFFFFFFDF",
      INIT_41 => X"999999777755555533333386226486666666666688BDDFFF9DB75BDD44666666",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"1122CCDFDFDFDFFF7BB7F9FFFFF9D7F7D77DFFD7F9DF77AA22666866AABBDFFF",
      INIT_48 => X"5BFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDFFFDF5B9DFF75775555333333",
      INIT_49 => X"393939393939393939393939393939197DFFFFFFDFDFDFDFDFFFDFBD7D5BF9D7",
      INIT_4A => X"DFDFBD9B775555DDBDF9D7F7D7193B393939393939393939397BFFBD39393939",
      INIT_4B => X"F7F7F7D719395B9DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDFDFDFDFDFDF",
      INIT_4C => X"DFFFFFFFDFDFDFFF19D7F7F7D7DFFFDFDFDFDFDFDFDFDFFFFFBD9D5BD7B7B7D7",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BD7F7D7",
      INIT_4E => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFF9DD73BFFFF",
      INIT_4F => X"4466666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_50 => X"DFDFFFDFD7F7F7F7D7FFDFDDBBBB99999977777755555533BDDFDFDFFFBDBD55",
      INIT_51 => X"6666666611DFDFFF39D7F7D7BD77442288FFDFDFDFFFF7F7F7D79DFFFFFFFFFF",
      INIT_52 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_53 => X"DFD7F7F7F7F7D79DFFFFFFDFDFDFFFBFD7F7D719FFBBBB999997977777555533",
      INIT_54 => X"6666666666AA79DFDFFFBDF7F7F7F7F7D7F9BD99664466440077FFFFFFFFDFFF",
      INIT_55 => X"999999777755555533333386226486666666666688BDDFFFDFD719FF88666666",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"11222213FFDFDFDFFF5B957BFFF9D7F7D77BFF9DD7F97BBB11246466AABBDFFF",
      INIT_5C => X"BDFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFDFFFFFFF9975775555333333",
      INIT_5D => X"B7B7B7B7B7B7B7B7B7B7B7B7B7D7D7D7BF333399DFFFFFDFDFDFDFDFFFFFBD9D",
      INIT_5E => X"BB9977573335BBDFF9D7F7F7F7D7B7B7B7B7B7B7B7B5B5B5B5B7D7D7B7B7B7B7",
      INIT_5F => X"B7D7F7F7D7D7D7F9F9193B5B7DBDFFFFFFFFFFFFFFFFFFDDDDDDDFDFDFDFDDBD",
      INIT_60 => X"FFFFFFFFBDDFDFFFBDB7F7F7D73BFFFFFFFFDFDFDFDFDFDFDFDFFFDF9D7D19B7",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD7F7D73B",
      INIT_62 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFF9DBDFFFF",
      INIT_63 => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_64 => X"DFDFDFFFD7F7F7D7F9FFDDDDBBBBBB99997777775555553377DFDFDFFFFF3366",
      INIT_65 => X"66666666EEDFDFFF3BD7F7D77D99442288FFDFDFDFFF5BD7F7D73BFFFFFFFFFF",
      INIT_66 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_67 => X"9DD7F7F7F7D7F9FFFFFFFFDFDFDFDFFF5BD7F7D7BDFFBB999997977777555533",
      INIT_68 => X"666666666666AA79FFFF19D7F7F9D7F7F7D7F9BF776644440077FFFFFFFFDFFF",
      INIT_69 => X"99999977775555553333338622648666666666668899DFFFDFD7F7FFCC666666",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"1122226657FFDFDFDFDF5BB7FF9DD7F7D77BFFDF9DF9B739DD556622AABBDFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFFFDFDFDD997777775555333333",
      INIT_71 => X"5B5B5B5B5B5B5B5B5B3B19F9D7B7B79DBB6666AAEE1177DDDFDFDFDFDFDFDFFF",
      INIT_72 => X"9777775555BBFFF795D7F7F7F7D7195B5B5B5B5B5B5B5B5B5B5B3B3B5B5B5B5B",
      INIT_73 => X"5BF9B7B7D7F7D7D7D7D7D7D7F7F919F9FFFFFFFFFFFFFFDDDDDDDDDDBDBBBB99",
      INIT_74 => X"FFFFFFFF99DFDFDFFFF9D7F7F7D79DFFFFFFFFFFFFDFDFDFDFDFDFDFFFFFBF7D",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDD7D7F7D7DF",
      INIT_76 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFFFFFF",
      INIT_77 => X"8866666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_78 => X"DFDFDFFFD7F7F7D7F9FFDDDDBBBBBB9999777777555555333379DFFFFF556644",
      INIT_79 => X"66666666CCDFDFFF7BD7F7D75BDD442288FFDFDFDFFFDFD7F7D7F7FFFFFFFFFF",
      INIT_7A => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_7B => X"7DD7F7F7F7D79DFFFFFFFFFFDFDFDFDFDFF9D7D719FFDD999997977777555533",
      INIT_7C => X"6666666666666679FF3BD7F7F7D7F7B7D7F7D7F9BD7788220077FFFFFFDFDFFF",
      INIT_7D => X"99999977775555553333338622648666666666668877DFFFFFD7D7DF33666666",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(39),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal ena_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F001FFFFFF83FFFFFFFF01FFFFFC3FFF87FC7EE78401FFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"83FFC7FFE0007860078C7F1FF07FFFF80000078600FFFFFFFFFFFFC3FFC1FFFF",
      INITP_02 => X"83F87E3F8401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007980383067F",
      INITP_03 => X"0000078600FFFFFFFFFFFFC3FFE1FFFFFC01FFFFFFC1FFFFFFFE01FFFFFC3FFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFE007980307837F87FFE3FFE000786007847F0FF07FFFC0",
      INITP_05 => X"FF03FFFFFFE0FFFFFFFC01FFFFFC3FFF81F87F1F8401FFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"87FFE3FFE000786007847F8FF07FFFC00000078600FFFFFFFFFFFF87FBE0FFFF",
      INITP_07 => X"80F87FCF8401FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007880607C1FF",
      INITP_08 => X"0000078600FFFFFFFFFFFF07FBF07FFFFFC3FFFFFFF0E00001F801FFFFFC3FFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFE007880E0FF0FFCFFFF1FFE000786007867F8FF07FFFC0",
      INITP_0A => X"FFF7FFFFFFF86000000001FFFFFC3FFF80786FE38401FFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"EFFFF8FFE000786007C67FC7F03FFFC00000078600FFFFFFFFFFFE0FF9F83FFF",
      INITP_0C => X"803867E10601FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0078C1C1FF87F",
      INITP_0D => X"0000078600FFFFFFFFFFFC1FF8FC1FFFFFFFFFFFFFFC3000000001FFFFFC3FFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFE0078C3833FC3FFFFFFCFFE000786007C67FC7F03FFFC0",
      INITP_0F => X"FFFFFFFFFFFC1800000001FFFFFC3FFF807863F00601FFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"114222668877DFDFDFDFDF5BFF5BD7F7D77BFFDFFFBD19B5399D77CC889BDFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7DFDFDFDD9B779777775555333333",
      INIT_05 => X"FFFFFFFFFFFFFFDFDFDFBFBD9D7B7BDDAA44666666446677FFDFDFDFDFDFDFFF",
      INIT_06 => X"977777559BFFFF5B5BF9D7F7F7D75BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FF9D7B39D7B7D7F7F9F7F7D7D7D7B739FFFFFFFFFFFFFFDDDDDDDDBBBB999997",
      INIT_08 => X"FFFFFFFF339BDFDFFFBDD7F7F7D7F9FFFFFFFFFFFFFFFFDFDFDFDFDFDFDFDFDF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF9D7F7D75BFF",
      INIT_0A => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFFFFFFFFF",
      INIT_0B => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_0C => X"FFDFDFFFF7F7F7F7D7FFDDDDBBBBBB9999777777555555333333111111886666",
      INIT_0D => X"66666666AADDDFFF9DD7F7D719FF442288FFFFDFDFDFFF39D7F7D77BFFFFFFFF",
      INIT_0E => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_0F => X"9DD7F7F7D7F7FFFFFFFFFFFFDFDFDFDFFF9DD7F7D77BFF999997977777555533",
      INIT_10 => X"66666666666611DD7BD7D7F7F7D79D7BD7D7F7D7F99D77A80077FFFFFFDFDFFF",
      INIT_11 => X"99999977775555553333338622648666666666666657DFDFFFB7D79DBB446666",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"1142226666AA79FFDFDFFFFFFFF7D7F7D75BFFDFDFFFBFF9B5F95BBB559BDFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBBB99779777775555333333",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFDFDFFFFFBBEE4468666666220055FFFFFFFFFFDFDFFF",
      INIT_1A => X"9977779BDFDFDFFFFF9DF9D7F7D7F9BDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"DFDFFFDF7D5BF9B7D7F7F7F7F7F7D7FFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_1C => X"FFFFFFFF0F13DFDFDFFF3BD7F7F7D73BFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19D7F7D7F7DFFF",
      INIT_1E => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF",
      INIT_1F => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_20 => X"FFDFDFFFF9D7F7F7D7FFDDDDBBBBBB9999777777555555333333882244666666",
      INIT_21 => X"66666666AABBDFFFBFD7F7D7F9FF442288FFFDDFDFDFFFBDD7F7D7F9FFFFFFFF",
      INIT_22 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_23 => X"BDD7F7F7D75BFFFFFFFFFFFFFFDFDFDFDFFF5BD7D7D7DFDD9997977777555533",
      INIT_24 => X"6666666664CCDDBDD7D7F7F7B79DFFFF7BD7D7F7D7F99D996655FFFFFFDFDFFF",
      INIT_25 => X"99999977775555553333338622648666666666666655DFDFFFD7D739FF446666",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"114222666666AC9BFFDFDFFFFFF9D7F7D75BFFDFDFDFFFBDF9B7D73BDFDDDFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999779777775555333333",
      INIT_2D => X"BDBDBDBDBDDFDFDFDFDFFFFFFFBBCC666666666686442255FFFFFFFFFFFFFFFF",
      INIT_2E => X"997777DDDFDFDFDFDFFF9DD7D7F7D7F9DFFF9BBDDDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"DFDFDFDFFFFF9D5BF7B7D7F7F7D75BFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_30 => X"FFFFFFFF1166BDDFDFFFDFF9D7F7D7D77DFFFFFFFFFFFFFFFFFFFFFFFFDFDFDF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BD7F7F7B79DFFFF",
      INIT_32 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_34 => X"FFDFDFFFF9D7F7F7D79DFFBBBBBBBB9999777777555555333333880044866666",
      INIT_35 => X"66666666889BDFFFFFD7F7F7D7FF882088FFFFDFDFDFDFFF39D7F7D7BDFFFFFF",
      INIT_36 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_37 => X"FFD7D7F7B7DFFFFFFFFFFFFFFFFFDFDFDFFFDFF7D7D739FF9977977777555533",
      INIT_38 => X"6666666688BBDFF9D7F7F7D7F9FFDFDFFF7DF9B7F7D7F97B77BBFFDDFFDFDFDF",
      INIT_39 => X"99999977775555553333338622648666666666666633DFDFFFD7D7F9FF886666",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"5BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"11422266666666CC9BDFDFDFFFF9D7F7D75BDDBBFFDFDFFFBD19B7B7397DFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999777777775555333333",
      INIT_41 => X"EEEEEEEEEEEFF111133577999BEE44666666666686442255FFFFFFFFFFFFFFFF",
      INIT_42 => X"997777999BBDDFDFDFDFFF7BD7D7F7D719FF99CCEEEEEEEEEEEEEEEEEEEEEEEE",
      INIT_43 => X"DFDFDFDFDFFFDFFF9D5BF9B7D7F7DFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_44 => X"FFFFFFFF110033DFDFDFFF9DD7D7F7D7D79DFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF3BB7F7F7D7F9FFFFFF",
      INIT_46 => X"666666668686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9944",
      INIT_48 => X"FFDFDFFFF9D7F7F7D75BFFDBBBBBBB9999777777555555333333882244886666",
      INIT_49 => X"666666668879DFDFFFD7F7F7D7DF0E0088FFFFFFDFDFDFFFBDB7F7D719FFFFFF",
      INIT_4A => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_4B => X"FF5BB7B73BFFFFFFFFFFFFFFFFFFDFDFDFDFFF9DD7D7D79DDD77777777555533",
      INIT_4C => X"6666448877FF39D7F7F7D7D7BDFFDFDFDFFFBD39B7D7D7D75BFFFFDDFFDFDFDF",
      INIT_4D => X"99999977775555553333338622648666666666666613DFDFFFF7D7D7FFEE6666",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"3BD7F7F7F7DFEE6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"1142226666666644CC57DFDFFFF9D7F7D75BBBCEBDFFDFDFFFBD19D7B7F75BFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999777777775555333333",
      INIT_55 => X"4444444444444444666688AACC6666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_56 => X"99777755555579DFDFDFDFFF5BD7F7F7D73BFDCC224444444444444444444444",
      INIT_57 => X"FFFFDFDFDFDFDFDFFFFF9D39B77DFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_58 => X"FFFFFFFF11006699FFDFDFFF5BD7D7F7D7F9BDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD39B7F7F7D7D7BDFFFFFF",
      INIT_5A => X"666666668688440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D79D9766",
      INIT_5C => X"FFDFDFFFF9D7F7F7D7F9FFDDBBBBBB9999777777555555333333882244886666",
      INIT_5D => X"666666666655DFDFFF19D7F7D79D770088FFFFFFDFDFDFDFFF39D7F7B7BDFFFF",
      INIT_5E => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_5F => X"FFFF3BF9DFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFF5BD7D7F9FFBB777777555533",
      INIT_60 => X"88448855FF3BB7F7F7F7D75BBB55DFFFDFDFFFDF3BD7D7D7B75BDFFFFFDFDFDF",
      INIT_61 => X"99999977775555553333338622648666666666666611DFDFFFF9D7D7BF776666",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"F9D7F7F7D7FF0E6666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"114222666666686644F1DFDFFFF9D7F7D75BDD44F1BBFFDFDFFFBDF9D7D7B75B",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999777777775555333333",
      INIT_69 => X"666666666666666666666644666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_6A => X"9977775555333399DFDFDFFFFF3BD7F7F7B77BDDAA4466666666666666666666",
      INIT_6B => X"FFFFFFFFDFDFDFDFDFFFFFDF3BFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_6C => X"FFFFFFFF110022CCDDDFDFDFFF5BD7D7F7D7F9BDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D19B7F7F7F7D77BFFFFFFFF",
      INIT_6E => X"666666666666220055FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D77DBB44",
      INIT_70 => X"FFDFDFFFF9D7F7F7F7D7DFFFBBBBBB9999777777555555333333882244886666",
      INIT_71 => X"666666666633DFDFFF3BD7F7D75BDD2088FFFFFFFFDFDFDFFFDFF7D7D719FFFF",
      INIT_72 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D976666666666",
      INIT_73 => X"DFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFFF39D7D75BFF997577555533",
      INIT_74 => X"448857DF3BB7F7F7F7D73BFFEE6833BDFFDFDFFFFF5BF9D7D7B73BBDFFFFDFDF",
      INIT_75 => X"99999977775555553333338622648666666666666611DFDFFFF9D7D75BDD6666",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"D7F7F7F7D7DF336666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"11222266666666666611DFDFFFF9D7F7D75BDD4466F1BDFFDFDFFF9DF9D7F7B7",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBB9999777755553333333333",
      INIT_7D => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_7E => X"997777555555333399DFDFDFFFDFF9D7F7D7D79D998866666666666666666666",
      INIT_7F => X"FFFFFFFFFFFFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(40),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal ena_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFC7FE000786003C27FE3F03FFFC00000078600FFFFFFFFFFF03FF8FE0FFF",
      INITP_01 => X"807861F80601FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE003847031FF1F",
      INITP_02 => X"000007831FFFFFFFFFFFE07FF87F07FFFFFFFFFFFFFE0C00000001FFFFFC3FFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFE00384E0607F87FFFFFE3FE000786003C37FF3F83FFFC0",
      INITP_04 => X"FFFFFFFFFFBF0400000001FFFFFC3FFF807861FC0201FFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFF3FE000786003C3FFF1F83FFFC000000781FF3FFFFFFFFF807FF83FC3FF",
      INITP_06 => X"807860FE0301FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0038780C03FE3",
      INITP_07 => X"00000780003FFFFFFFFE00FFF81FE1FFFFFFFFFFFF9F8600000001FFFFFC3FCF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFE0038701801FF1FFFFFF9FE000787FF3E1F1F8F83FFFC0",
      INITP_09 => X"FFFFFFFFFF9FC300000001FFFFFC001F8078607F0601FFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"7FFFFFCFE000783FF3E007FCF87FFFC00000078001FFFFFFFFF801FFF80FF87F",
      INITP_0B => X"8078603F8C01FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00780038007FC",
      INITP_0C => X"000007C003FFFFFFFFC003FFF807FC3FFFFFFFFFFF8FC180000001FFFFFC007F",
      INITP_0D => X"FC01FFFFFFFFFFFFFFE00780070003FE3FFFFFEFE0007C0033E00FFE78FFFFC0",
      INITP_0E => X"FFFFFFFFFF87E0C0000001FFFFFC01FF8078601FD801FFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"8FFFFFF7E0007C01F1F01FFF3BFFFFC0000007E00FFFFFFFFF0007FFF807FF0F",
      INIT_00 => X"FFFFFFFF1100222211DFDFDFFFFF5BD7D7F7D7F99DFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BF9D7F7F7F7B75BFFFFFFFFFF",
      INIT_02 => X"44444466668888CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7D739FF66",
      INIT_04 => X"FFDFDFFFF9D7F7F7F7D79DFFBBBBBB9999777777555555333333882244886666",
      INIT_05 => X"8888886666F1DFDFFF7BD7F7D7F9FF6644FFFDFFFFDFDFDFDFFF7DD7F7D7BDFF",
      INIT_06 => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D776666888888",
      INIT_07 => X"DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFDFF9D7D7BDDD5577555533",
      INIT_08 => X"8877BF3BB7F7F7F7D7F9DF5544666611BBFFDFDFFFFF9D39B7D7B7199DFFFFDF",
      INIT_09 => X"999977777755555333333386226486666666666666F1DFDFFFF9D7D7F9FF6644",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"F7F7F7F7D77DB94466666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"11222266666666666613DFDFFFF9F7F7D75BDD446666F1BDFFDFDFFF9DF9D7F7",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7FFDDBBB9B9999999997777553333",
      INIT_11 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_12 => X"99777755555533333379FFDFDFFFBDD7D7F7D7D7BD5544666666666666666666",
      INIT_13 => X"FFFFFFFFFFFFFFFFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_14 => X"FFFFFFFF110044224457DFDFDFFFFF7BF9D7F7D7F97DFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D5BD7D7F7F7F7B719FFFFFFFFFFFF",
      INIT_16 => X"CCCCCC11337799DDBD7DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"6666666666666666666666666666666666666666AABBDFFF5BD7F7F7F7D79D55",
      INIT_18 => X"FFDFDFFF19D7F7F7F7D75BFFBBBB999999777777555555333333882244886666",
      INIT_19 => X"4444446666CCDFDFFFBDD7F7F7D7BD33A8FFFFFFFFFFFFDFFFDFFF39D7D719FF",
      INIT_1A => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D774466664644",
      INIT_1B => X"DFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFDFDFDFFFBDD7D7F9DF9955555533",
      INIT_1C => X"979D19B7F7F7F7D7D79D996666666666EE99FFFFDFDFFFFF39F7D7B7F97BFFDF",
      INIT_1D => X"999977777755555333333386226486666666666666F1DFDFFFF9D7F7B7FFCCCC",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"F7F7F7F7D7F9FFAA66666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"11222266666666666613DFFFDFF7F7F7D75BDD4466666611BDDFDFDFFF9DF7D7",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7BDFFDDDDDDDDFFDFBD9DFF993333",
      INIT_25 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_26 => X"997777555555333331CC99FFDFDFFF7BD7D7F9D7F9DFEE446666666666666666",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFDFDFDFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_28 => X"FFFFFFFF11004242206677FFDFDFFFFF9D19D7D7D7D77DDFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD7BD7B7D7F9F7F7D7F9DFFFFFFFFFFFFF",
      INIT_2A => X"9D7D7B7B7B7B7B5BF9B77BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"6666666666666666666666666666666666666666AABBDFFF7DD7F7F7F7D7F97B",
      INIT_2C => X"FFDFDFFF19D7F7F7F7D739FFBBBB999999997777555555333333882244886666",
      INIT_2D => X"AACACC886688BDDFDFFFD7F7F7D719BD99FFFFDFBD7B5B39FFDFFFFFF9D7D77D",
      INIT_2E => X"333311224266666666666666666666666611DFDFFFF9D7F7D79D9944668888AA",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDFDFDFDFFF7BD7B73BFF77555533",
      INIT_30 => X"7BD7B7F7F7F7D7D75BBBAA446666666644AA57DDFFDFDFFFFF7D19D7B7B77BDF",
      INIT_31 => X"999999777755555533333386226486666666666666EEDFDFFFD7F7F7D7DF99FF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"D7F7F7F7D7F7FF3366666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"11422266666666666633DFFFDFF9F7F7D75BFD446666666611BDDFDFDFFF9DD7",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF3BD7F7F7D7199D9D9D9D7D7B3BF9B7DF993333",
      INIT_39 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_3A => X"9977775555553333336688BDDFDFDFFF5BD7F7F7D73BFFEE4466666666666666",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_3C => X"FFFFFFFF1100424242206657DFDFDFDFFFDF39D7D7D7B73BBDFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBD7DF9B7D7F7F7F7F7D7F9DFFFFFFFFFFFFFFF",
      INIT_3E => X"D7D7B7B7B7B7B5B5D7F9BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"6666666666666666666666666666666666666666AABBDFFFBDD7F7F7F7F7D7B7",
      INIT_40 => X"DFFFDFFF19D7F7F7D7B77BFFBBBB999999997777555555333333882244886666",
      INIT_41 => X"DDDDFF3366669BDFDFFF19D7F7F7D7197D7B5B3BF995D739FFDFDFFFBDD7D7D7",
      INIT_42 => X"333311224266666666666666666666666611DFDFFFF9D7F7D75BDD11335599BB",
      INIT_43 => X"BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDFDFDFDFFF5BD7B79DDD555533",
      INIT_44 => X"B7D7F7F7F7D7D73BFFCC44886666666666448813BBDFDFDFDFFFFF3BF7D7B739",
      INIT_45 => X"999999777755555533333386226486666666666666EFDFDFFFD7F7F7D77BBD7D",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"D7D7F7D7D7BD996666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"11422266666666666633DFFFDFF7F7F7D73BFD44666666666613DDDFDFDFFF5B",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDFDFFF5BD7F7F7F7D7B7D7B7B7B595B7F919DF993333",
      INIT_4D => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_4E => X"997777555555333333880011DFDFDFFFFF39D7F7F7B77DFFAA44886666666666",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_50 => X"FFFFFFFF110042424242226635DFDFDFDFFFFF7B19D7D7B7F99DFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFBD9D7BF9B7D7F7F7F7F7F7D7F99DFFFFFFFFFFFFFFFF",
      INIT_52 => X"D7D7F7F7D7D7D7199DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"6666666666666666666666666666666666666666AA9BDFDFFFF9D7F7F7F7F7F7",
      INIT_54 => X"39FFDFFF19D7D7D7D719FFDDBBBB999999997777555555333333882244886666",
      INIT_55 => X"5B1BDF77446657DFDFFF9DD7F7F7F7D7B7B7B7B7B719DFFFFFDFDFDFFF5BD7D7",
      INIT_56 => X"333311224266666666666666666666666611DFDFFFF9D7F7F7D79D9D7D7D9D7D",
      INIT_57 => X"F99DFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDFDFDFFFFF5BD7D7DFBB3333",
      INIT_58 => X"D7F7F7F7D7D739FF334466666666666666666666CE99DFFFDFDFFFFF9D19D795",
      INIT_59 => X"99999977775555553333338622648666666666666611DFDFFFD7F7F7F7F7F9B7",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"5BD7D7D77DBB666666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"11422266666666666633DFFFDFD7F7F7D73BFF4466666666666635DFDFDFDFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDFDFFF9DD7F7F7F7F7D7D7D7D7F7F97BFFDDBB553333",
      INIT_61 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_62 => X"99777755555533333388004455DFDFDFFFFFD7D7F7F7B79DBB66666666666666",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_64 => X"FFFFFFFF110042424242222022BDDFDFDFDFFFFFDF19F7D7B7D75BBDFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFF9D5BF9B7B7D7F7F9F7F7F7F7D7F7BDFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"F7F7F7D7D7F97DFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"66666666666666666666666666666666666666668879DFDFFF7BD7F7F7F7F7F7",
      INIT_68 => X"B79DFFFF3BD7D7F919FFFFBBBBBB999999997777555555333333882244886666",
      INIT_69 => X"B7D79D77666611DFDFFFFFF9D7F7F7F7F7F7F7D719FFFFFFFFDFDFDFDFFF39D7",
      INIT_6A => X"333311224266666666666666666666666611DFDFFF19D7F7F7D7B7B795959595",
      INIT_6B => X"B7B75BBDFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDFDFDFFFFF39B719FF7733",
      INIT_6C => X"F7F7F7D7D739FF7524666666666666666666666644AA55BBFFDFDFDFFFFF5BF9",
      INIT_6D => X"99999977775555553333338622648666666666666611DFFFFFD7F7F7F7D7D7F7",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FF39B73BDDAA448866666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"11422266666666666635DFFFBFD7F7F7D73BFF446666666666666655DFDFDFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDFDFDFFFF9D7F7F7F7F7F7D7F97DFFFFFF7711333333",
      INIT_75 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_76 => X"9977775555553333338822448879FFDFDFFFBDD7D7F7D7D7BD99446666666666",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDBBBB999999",
      INIT_78 => X"FFFFFFFF11004242424242420099FFDFDFDFDFDFFFFFBD19D7D795F79DDFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFD795B7D7F7F7F7F7F7F7D7D7F7DFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"F7F7D7D75BFFFFBBBDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"66666666666666666666666666666666666666666635DFDFFFFF19D7F7F7F7F7",
      INIT_7C => X"D7B7DFFFBDF95BDFFFFFBBDDBBBB999999777777555555333333882244866666",
      INIT_7D => X"9DDD99116666ACBDDFDFFF9DD7D7F7F7F7F7D739FFFFDFFFFFFFDFDFDFFFFF39",
      INIT_7E => X"333311224266666666666666666666666611DFDFFF5BD7F7F7F7F7D7D7D7F719",
      INIT_7F => X"3BF795D79DDFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBDDDFDFDFFFFF39B75BFF33",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(41),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal ena_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"8078600FF801FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007800E0000FF",
      INITP_01 => X"000003E01EFFFFFFFFE01FFFF807FFC7FFFFFFFFFF83F060000001FFFFFE07FF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFE007801C00007FE7FFFFFBE0003C03C1F81FFFBFFFFFC0",
      INITP_03 => X"FFFFFFFFFF81F860000001FFFFFF07FF807C6007F001FFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"F9FFFFFDE0003E0F80FC3FFFDFFFFFC0000003F038FFFFFFFFF83FFFF807FFE1",
      INITP_05 => X"807F6003E001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE007807800007F",
      INITP_06 => X"000001FC70FFFFFFFFFC7FFFF807FFFC7FFFFFFFFF81F830000001FFFFFF8FFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFE00701E000007FFEFFFFFFE0003F1F00FFBFFFEFFFFFC0",
      INITP_08 => X"0FFFFFFFFF80FC38000001FFFFFFEFFF807FE001C001FFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFEE0003FD8007FFFFFF7FFFFC0000000FEC0FFFFFFFFFEFFFFF807FFFF",
      INITP_0A => X"807FE0008001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE0070FC000007F",
      INITP_0B => X"000000FFC0FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF807FE0000001FFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFE00E7F8000007FFFFFFFFFE0001FF0003FFFFFFFFFFFC0",
      INITP_0D => X"FFFFFFFFFF803FC0000001FFFFFFFFFF801F80000001FFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFE0000FF0000FFFFFFFFFFFC00000003F80FFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"800380000001FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00FFE0000007F",
      INIT_00 => X"F7D7D7D73BDD5544668866666666666666666688666444AA79DFDFDFDFFFFFFF",
      INIT_01 => X"99999977775555553333338622648666666666666633DFFFBDD7F7F7F7F7F7F7",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFF19FF1144886666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"11422266666666666655DFFFBDD7D7D7D73BFF44666666666666666657DFDFDF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDFDFDFFF7DD7D7F7F7F7D719FFFFDFDDBB5555333333",
      INIT_09 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_0A => X"99777755555533333388224466AABBDFDFDFFF5BD7F7F7D7F9DF114466666666",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFDFDFDFDFDFDFFFFF9D19D7B79519BDDF",
      INIT_0D => X"FFFFFFFFFFDFDFFF9D5B19F9D7D7F7F7F7D7D719FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"F7D7F9DFFFDD79CC77FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"666666666666666666666666666666666666666666CCDDDFDFFFFFF7D7D7F7F7",
      INIT_10 => X"19B719DFFFFFFFFFDDDDDDDDBBBB999999997777555555333333882244866666",
      INIT_11 => X"FF53444488666677FFDFDFFF9DD7D7D7D7D7F9FFFFFFFFFFFFFFDFDFDFDFFFFF",
      INIT_12 => X"3333112242666666666666666666666666EEDFDFFFFFD7D7F7F7F7D7D7F9DFFF",
      INIT_13 => X"FFDF3BD7955BBDFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBDDDFDFDFFFFF39B59DDD",
      INIT_14 => X"D7D7F9BDDD3344666666666666666666666666666688662244BBDFDFDFDFDFFF",
      INIT_15 => X"99999977775555553333338622648666666666666655DFFF7BD7F7F7F7F7F7D7",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"DFFFFF554466666666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"11422266666666666655DFFFDF19F7D7D719FF4466666666666666668877FFDF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDFDFDFDFFF39D7D7D7D7F9FFFFBDBB99775555333333",
      INIT_1D => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_1E => X"9977775555553333338822448664EEDFDFDFFFFF19D7F7F7D739FFAA66666666",
      INIT_1F => X"BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFDFDFDFDFDFDFFFFF9DF9D7B7B719",
      INIT_21 => X"FFFFFFFFFFDFDFFFFFFFFFFF3BF7D7F7D7D719FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"D7F7DFDD99F1440055FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"6666666666666666666666666666666666666666668877FFDFDFFFDFF9D7D7F7",
      INIT_24 => X"FF19B73BFFDFDFDDDDDDDDDDBBBB999999977777555555333333882264666666",
      INIT_25 => X"BDAA6466666666EEDDDFDFDFFFBDF9D7D7B77BFFFFFFFFFFFFFFFFDFDFDFDFFF",
      INIT_26 => X"7733112242666666666666666666666666CCDFDFDFFF5BD7D7F7F7D73BFFFFDD",
      INIT_27 => X"DFFFFFDF19B7D79DFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBDDDFDFDFFFFF5BF7FF",
      INIT_28 => X"F93BFFDD33446666666666666666666666666666666666440077FFDFDFDFDFDF",
      INIT_29 => X"99999977775555553333338622648666666666666677DFFF19D7F7F7F7D7D7D7",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DFDD77446666666666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"11422266666666666657DFDFFFFFDF39D719FF44666666666666666666AA9BFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFDFDFDFFFFF5BD7D7B7BDFFBB997755555555333333",
      INIT_31 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_32 => X"99777755555533333388224488666635DFDFDFFFFFD7D7D7D7959DFF88666666",
      INIT_33 => X"9539BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFDFDFDFDFDFDFFFFFDF19D7B7",
      INIT_35 => X"FFFFFFFFFFDFDFDFBDDFDFFFFFDFD7D7D73BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"D7BDDD116644220077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"66666666666666666666666666666666666666666666CCDDFFDFDFFFFF19D7D7",
      INIT_38 => X"FFFF19B59DFFDFFFDDDDDDDDBBBB999999997777555555333333882264666666",
      INIT_39 => X"CE8866666666666635FFDFDFDFFFFFBD3BD7FFFFFFFFFFFFFFFFFFFFDFDFDFDF",
      INIT_3A => X"3333112242666666666666666666666666889BDFDFDFFF3BD7D7D719FFBB7933",
      INIT_3B => X"DFDFDFFFFFDF19D7FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBBDDDFDFDFFFFFFFDD",
      INIT_3C => X"FFFFBBF144666666666666666666666666666666666666440077FFDDFFDFDFDF",
      INIT_3D => X"999999777755555533333388226486666666666688BDFFDFD7D7D7D7D7D7D75B",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"DF1322668866666666666688662266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"11222266666666666679FFDFDFDFFFFFFFBFFF4466666666666666666664AADD",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFF5BF9FF9999779977775555333333",
      INIT_45 => X"666666666666666666666666666666666666666686442255FFFFFFFFFFFFFFFF",
      INIT_46 => X"9977775555553333338822448666666679DFDFDFFFBDB7D7D7F9BFBB33666666",
      INIT_47 => X"D79595F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFDFDFDFDFDFDDDFFFFFFF7B",
      INIT_49 => X"FFFFFFFFFFDFDFDFDFDFDFDFDFFFDFD7BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"19FFAA426686440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"6666666666666666666666666666666666666666666664F1DDFFDFDFFFFFDFF9",
      INIT_4C => X"DFFFFF5B75BFFFFFDDDDDDDDBBBB999999997777555555333333882244866666",
      INIT_4D => X"44666666666666666655DFFFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDF",
      INIT_4E => X"33331122426666666666666666666666666611DFDFDFFFFFDF19B7FFDDAA4444",
      INIT_4F => X"DFDFDFDDDFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999BDDFDFDFDD99EE",
      INIT_50 => X"DD99AA4466666666666666666666666666666666666666440077FFFFFFFFFFDF",
      INIT_51 => X"9999997777555555333333862264866666666666CCDFFF3BB7D7D7D719BDFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"336666666666666666666666662266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"11222266666666666633DDFFFFDFDFDF99BBBB446666666666666666666664EE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFFFFFF9999997777775555533333",
      INIT_59 => X"666666666666666666666666666666666666666666442255FFDDFFFFFFFFFFFF",
      INIT_5A => X"99777775555533333388224488666666AABBDFDFDFFF3B3BFFFF978844666666",
      INIT_5B => X"FFDF3919FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBB99BB99",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFDD22668686440077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"66666666666666666666666666666666666666666666666411BDFFDFDFDFFFFF",
      INIT_60 => X"DFDFFFFF7BBDFFDDDDDDDDDDBBBBBB9999997777555555333333882064666666",
      INIT_61 => X"6666666666666666666633BDFFFFDFDFBDDDDDFFFFFFFFFFFFFFFFFFFFFFDFDF",
      INIT_62 => X"3333112242666666666666666666666666666679DFDFDFDFFFFFFFFFAA446666",
      INIT_63 => X"FFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999BDDFDF9B5553",
      INIT_64 => X"1366646666666666666666666666666666666666666666440077FFDDFFFFFFFF",
      INIT_65 => X"999999777755555533333386204486666666666633DFFFF9D7197BFFFFFFFFBD",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB99",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"446666666666666666666688662266FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"11224266886666666666AA339BDDFFFF35224466666666666666666666666666",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDDBBBB9999997777775555335333",
      INIT_6D => X"666666666666666666666666666666666666668686442055FFFFFFFFFFFFFFFF",
      INIT_6E => X"9977777755553333338822648866666666EEDFDFDFFFFFFFFFBD444466666666",
      INIT_6F => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDFDFDF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFDFDFDFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"77EE66666686440055FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"66666666666666666666666666666666666666666666666664CC9BFFDFDFDF9B",
      INIT_74 => X"DFDFDFDFFFFFFFFFDDDDDDDDBBBBBB9999997777555555333333882244886666",
      INIT_75 => X"6666666666666666666644AA35BBDDDDBDDDFDFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_76 => X"333311204266666666666666666666666666668A79FFFFDFDFDF995566666666",
      INIT_77 => X"FFFFFFDFDFDFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB99997799BB9B555533",
      INIT_78 => X"4466666666666666666666666666666666666666666666440077FFFFFFFFFFFF",
      INIT_79 => X"99999977775555553333338622646666666666AABBDFFFFFFFFFFFFFFF9B33AA",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"666666666666666666666686662266FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"11222266666666666666444466EE99DD57666666666666666666666666666666",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(42),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal ena_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000001F00FFFFFFFFFFFFFFF807FFFFFFFFFFFFFF803F80000001FFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFE00FF80000007FFFFFFFFFE00007C000007FFFFFFFFFC0",
      INITP_02 => X"FFFFFFFFFF801E00000001FFFFFFFFFF800000000001FFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFE00001C000007FFFFFFFFFC00000000600FFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"800000000003FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFE00FC00000007F",
      INITP_05 => X"0000000000FFFFFFFFFFFFFFF807FFFFFFFFFFFFFFC00800000001FFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFF006000000007FFFFFFFFFE00000000000FFFFFFFFFFE0",
      INITP_07 => X"FFFFFFFFFFC00000000003FFFFFFFFFF800000000003FFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFE00000000000FFFFFFFFFFE00000000001FFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"C00000000003FFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFF00000000000FF",
      INITP_0A => X"0000000001FFFFFFFFFFFFFFF807FFFFFFFFFFFFFFC00000000003FFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFF00000000000FFFFFFFFFFF00000000001FFFFFFFFFFE0",
      INITP_0C => X"FFFFFFFFFFE00000000007FFFFFFFFFFE00000000007FFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFF80000000001FFFFFFFFFFF00000000003FFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"F0000000000FFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFF80000000001FF",
      INITP_0F => X"0000000007FFFFFFFFFFFFFFF807FFFFFFFFFFFFFFF0000000000FFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFDFDFDDBBBB9999779977775555553333",
      INIT_01 => X"666666666666666666666666666666666666666686422055FFDDFFFFFFFFFFFF",
      INIT_02 => X"99777755555555333388004486666666666635FFDFDFFFDD79F1886666666666",
      INIT_03 => X"DFBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB999999",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDFDF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"202288866666440077FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"66666666666666666666666666666666666666666666666666446635DDFFFF33",
      INIT_08 => X"DFDFDFDFDFFFFFFFDDDDDDDDBBBB999999997777755555333333882244886666",
      INIT_09 => X"6666666666666666666866444466AAAACEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"33331122226686666666666666666666666666666633DDFFFFDF662066666666",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999997775555555533",
      INIT_0C => X"6666666666666666666666666666666666666666666666440099FFDDFFFFFFFF",
      INIT_0D => X"99999977777755553333538822448866666666EEFFDFDFFFFFFFDD9B13664444",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBB99",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"6666666666666666666666884420CAFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"3344226668666666666666666644448888666666666666666666666666666666",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977775555333333",
      INIT_15 => X"6666666666666666666666666666666666666688662222BBFFFFFFFFFFFFFFFF",
      INIT_16 => X"997777775555333353CA2244866666666666669BFFDF55AA4444666666666666",
      INIT_17 => X"DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"6668666686662222BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"6666666666666666666666666666666666666666666666668866664266119BCC",
      INIT_1C => X"FFDFDFDFFFFFFFFFDDDDDDDDBBBBBB9999997777555555333355AA2244866666",
      INIT_1D => X"66666666666666666666666666660000AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"3333332222666666666666666666666666666666664466117955668866666666",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555533",
      INIT_20 => X"66666666666666666666666666666666666666666666664200DDFFFFFFFFFFFF",
      INIT_21 => X"9999997777555555533353AA22448666666666CCDFFFFFFFBD35AA4442666666",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"666666666666666666668866440055FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"5586224488666666666666668866666666666666666666666666666666666666",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999999977775555535533",
      INIT_29 => X"6666666666666666666666666666666666666688442264FFFFFFFFFFFFFFFFFF",
      INIT_2A => X"99777777555553333311202266866666666666AA118844446666666666666666",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"6666666688642266FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"6666666666666666666666666666666666666666666666666666886666444666",
      INIT_30 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBB9999999977777755555333330F2022668666",
      INIT_31 => X"6666666666666666666666668866440055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"5533556622448866666666666666666666666666666666444466666666666666",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB999999997777555553",
      INIT_34 => X"66666666666666666666666666666666666666666688442266FFFFDDFFFFFFFF",
      INIT_35 => X"BB999977777755555333330F2022668666666666AC3513CC6644446666886666",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"6666666666666666666688442222FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"53EC004266886666666666666666666666666666666666666666666666666666",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB9999999977775555555333",
      INIT_3D => X"6666666666666666666666666666666666666666440011FFDDFFFFFFFFFFFFFF",
      INIT_3E => X"9977777755555333335544224488666666666664446466666666666666666666",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"6666668686220033FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"6666666666666666666666666666666666666666666666666666666666666666",
      INIT_44 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBB9999997777755555533333334422448866",
      INIT_45 => X"66666666666666666666666688442222DDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"553353EC20226688666666666666666666666666666666666666666666666666",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555553",
      INIT_48 => X"66666666666666666666666666666666666666666866440033FFDDFFFFFFFFFF",
      INIT_49 => X"BB99997777775555533333334422448866666666444444446666666666666666",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"66666666666688666688664400CCFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"3355442222888866666666666666666666666666666666666666666666666666",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999977775555555533",
      INIT_51 => X"66668866666866666666666666666666666688442200FFDDFFFFFFFFFFFFFFFF",
      INIT_52 => X"99777777555555553355EE004264886666866668666888666666666666666666",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB99",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"66668688444200FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"6666666866666868666666666666666666666666666666666666666666666686",
      INIT_58 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB9999777777555553553355CC00226688",
      INIT_59 => X"66666666666666666666668866420011FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"5533335522224288866688666666666666666666666668668666666666666666",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555555",
      INIT_5C => X"666666666666686666666666666666666666666688442200FFDDFFFFFFFFFFFF",
      INIT_5D => X"BB9999777777555555553355EC00426688666666666666668888686866666666",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"66666666668666888864440066FFDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"3333330022226688886686666666666666666666666666666666666686666666",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB99999977775555555533",
      INIT_65 => X"66666666666666666666666666666688888822220099FFDDFFDDFFFFFFFFFFFF",
      INIT_66 => X"9977777755555555333355880022448888666666666666666666666666666666",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"888888424200B9FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"8888666666666666666666666666666666666666666666666668666666666666",
      INIT_6C => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777775555555333337566002244",
      INIT_6D => X"666666666666666666888866220066FFDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"5533333311002222868866668666666666666666666666666666666666666666",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB999999997777555555",
      INIT_70 => X"666666666666666666666666666666666688888822420099FFDDFFFFFFFFFFFF",
      INIT_71 => X"9999997777775555555333335586002244888888666666666666666686666666",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"888888888888866644440042FDFFDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"3333551100222244668888888888888888888888888888888888888888888888",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB999977777777555533",
      INIT_79 => X"888888888888888888888888888888866622220033FFDDDDFFFFFFFFFFFFFFFF",
      INIT_7A => X"9977777777555555333333556600224466888888888888888888888888888888",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"666444000033FFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"4466868888888888888888888888888888888888888888888888888888888888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(43),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_01 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_02 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_03 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_04 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_05 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_06 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_07 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_08 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_09 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_0A => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_0B => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_0C => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_0D => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_0E => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_0F => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_10 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_11 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_12 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_13 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_14 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_15 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_16 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_17 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_18 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_19 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_1A => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_1B => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_1C => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_1D => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_1E => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_1F => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_20 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_21 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_22 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_23 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_24 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_25 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_26 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_27 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_28 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_29 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_2A => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_2B => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_2C => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_2D => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_2E => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_2F => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_30 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_31 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_32 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_33 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_34 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_35 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_36 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_37 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_38 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_39 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_3A => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_3B => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_3C => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_3D => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_3E => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_3F => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_40 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_41 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_42 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_43 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_44 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_45 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_46 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_47 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_48 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_49 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_4A => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_4B => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_4C => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_4D => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_4E => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_4F => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_50 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_51 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_52 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_53 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_54 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_55 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_56 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_57 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_58 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_59 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_5A => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_5B => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_5C => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_5D => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_5E => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_5F => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_60 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_61 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_62 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_63 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_64 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_65 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_66 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_67 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_68 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_69 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_6A => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_6B => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_6C => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_6D => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_6E => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_6F => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_70 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_71 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_72 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_73 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_74 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_75 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_76 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_77 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_78 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_79 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_7A => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_7B => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_7C => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_7D => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_7E => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_7F => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_01 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_02 => X"FFFFF01E0EBFFFFFFFEA7FFFFFF07E0BFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_03 => X"0FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_04 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_05 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0EBFFFFFFFEA7FFFFFF07E0B",
      INIT_06 => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFBBFFFFFFFFFFFFFFF1CFFF",
      INIT_07 => X"FFFFF01E0ABFFFFFFFEA7FFFFFF07E0BFFFFFFFFEAFFFFFFFFFFFFFFF213FFFF",
      INIT_08 => X"0BFFFFFFFFEBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F03FFFFFFFF9F7F",
      INIT_09 => X"FFFFFFFFFAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_0A => X"FEE8FFFFFFFFFFF81F07FFFFFFFFE77FFFFFF01E06BFFFFFFFEA7FFFFFF07E0B",
      INIT_0B => X"FFFFFFE07C1FFFFFFFFFE5FFFFFFC1F80FFFFFFFFFB3FFFFFFFFFFFFFFF1CFFF",
      INIT_0C => X"FFFFF01E07BFFFFFFFAA7FFFFFF07E0BFFFFFFFFDAFFFFFFFFFFFFFFF213FFFF",
      INIT_0D => X"1AFFFFFFFFDBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F03FFFFFFFFFD7F",
      INIT_0E => X"FFFFFFFFEAFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_0F => X"FEE8FFFFFFFFFFF81F017FFFFFFF8B7FFFFFF01E05FFFFFFFFE27FFFFFF07E0B",
      INIT_10 => X"FFFFFFE07C100000000005FFFFFFC1F800000000006BFFFFFFFFFFFFFFF1CFFF",
      INIT_11 => X"FFFFF01E0F000000000A7FFFFFF07E080000000012FFFFFFFFFFFFFFF213FFFF",
      INIT_12 => X"17FFFFFFFFA3FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0680000000097F",
      INIT_13 => X"FFFFFFFFF6FFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFE5FFFFFFC1F8",
      INIT_14 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFF57FFFFFF01E00DFFFFFFFE87FFFFFF07E03",
      INIT_15 => X"FFFFFFE07C17FFFFFFFFF9FFFFFFC1F81FFFFFFFFFEBFFFFFFFFFFFFFFF1CFFF",
      INIT_16 => X"FFFFF01E0FFFFFFFFFEA7FFFFFF07E0FFFFFFFFFFAFFFFFFFFFFFFFFF213FFFF",
      INIT_17 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFFFFFFFFF7F",
      INIT_18 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFF5FFFFFFC1F8",
      INIT_19 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E03FFFFFFFFFE7FFFFFF07E07",
      INIT_1A => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_1B => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E07FFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_1C => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_1D => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_1E => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_1F => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_20 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_21 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_22 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_23 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_24 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_25 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_26 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_27 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_28 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_29 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_2A => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_2B => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_2C => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_2D => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_2E => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_2F => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_30 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_31 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_32 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFF77FFFFFF01E0BFFFFFFFFFE7FFFFFF07E0F",
      INIT_33 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_34 => X"FFFFF01E07FFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_35 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_36 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_37 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_38 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_39 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_3A => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_3B => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_3C => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_3D => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_3E => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_3F => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_40 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_41 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_42 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_43 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_44 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_45 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_46 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_47 => X"FFFFFFE07C1FFFFFFFFFF9FFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_48 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_49 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_4A => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFF9FFFFFFC1F8",
      INIT_4B => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_4C => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_4D => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_4E => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_4F => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_50 => X"FEE8FFFFFFFFFFF81F17FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_51 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_52 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_53 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_54 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_55 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_56 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_57 => X"FFFFF01E0FFFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_58 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_59 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_5A => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_5B => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_5C => X"FFFFF01E07FFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_5D => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFFFFFFFFF7F",
      INIT_5E => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_5F => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_60 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_61 => X"FFFFF01E07FFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_62 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_63 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_64 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_65 => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_66 => X"FFFFF01E07FFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_67 => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_68 => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_69 => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFFFFFE7FFFFFF07E0F",
      INIT_6A => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFF",
      INIT_6B => X"FFFFF01E07FFFFFFFFFE7FFFFFF07E0FFFFFFFFFFEFFFFFFFFFFFFFFF213FFFF",
      INIT_6C => X"1FFFFFFFFFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_6D => X"FFFFFFFFFEFFFFFFFFFFFFFFF213FFFFFFFFFFE07C1FFFFFFFFFFDFFFFFFC1F8",
      INIT_6E => X"FEE8FFFFFFFFFFF81F07FFFFFFFFFF7FFFFFF01E0FFFFFFBFFFE7FFFFFF07E0F",
      INIT_6F => X"FFFFFFE07C1FFFFFFFFFFDFFFFFFC1F81FFFFFFFF3FBFFFFFFFFFFFFFFF1CFFF",
      INIT_70 => X"FFFFF01E0FFFFFF5FFFE7FFFFFF07E0FFFFFFFF9FEFFFFFFFFFFFFFFF023FFFF",
      INIT_71 => X"1FFFFFFFCFFBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFFF7F",
      INIT_72 => X"FFFFFFC6FEFFFFFFFFFFFFFFFAC3FFFFFFFFFFE0FC1FFFFFC7FFFDFFFFFFC1F8",
      INIT_73 => X"FEE8FFFFFFFFFFF81F17FFFFFFFFF8FFFFFFF01E0FFFFFC4FFFE7FFFFFF07E0F",
      INIT_74 => X"FFFFFFE0FC1FFFFFA3FFFDFFFFFFC1F81FFFFFFF1DFBFFFFFFFFFFFFFFF1CFFF",
      INIT_75 => X"FFFFF01E07FFFF1CFFFE7FFFFFF07E0FFFFFFF1EFEFFFFFFFFFFFFFFF7E3FFFF",
      INIT_76 => X"1FFFFFFE79FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFFFFC5FF",
      INIT_77 => X"FFFFFCB2FEFFFFFFFFFFFFFFFBC3FFFFE7FFFFE1F41FFFFF39FFFDFFFFFFC1F8",
      INIT_78 => X"FEE8FFFFFFFFFFF81F07FFFFFFFF1EFFFFFFF01E07FFFCEAFFFE7FFFFFD07E0F",
      INIT_79 => X"BFFFFFE1D8400002FC0000FFFFFFC1F81FFF9FF9D7FBFFFFFFFFFFFFFFF1CFFF",
      INIT_7A => X"FFFFF01E07FFF8F6FFFE7DFFFF607E0FFFFFF1DAFEFFFFFFFFFFFFFFCC43FFFF",
      INIT_7B => X"1FFE2FF765FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFFFFFFEBBFF",
      INIT_7C => X"FFFFE762FEFFFFFFFFFFFFFFD043FFFD8FFFFFE36BC00001EF0001FFFFFF81F8",
      INIT_7D => X"FEE8FFFFFFFFFFF81F07FFFFFFF1D8FFFFFFF01E07FFF7C67FFEFFFFFDE07E0F",
      INIT_7E => X"0FFFFFE697FFFFFC85FFFFFFFFFFC1F81FF8EFE784FBFFFFFFFFFFFFFFF1CFFF",
      INIT_7F => X"FFFFF01E07FFEB43FFFE6DFFFDD07E0FFFFFCF04FEFFFFFFFFFFFFFFE8E3FFFA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal ena_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFF80000000003FFFFFFFFFFF8",
      INITP_01 => X"FFFFFFFFFFF8000000001FFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFC0000000007FFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FC000000007FFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFE0000000007FF",
      INITP_04 => X"000000001FFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFE000000003FFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFF000000001FFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFF8000007FFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFE0000017FFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFF0000007FFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777777755555333333355440022",
      INIT_01 => X"8888888888888888666644220022FFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"5553333155EE0022224488888888888888888888888888888888888888888888",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997777777755",
      INIT_04 => X"8888888888888888888888888888888888866644000033FFDDDDFFFFFFFFFFFF",
      INIT_05 => X"BB99997777777755555533333175440022446688888888888888888888888888",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"4444444444444422000066FFFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"33333355EE220000224444444444444444444444444444444444444444444444",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB99999977777775555533",
      INIT_0D => X"4444444244444444444444444444442200000055FFDDDDDDFFFFFFFFFFFFFFFF",
      INIT_0E => X"9999777755555555333331335586000022224444444444444444444444444444",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"4420000055FFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"0022444444444444444444444444444444444444444444444444444444444444",
      INIT_14 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999977777755555533533333558800",
      INIT_15 => X"44444444444444444422000066FFFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"553333333355EE20002022444444444444444444444422444444444444444444",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB99997777777755",
      INIT_18 => X"44444444424244444444444444444444442200000055FFDDDDDDFFFFFFFFFFFF",
      INIT_19 => X"BB99997777775555555533333333556600002242444444444444444444444444",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"00000000000000004255DDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"533333335555A822000000000000000000000000422222222222222200000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBB999977777777555555",
      INIT_21 => X"4222224220000000000000000000000000AADDFFDDDDFFDDFFFFFFFFFFFFFFFF",
      INIT_22 => X"9999997777775555533333333375114400000000000000000000000022422222",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBDDBBBB99",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"0000AADDFFDBDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"4400000000000000000000000022424222222222422000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999977777777555553333333335511",
      INIT_29 => X"000000000000000000004455DDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"5555533333335533882000000000000000000000002042222222222222220000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99997799777755",
      INIT_2C => X"22222222222220000000000000000000000000AADDFFDDDDDDDDFFFFFFFFFFFF",
      INIT_2D => X"BB9999997777775755555353333333750E440000000000000000000000002222",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"EEEEEE11111155DDDDFFBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"553333333333555511CCCCCCCACACACACCCCCC862242424242424222CCECEEEE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB999999997777555555",
      INIT_35 => X"2222442264EEECEEEE0E0E1111113397DDDDDDBBDDDDDDFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"9999997777775555555533333333535533EECACACACCCACCCACACACA42424242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB99",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"99DDDDDDBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"55330ECCCACACACACCCCCACAAA424242424242422266EEEEEEEE0E0E11111133",
      INIT_3C => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBB99999999777777555555533333333333",
      INIT_3D => X"EEEEEE0EEE11113355DDDDFFBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"5555555333333133555511CCCACCCACCCCCACACACC662222424242424222CCEE",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB99999999777755",
      INIT_40 => X"42424242422266EEECEEEEEEEE1111113399DDDDDDBBDDDDDDDDFFDDFFFFFFFF",
      INIT_41 => X"BB9999999977777755555555333333335355330ECCCACCCACACACACCAACC2242",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"9999B9BBBBDDDDDBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"55555333333333333333335353335333333375AA224242424242422233997799",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB999999997777757755",
      INIT_49 => X"4244222288997797999999BBBBDBDDBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_4A => X"9999997777775555555553533333333333333353333333333333533344224242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBB",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"DDBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"33333333553333333333335533424242424242422288997799999999BBBBDBDD",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDDDDDDDBBDDBBBB99999999777777557555555333333331",
      INIT_51 => X"77999999B9BBBBDDBBDDBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"555555333333333333333353333333333333333355AA22424242424222225377",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDDDBBBB99999999777755",
      INIT_54 => X"42424242422088977799999999BBBBDDDDBBBBBBDDDDDDDDDDFFFFFFFFFFFFFF",
      INIT_55 => X"BBBB999999777777575555555533333333333333535353333333333353334222",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBB",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"777777999999BBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"55555553333333333333333333333333331155A8224242424242422211775577",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB99BB99997777777755",
      INIT_5D => X"424242228877557777777799999999BBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_5E => X"BB99999977777755555555553353333333333333333331333311331142424242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDBBBBBB",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"BBBBBBDDDDDDDDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"33333333333333333333333331224242424242422286775577777777999999BB",
      INIT_64 => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB9999997777775555555553335333",
      INIT_65 => X"557777777799999999BBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"775555555533333333333333333333333333333153AA20444242424242203375",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBB99BB9999777777",
      INIT_68 => X"42424222422288775557777777999999BBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_69 => X"BBBB999999997777777755555553333333333333333333333333333333114242",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBB",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"777777999999BBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"55555555553333333333333333333333333355AA224242424242422211777577",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBB9999997777777755",
      INIT_71 => X"4242422288775577777777999999BBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"BB99999977777777555555553353333333333333333333333333331142224242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"BBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"3333333333333333333333331142224242424242226677557777777799999999",
      INIT_78 => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB9999997777777755555555535333",
      INIT_79 => X"55777777779999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"775555555555553333333333333333333333333353AA22424242424222223375",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB9999777777",
      INIT_7C => X"42424242422288775577777777999999BBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFF",
      INIT_7D => X"BBBB999999997777777755555555535333333333333333333333333333334222",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBB",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(44),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal ena_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_03 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_08 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0D => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"7799999999BBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"75555555555555555333333333333333333355AA222222422222442033777777",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999999777777",
      INIT_05 => X"22224222889757777779999999BBBBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"BB99999999997777777755555555555555533333333333333333333342222222",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBB",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"BBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"553333333335333333333355332222222222222222887777777777999999BBBB",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB9999999999777777755555555555",
      INIT_0D => X"77777799999B99BBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"777777555555555555553333333333333333333355AA22442222222222223377",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB9999999977",
      INIT_10 => X"2222224242228877757777799999999BBBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_11 => X"BBBBBBBB99999977777777775555555555555555333333333333333333334222",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"7799999999BBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"77775555555555555555535355533335333375AA224242424242422233777777",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB99999999777777",
      INIT_19 => X"42424222889977777799999999BBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"BBBB999999997777777755555555555555555553535353533333333322424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBB",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"BBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"555555535333533353533355332242424242424222869777777799999999BBBB",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBBBB99999999777777775555555555",
      INIT_21 => X"77777799999999BBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"777777557755555555555555335353535355533355AA22424242424242205577",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBBBBBB9999999977",
      INIT_24 => X"424242424222887777777799999999BBBBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_25 => X"BBBBBB9999999999777777775555555555555555555355535333335353332242",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"999999BBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"77777777775555555555555555555555555577CA224242424242422233997799",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB9999999977",
      INIT_2D => X"424242228899779999999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"BBBBBB9999999999777777775757555555555555555555555555555342222242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBB",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"BBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"55555555555555555555555533424242424242422288997799999999BBBBBBBB",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB999999999977777777777755",
      INIT_35 => X"7799999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"997777777777775555555555555555555555555577AA22424242424222205577",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBB999999",
      INIT_38 => X"4242424242228899779999999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_39 => X"DDBBBBBBBB999999999977777777775755555555555555555555555555534442",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDD",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"77777777777755555555555555555555555577AA222242424242422033997799",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB9999999977",
      INIT_41 => X"4242422288997799999999BBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"BBBBBBBB99999999777777777777555555555555555555555555553342224242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBB",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"BBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"55555555555555555555555533224242424242422288997799999999BBBBBBBB",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB999999999977777777777755",
      INIT_49 => X"7799999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"997777777777775555555555555555555555555577AA22424242424242205577",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBB999999",
      INIT_4C => X"42424242422288997799999999BBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_4D => X"DDBBBBBBBB999999999977777777777755555555555555555555555555552242",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDD",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"99BBBBBBBBBBBBDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"99777777777777777777777777777777777799CA224242424242442253999999",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBBBB999999",
      INIT_55 => X"4242422288BB999999BBBBBBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"BBBBBBBBBBBB9999999977977777777777777777777777777777775542424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBB",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"77777777777777777777777755424242424242422288BB9999999BBBBBBBBBBB",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBB99999999997777777777",
      INIT_5D => X"999999BBBBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"999999777777777777777777777777777777777797CA20424242424242205599",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBBBB99",
      INIT_60 => X"42424242422288BB999999BBBBBBBBBBBBDDDDDDDDDDFFDDFFFFFFFFFFFFFFFF",
      INIT_61 => X"DDBBDDBBBBBBBBBB999999997777777777777777777777777777777777554242",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"99BBBBBBBBBBDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"99999977777777777777777777777777777799CA224242424242422055999999",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBBBB999999",
      INIT_69 => X"4242442288BB999999BBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"DDBBBBBBBBBB9999999999997777777777777777777777777777775544222242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDD",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"DDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"77777777777777777777777755422242424242422288BB999999BBBBBBBBBBBB",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBBBB999999999999777777",
      INIT_71 => X"999999BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"999999999999777777777777777777777777777799CA20424242424242205599",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDBBBBBBBB99",
      INIT_74 => X"42424242422288BB999999BBBBBBBBBBBBDDDDDDDDDDFFDDFFFFFFFFFFFFFFFF",
      INIT_75 => X"DDDDDDBBBBBBBBBB999999999999777777777777777777777777777777552242",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"BBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"999999999999999999777797777777777777B9CC224242424242422055BB9BBB",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBBBBBB99",
      INIT_7D => X"4242422288DB99BBBBBBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DDDDBBBBBBBBBBBB999999999999999999997777777777777777777742224242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(45),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal ena_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_02 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_07 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0C => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"DDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"99999999997777777777779977424242424242422288BB99BBBBBBBBBBBBDDDD",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDDDBBBBBBBBBBBB99999999999999",
      INIT_05 => X"99BBBBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"BB9999999999999999999999777777777777777799CC224242424242422077BB",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBBBB",
      INIT_08 => X"424242424222A8BB99BBBBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"DDDDDDDDBBBBBBBBBBBB99999999999999999999777777777777777797774242",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"BBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"BB9999999999999999999997997797799777BBCC224242424242420055BBBBBB",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDBBBBBBBBBBBBBB",
      INIT_11 => X"4242422288DDB9BBBBBBBBBBBBDDDDDDDDDDFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"DDDDDDBBBBBBBBBBBB9999999999999999999979997779997779997722224242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDD",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"DDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"99999999799979779999999977224242424242422288DBB9BBBBBBBBBBBBDDDD",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDDDDDBBBBBBBBBBBBBB9999999999",
      INIT_19 => X"BBBBBBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"BBBBBB999999999999999999999977997997777799CC204242424242422077BB",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDBBBBBBBBBB",
      INIT_1C => X"424242424222AABB99BBBBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"DDDDDDDDBBBBBBBBBBBBBBBB9999999999999999999999999999979797774242",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"BBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"BBBBBBBB9999999999999999999999999999BBCC204242424242420075BBBBBB",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDDDDDBBBBBBBBBB",
      INIT_25 => X"4242422288DDBBBBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DDDDDDDDBBBBBBBBBBBBBBBB9999999999999999999999999999997742224242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"DDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"99999999999999999999999977424242424242422288DDBBBBBBBBBBDDDDDDDD",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDBBBBBBBBBBBBBBBB999999",
      INIT_2D => X"BBBBBBBBBBDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"BBBBBBBBBBBB9999999999999999999999999999BBCC004242424242422077BB",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDBBBB",
      INIT_30 => X"424242424220AADDBBBBBBBBBBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"DDDDDDDDDDDDBBBBBBBBBBBBBBBB999999999999999999999999999999974242",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"BBDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"BBBBBBBBBBBBBBBBBB999999999999999B99DDCC224242424242420077DDBBBB",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDBBBBBB",
      INIT_39 => X"42424222A8DDBBBBBBDDDDDDDDDDDDDDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"DDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBB999999999999999999BB9942224242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"DDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"BB99999999999999999999BB99424242424242422288DDBBBBBBDDDDDDDDDDDD",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBB",
      INIT_41 => X"BBBBDBDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"BBBBBBBBBBBBBBBB99BBBB999999999999999999BBCC004242424242222077BD",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"424242424220AADDBBBBBBDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"DDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBB9999999999999999B9BB992242",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"DDDDDDDDDDDDDDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BDDCC224242424242420077DDBBDD",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDDDDDDDDBBBB",
      INIT_4D => X"42424222AAFDBBDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"DDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9944224242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"BBBBBBBBBBBBBBBBBBBBBBBB99222242424242422288DDBBDDDDDDDDDDDDDDDD",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBB",
      INIT_55 => X"BBDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"DDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDDCC004242424242422099DD",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDD",
      INIT_58 => X"424242424220AADDBBDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB994242",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"DDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"DDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDDEC204242424242420077DDDDDD",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDD",
      INIT_61 => X"42424222A8FFDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"DDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9942224242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"BBBBBBBBBBBBBBBBBBBBBBBB99222242424242422288FFDDDDDDDDDDDDDDDDDD",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDBBBBBBBBBB",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"DDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDDEC004242424242422099DD",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDD",
      INIT_6C => X"424222424220AAFDBDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFDDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB994242",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"DDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"DDDDDDDDBBDDDDBBBBBBBBBBBBBBBBBBBBBBFFEE204242424242420077DDDDDD",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDD",
      INIT_75 => X"4242422288FFDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFDDDDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9922224242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"BBBBBBBBBBBBBBBBBBBBBBDD99222242424242422288FFDDDDDDDDDDDDDDFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDBBBB",
      INIT_7D => X"DDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBDDEE204242424222222099DD",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(46),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(46)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal ena_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_01 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_06 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0B => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INIT_00 => X"424222424220AAFFDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFDDDDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBDBBB4242",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"DDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBFFEE204242424242420097FFDDDD",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDD",
      INIT_09 => X"42424222AAFFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB44224242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDBB4222424242424222AAFFDDDDDDDDDDDDFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"DDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE004242424222222099DD",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_14 => X"424242424220AAFFDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB4242",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"DDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE204242424242420097FFDDDD",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDD",
      INIT_1D => X"42424222AAFFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB44224242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDBB4222424242424222A8FFDDDDDDDDFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"DDDDDFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE004242424222420099DD",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_28 => X"424242424220AAFFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB4222",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE204242424242420099FFDDFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"42424222AAFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB44224242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDBB2222424242424222AAFFDDFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFDDDDDDDDDDDD",
      INIT_39 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE004242424242422099FF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"424242424220AAFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB4222",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE204242424242420099FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42424222AAFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB42224242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDFFBB2222424242424222AAFFDDFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDD",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEE004242424242220099FF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"424242424220AAFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDD2222",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFDDFFFFFDDFFDDDFFEE204242424242420099FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFBB42422242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFDDFFDB2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFEE0042424242424200B9FF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"424242424220AAFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFDD4222",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422200BBFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(47),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(47)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_05 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0A => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0F => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2242424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422200BBFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2242424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422200BBFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB42224242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422220BBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD44224242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"424222424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4442",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4442",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(48),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(48)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal ena_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_04 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0044424242424200BBFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0044424242422220BBFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00444242424242209BFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0044424242424220BBFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB44224242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0044424242424220BBFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0044424242424220BBFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(49),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(49)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal ena_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_03 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_08 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0D => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(50),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(50)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal ena_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_02 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_07 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0C => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(51),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal ena_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_01 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_06 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0B => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INIT_00 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(52),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(52)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal ena_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_05 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0A => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0F => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(53),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(53)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8001AFF684FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFFF8BE0FF",
      INIT_01 => X"FFFFDF04FEFFFFFFFFFFFFFFF0E3FFFD0FFFFFED0FFFFE6F43FFFE2FFFFE61E0",
      INIT_02 => X"FEE8FFFFFFFFFFF81F07FFFFFC6FD07FFFFFF01E07FFF7E1FFFCE7FFD3F07E0F",
      INIT_03 => X"0FFFFFCBFFE1FFFEFFE1FFFFFFFDBFFF8006AFFF02FBFFFFFFFFFFFFFFF1CFFF",
      INIT_04 => X"FFFFF01E0FFFFFC3BFFB4BFFA1F07E0FFFFFFF84FEFFFFFFFFFFFFFFF0E3FFFE",
      INIT_05 => X"7FF02FCFC2FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFFF06FE07F",
      INIT_06 => X"FFFFFF04FEFFFFFFFFFFFFFFF0E3FFFF0FFFFFFFFFC1FF67FFE0FE7FFFF84000",
      INIT_07 => X"FEE8FFFFFFFFFFF81F07FFFFC1BFE07FFFFFF01E0FFFFBF33FF28FFF87F07E0F",
      INIT_08 => X"0FFFFFFFFFE3FFE7FFE0FFFFFFF83FFFFFF82FE7837BFFFFFFFFFFFFFFF1CFFF",
      INIT_09 => X"FFFFF01E0FFFF7E8FFE51FFE0FF07E0FFFFFFF04FEFFFFFFFFFFFFFFF0E3FFFE",
      INIT_0A => X"00002CE3E1FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFFFA42FE07F",
      INIT_0B => X"FFFFFF04FEFFFFFFFFFFFFFFF0E3FFFE0FFFFFFFFFE1FFCFFFE0FFFFFFF40000",
      INIT_0C => X"FEE8FFFFFFFFFFF81F17FFFE1354E07FFFFFF01E0FF1F9F0FFDE0FFF07F07E0F",
      INIT_0D => X"0FFFFFFFC1E16F3FE6E0EFFFFFF83FFFFFF8217BC17BFFFFFFFFFFFFFFF1CFFF",
      INIT_0E => X"FFFFF01E0FE0FEF49FCE3FFF1FF07E0FFFFFE306FEFFFFFFFFFFFFFFF0E3FFFE",
      INIT_0F => X"FFF827BBF33BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFCC83BE0FF",
      INIT_10 => X"FFFFF306FEFFFFFFFFFFFFFFF0E3FFFE1FFFFFE061E172FFFFE072FFFFF83FFF",
      INIT_11 => X"FEE8FFFFFFFFFFF81F07FFFBA0E6E0FFFFFFF01E07DF7E7C7FDE1FFF0FF07E0F",
      INIT_12 => X"1FFFFFE0D1E13FFF0CE139FFFFF83FFFFFF81CC3E1FBFFFFFFFFFFFFFFF1CFFF",
      INIT_13 => X"FFFFF01E07F3007E4FBC1FFE3FF07E0FFFFFF306FEFFFFFFFFFFFFFFF0E3FFFE",
      INIT_14 => X"9FB81B7FF0BBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFF41CEE0FF",
      INIT_15 => X"FFFFF306FEFFFFFFFFFFFFFFF0E3FFFE1FFFFFE0A9E1801F68E100FFFFF83077",
      INIT_16 => X"FEE8FFFFFFFFFFF81F07FFFF839FE0BFF3FFE0780FAD3F3C2FDE7FFE9FF07E0F",
      INIT_17 => X"1FFFFFE1D5E3FFDE94E1FEFFFFF830D09F7834BFE09BFFFFFFFFFFFFFFF1CFFF",
      INIT_18 => X"EDFFFF820EF07FFC2F7FBFFF7FF07E0FFFFFF306FEFFFFFFFFFFFFFFF0E3FFFE",
      INIT_19 => X"1FF8AFE1F09BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFF87BFE1BF",
      INIT_1A => X"FFFFF306FEFFFFFFFFFFF3FFF0C3FFFE1FFFFFE0ABC1FFFDC3E0FFFFFFF83338",
      INIT_1B => X"FEE8FFFFFFFFFFF81F07FFFF8B7EF0FF92FFFFFC0C518000775FFFFFFFF07E0F",
      INIT_1C => X"1FFFFFE1C4000058A400003FFFF83C481FF86000005BFFFFFFFFFFFFFFF1CFFF",
      INIT_1D => X"4000000E0FA07FFC1BAFFFF7FFF07E0FFFFFF306FEFFFFFFFFFFEDFFF0E7FFFE",
      INIT_1E => X"1F787FFFF86BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFF8CFEF0FF",
      INIT_1F => X"FFFFF306FEFFFFFFFFFFD2FFF07FFFFE1FFFFFE343E1FF9F43E0FFFFFFF83F08",
      INIT_20 => X"FEE8FFFFFFFFFFF81F17FFF75BFFE07F00FFFFEC05FFFFFF3B57FFFFFFF07E0F",
      INIT_21 => X"1FFFFFE77FC1F19B7FE0F8FFFFF83C1C1E587FFFF83BFFFFFFFFFFFFFFF1CFFF",
      INIT_22 => X"C0FFFE1207FFFFFF4F880213FFE77E0FFFFFF306FEFFFFFFFFFFE10000000FFE",
      INIT_23 => X"1CB8BFFFFE33FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFCFA9FFE1FF",
      INIT_24 => X"FFFE7306FEFFFFFFFFFFA0000001F7FE1FFFFFEFFFE3FFB7FFE0FFFFFFF83E1C",
      INIT_25 => X"FEE8FFFFFFFFFFF81F07FFA7D3FEC17FC0FFFFEE03FFFFFF8EFFFAF3FFFDFE0F",
      INIT_26 => X"1FFFFFFFFFE1FC7FFFE0FFFFFFF83E081D5860007C63FFFFFFFFFFFFFFF1CFFF",
      INIT_27 => X"F0FFFFDE07EF7FFFFE000337FFF3FE0FFFFC3306FEFFFFFFFFFFC0FFF07F0FFE",
      INIT_28 => X"1AB84F1F1F13FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FF7BEFFCC1FF",
      INIT_29 => X"FFFA3306FC6FFFFFFFFFE0FFF0FFFE7E1FFFFFFFE1E11EFFFEE0DCFFFFF83F04",
      INIT_2A => X"FEE8FFFFFFFFFFF81F07FFE1C0FCC17FE1FFFFBE0FFEFFF7D7FFC7FFFFEFFE0F",
      INIT_2B => X"1FFFFFE0FDE1ABFFFFE077FFFFF83F8605784EDFDEBBFFFFFFFFFFFFFFF1CFFF",
      INIT_2C => X"E1FFFBBE07A93FFFEBFFC7FDFF9A7E0FFFFE9307FB9FFFFFFFFFE0FFF0FFFDBF",
      INIT_2D => X"1BF85FEFDF0BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FDC2DCC1C1FF",
      INIT_2E => X"FFDD5307F147FFFFFFFFE0FFF0FFFA5E0FFFFFE171E11FFF4EE12DFFFFF83F06",
      INIT_2F => X"FEE8FFFFFFFFFFF81F07FF617CBDC17FE0FFF07E07DE9FF1F783C7FDFF467E0F",
      INIT_30 => X"0000FFE0FDE17FFF87E139FFFFF83F0CBEF85EFFDF8BFFFFFFFFFFFFFFF1CFFF",
      INIT_31 => X"F87FF07E07B97FFFBD01C7FBFE9C7E0FFFCEF307FE87FFFFFFFFE0FFF0C3F420",
      INIT_32 => X"B9785F501787FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FF01E3FFC1BF",
      INIT_33 => X"FF153307FF07FFFFFFFFE0FFF0C3E81E0FFFFFE171E17FFFF3E139FFFFF83F82",
      INIT_34 => X"FEE8FFFFFFFFFFF81F07F7F00FF801FFF07FF01E07F07FFFFF37C7FEFD0C7E0F",
      INIT_35 => X"0001FFE7B9E17FFEBFE139FFFFF8378276384AAFFFE5FFFFFFFFFFFFFFF1CFFF",
      INIT_36 => X"F87FF06E065800007DFFC7FEFA187E0FFF6AF307CC03FFFFFFFFE0FFF0E3E000",
      INIT_37 => X"DAB847100003FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07F7FFF807C0FF",
      INIT_38 => X"FEF9F305DE07FFFFFFFFE0FFF8E3FFFF1FFFFFEF39E30005DCE082FFFFF83783",
      INIT_39 => X"FEE8FFFFFFFFFFF81F07FFFFFFFC01FC1CFFF0DE0FC23FFEBFFFC7FCFC107E0F",
      INIT_3A => X"1FFFFFEE1FC0FFFB8FC0FFFFFFF833C7A4B86E0FFFC7FFFFFFFFFFFFFFF1CFFF",
      INIT_3B => X"FC3FF35605F83FFF5EDDC3FDF8707E0FFFD6F305BF01FFFFFFFFE0FFF8E3FFFE",
      INIT_3C => X"59B87FFF03E1FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07F107FFFF8001",
      INIT_3D => X"FB89F305FF43FFFFFFFFE0FFF8E3FFFE1FFFFFFE1FE1FFFF87E1FFFFFFF833C1",
      INIT_3E => X"FEE8FFFFFFFFFFF81F07F7ECE3FF87FE383FEEBE07FE7DFEBD6DC3FD7C307E0F",
      INIT_3F => X"1FFFFFF00000007C0000000FFFF833F1AFB87FFF07F3FFFFFFFFFFFFFFF1CFFF",
      INIT_40 => X"F83FFF5E037F2BB0EEF3C3FFFC307E0FFD33F305FF83FFFFFFFFE0FFF8C3FFFE",
      INIT_41 => X"13B87FFF07FEFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFF9F6E783FF",
      INIT_42 => X"FA4FF305F7E0FFFFFFFFE0FFFC43FFFE1FFFFFFFFFFFFF3FFFFFFFE7FFF831E1",
      INIT_43 => X"FEE8FFFFFFFFFFF81F07FFFDE47383FFFE7FFEFE055FD669F53F41FEFAE07E0F",
      INIT_44 => X"1FFFFFFFFFFFFFE9FFFFFFFFFFF831E067B8600706FFFFFFFFFFFFFFFFF1CFFF",
      INIT_45 => X"FC1FEDFE07B7EBFFFA1FC1FE3D707E0FFC2FF305FFC1FFFFFFFFE0FFF843FFFE",
      INIT_46 => X"3FB86FF307FF7FFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFF9FF782BF",
      INIT_47 => X"E06FF307FBE07FFFFFFFE0FFFC63FFFE1FFFFFFFFFFFFFE2FFFFFFFFFFF830F8",
      INIT_48 => X"FEE8FFFFFFFFFFF81F07FFFF33FB847FFC1FD35E0FE7FDFFDE0001FE3FF07E0F",
      INIT_49 => X"1FFFFFFA012033C1D00003FFFFF830F86FB87FF307BEFFFFFFFFFFFFFFF1CFFF",
      INIT_4A => X"FE1FA61E07FDFEBFBE1FC1FF7FF07E0FF1DFF305FDF87FFFFFFFE0FFF8E3FFFE",
      INIT_4B => X"7FB87FF307FF7FFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFEE0BFF0E7F",
      INIT_4C => X"C0BFF305FEF43FFFFFFFE0FFFC63FFFE1FFFFF81F04BC7E0F3FF11FFFFF831E0",
      INIT_4D => X"FEE8FFFFFFFFFFF81F17FFFE1FFB0E7FFF0F5C1E07FFF9DFBE1FC1FF9FF07E0F",
      INIT_4E => X"1FFFFFE07C1FF7F853FFF9FFFFF83170EFB87FF307EFBFFFFFFFFFFFFFF1CFFF",
      INIT_4F => X"FE0FB81E07FEFC5FDE1FE1FF1FF07E0F833FF305FCF87FFFFFFFE0FFF843FFFE",
      INIT_50 => X"2FB87F7307E7FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFDA0FF7047F",
      INIT_51 => X"077FF305FE7E1FFFFFF9E0FFF843FFFE1FFFFFE07C1FF37C29FFFDFFFFF830E0",
      INIT_52 => X"FEE8FFFFFFFFFFF81F07FF3F07F7857FFF1D501E0FFEF85FFE12F1FF1FF07E0F",
      INIT_53 => X"1FFFFFE07C1F57BF17BFFDFFFFF831A66FB87FF30773FFFFFFFFFFFFFFF1CFFF",
      INIT_54 => X"FF82301E07F7F85FEE3EE3FF8FF07E0502FFF305FEFD3FFFFFF6E0FFFC03FFFE",
      INIT_55 => X"1FB87FCB0403FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F17FFFF87FF8B7F",
      INIT_56 => X"0CFFF305FEFE0FFFFFF960FFFC27FFFE1FFFFFE07C135F7E8FBFFDFFFFF831C3",
      INIT_57 => X"FEE8FFFFFFFFFFF81F05FFDF41F78B7FFF0CE01E0FFC787FEE36E3FFCFF07E2A",
      INIT_58 => X"1FFFFFE07C19FFFFE2CFFDFFFFF8338E37B87CFF07FFFFFFFFFFFFFFFFF1CFFF",
      INIT_59 => X"FFC1D01E0FFEB8502E1FE1FFCFF07E1C07FFF305FEFF97FFFFF0C0FFF03FFFDE",
      INIT_5A => X"8BB8785803FE7FFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F07FFFF83BE0F7F",
      INIT_5B => X"1A0013051EFFCFFFFFFF6FFFF83FFFFE1FFFFFE07C47EFCED1F405FFFFF83607",
      INIT_5C => X"FEE8FFFFFFFFFFF81F05007FE1A61F7FFF83F01E0FFA38600E3FE0FF87F07E78",
      INIT_5D => X"1FFFFFE0705D97BFEC7D2DFFFFF83F1F1AB8AFFF07FFFFFFFFFFFFFFFFF1CFFF",
      INIT_5E => X"FF81F01E09F538700E16E0FFC7F07E603FFFFB05C6FFA3FFFFC0000014001FFE",
      INIT_5F => X"C7B86000001EFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F05BF9BF04F0F7F",
      INIT_60 => X"3C001B0536FFC7FFFFFFFFFFFC3FFF7E1FFFFFE1DBEE7D7FFA2E45FFFFF83C0F",
      INIT_61 => X"FEE8FFFFFFFFFFF81F05400BE8EF3D7FFF01F01E0EE2F83FFE17E0FFCFF07E60",
      INIT_62 => X"1FFFFF81FEF1B2D1FE8B15FFFFF83E3FEEB8FFFF07FFFFFFFFFFFFFFFFF1CFFF",
      INIT_63 => X"FE83F01E0EA1F87FFF0EF8FFC3F07DF070001B050EFFF3FFFFFFFFFFBC7FFFFE",
      INIT_64 => X"D2B8FFFF07FFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050007F47C157F",
      INIT_65 => X"38001B0516FFF8FFFFFFFFFFDC3FFFFE1FFFFFFF8606E7A6FFA2D1FFFFF8381B",
      INIT_66 => X"FEE8FFFFFFFFFFF81F050006F81C157FFF10F01E0F400001FF8E70FFC3E07FF0",
      INIT_67 => X"1FFFFF83C01BFD42BFF8A1FFFFF83C17F1B8FFFF07FFFFFFFFFFFFFFFFF1CFFF",
      INIT_68 => X"FE29F01E07FFF87FCF0F70FFC1C77CE0F0001B0506FFFDFFFFFFFFFF5C1BFFFE",
      INIT_69 => X"FB784FF3053BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0500027E2C197F",
      INIT_6A => X"F0001B0506FFFEFFFFFFFFFF9C13FFFE1FFFFFF0006FBF85DFFF2BFFFFF83C29",
      INIT_6B => X"FEE8FFFFFFFFFFF81F0500F37F1C797FFC14701E07FFF87FFF8AF07FF0FF7EE0",
      INIT_6C => X"1FFFFFF8033DFE85FFFEEBFFFFF8303BF4B85FF307E3FFFFFFFFFFFFFFF1CFFF",
      INIT_6D => X"F878E01E07FFF87FDF0A787FE01FFEF070001B0506FFFFBFFFFFFFFE7C1BFFFE",
      INIT_6E => X"FBF85FF307FBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0500B9FF80397F",
      INIT_6F => X"E0001B0506FFFFDFFFFFFFFE3F13E7FE1FFFFFF01DFDDF863BFF98FFFFF830D9",
      INIT_70 => X"FEE8FFFFFFFFFFF81F050709DFC0397FE8BA201E08007844FF0EFCFFE01B7EE1",
      INIT_71 => X"1FFFFFFBEFFBE75BFEBFF73FFFF830787D78781307CBFFFFFFFFFFFFFFF1CFFF",
      INIT_72 => X"D07C301E07FFB878FF0E787FE02E7EE9A0001B0506FFFFFFFFFFFFFCFE0BEE3F",
      INIT_73 => X"3FB86A1307CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050EB84FA0F97F",
      INIT_74 => X"E0001B0506FFFFEFFFFFFFFEFE1FF9C21FFFFFF8FFCED7BDFC47FEE7FFF83DF8",
      INIT_75 => X"FEE8FFFFFFFFFFF81F0513F86FD0517FE1FF101E07FFB87FFF0A783FF07C7EFF",
      INIT_76 => X"1FFFFFFFFED7FFFBFFEFFFDDFFF83BB89FF86F1307CBFFFFFFFFFFFFFFF1CFFF",
      INIT_77 => X"80FE381E0C00B871D70E7C3FF8FC7DF9E0001B0506FFFFF7FFFFFFF87F87FF38",
      INIT_78 => X"3FD866D307CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0517D837E0497F",
      INIT_79 => X"E0001B0506FFFFFBFFFFFFF4FF0FFFE601FFFFFFEF8800700000FFF87FF83DF8",
      INIT_7A => X"FEE8FFFFFFFFFFF81F0517D419E02D7F83FF881E0C00B870170E7C7FF8F07EFF",
      INIT_7B => X"800FFFFF3503FFCFFFFA8FFFFFF83F780FB8327307CBFFFFFFFFFFFFFFF1CFFF",
      INIT_7C => X"81FF5C1E0C00B8701F0A7D1FF0707EFDE0001B0506FFFFFFFFFFFFFAFFC3FFFD",
      INIT_7D => X"1FDC3AE307CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0513DC0EC05F7F",
      INIT_7E => X"60001B0506FFFFFFFFFFFFE1F783FFFF30C0FFF87A80000000076BFFFFF83EF8",
      INIT_7F => X"FEE8FFFFFFFFFFF81F0517D406A12C7FC3FF861E0C00B8701F067E1FF0707E3D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C402FFE1F621FFFFFFFB7FFFFFF83DF817E83D7307CBFFFFFFFFFFFFFFF1CFFF",
      INIT_01 => X"83FFEE1E0C00B87037867E1FF0707E0260001B0506FFFFFFFFFFFFD5F3E1FFFF",
      INIT_02 => X"19F83E8B07CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F051FD40DC3967F",
      INIT_03 => X"60001B0506FFFFFFFFFFFFA3F3D2FFFFF901FFE06FC1FFFFFFFD89FFFFF839F8",
      INIT_04 => X"FEE8FFFFFFFFFFF81F051FCC0F0FAAFF8BFFD35E0C00B87017C67F8FF0F07E0F",
      INIT_05 => X"FE45FFE07FF2DFFFFFFB85FFFFF831F81EF83F4F07CBFFFFFFFFFFFFFFF1CFFF",
      INIT_06 => X"8FFFE17E0C00B87013C47F0FF0607E0960001B0506FFFFFFFFFFFF4FF7E1FFFF",
      INIT_07 => X"1F787FB707CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050B8A1287D0BF",
      INIT_08 => X"60001B0506FFFFFFFFFFFE87F1F87FFFFF93FFE067F95FFFF86705FFFFF831F8",
      INIT_09 => X"FEE8FFFFFFFFFFF81F050B8E2D1FE87FB7FFFBFE0C00B87013867FC7F0207E09",
      INIT_0A => X"FFEFFFE07DF4B7FFFFCE05FFFFF831F81BF85FD907CBFFFFFFFFFFFFFFF1CFFF",
      INIT_0B => X"CFFFF4BE0C00B87017867FAFF0307E0960001B0702FFFFFFFFFFFD0FF2F4BFFF",
      INIT_0C => X"19B837E207CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050B8E5A27F0BF",
      INIT_0D => X"60001B051CFFFFFFFFFFFA3FF1F85FFFFFF7FFE078FA75FFFFFC05FFFFF831F8",
      INIT_0E => X"FEE8FFFFFFFFFFF81F050B87B45BF95FFFFFFB5E0C00B8700B827FC3F0307E09",
      INIT_0F => X"FFFFFFE07C7C3200000005FFFFF831E019B83BF505CBFFFFFFFFFFFFFFF1CFFF",
      INIT_10 => X"FFFFFDFE0C00B8700BC3FFF7F0707E0960001B03F97FFFFFFFFFF45FF07CAFFF",
      INIT_11 => X"19B83DF805CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF83F050B87683C7EAF",
      INIT_12 => X"60001B03E5FFFFFFFFFFD0BFF0FE57FFFFFFFFE07CBE0F00000005FFFFF8301C",
      INIT_13 => X"FEE8FFFFFFFFFFF83F050B8F50DBBF37FFFFFEAE0C00B87FFFC67FE9F0107E09",
      INIT_14 => X"FFFFFFE07C5F1780000005FFFFF83FF819B836FC03CBFFFFFFFFFFFFFFF1CFFF",
      INIT_15 => X"FFFFFE5E0C00B8582BE17CF3F0103E0960001B81FF7FFFFFFFFFA17FF27FAFFF",
      INIT_16 => X"19B8337E02CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050F8DA111BFCF",
      INIT_17 => X"600013817FBFFFFFFFFE82FFF23FCAFFFFFFFFE07C5F0B80000005FFFFF81F98",
      INIT_18 => X"FEE8FFFFFFFFFFF81F050BC382E0C7E6FFFFFF3E0C00B824EDC2C6FCF0703E09",
      INIT_19 => X"FFFFFFE07C0FA740000005FFFFF83FC819B831BE05CBFFFFFFFFFFFFFFF1CFFF",
      INIT_1A => X"7FFFFFA80C00B83FBFF1FBFB71B03E096000138004FFFFFFFFF305FFF21FE77F",
      INIT_1B => X"19F830FF5BCBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050BC105403BF9",
      INIT_1C => X"600013A013FFFFFFFF980BFFF207F9DFFFFFFFE07C1FC360000005FFFFFE0274",
      INIT_1D => X"FEE8FFFFFFFFFFF81F050BC01BC01AFCDFFFFFD60C00B83FFDE007FDF4603E09",
      INIT_1E => X"FFFFFFE07C13E1B0000005FFFFFC01F019F8307FAECBFFFFFFFFFFFFFFF1CFFF",
      INIT_1F => X"2FFFF7EE0C00BA00CFF00FFEF9D07E0960001FD006FFFFFFFFF007FFF213FE6F",
      INIT_20 => X"19FC303FD4CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F050BC007800E7F",
      INIT_21 => X"60000FE81DFFFFFFFF802FFFF213FF9BFFFFFFE07C19E858000005FFFFFF03F8",
      INIT_22 => X"FEE8FFFFFFFFFFF81F050F801B000ABFDBFFF3F70C00FE03B5FA1FFF5FF03E09",
      INIT_23 => X"FFFFFFE07C17F0A8000005FFFFFE073819F9B013FCCBFFFFFFFFFFFFFFF1CFFF",
      INIT_24 => X"F7FFF1F98C00FC07F3FC7FFFAFF07E0960001BF432FFFFFFFFF05FFFF213FFE6",
      INIT_25 => X"19FEB019F8CBFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0513023E00097F",
      INIT_26 => X"600007FAE4FFFFFFFFFDBFFFF213FFF9BFFFFFE07C17F874000005FFFFFF1CF8",
      INIT_27 => X"FEE8FFFFFFFFFFF81F053780CC00097FFDFFF0FF0C019EA883FF7FFFDFF07E09",
      INIT_28 => X"EFFFFFE07C177EA4000005FFFFFFC978193FF00D90CBFFFFFFFFFFFFFFF1CFFF",
      INIT_29 => X"FFFFF07D0D005FBBC1FFFFFFEFF03E0B600006FE7EFFFFFFFFFFFFFFF213FFFF",
      INIT_2A => X"1FBF1007614BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F059EB798001F7F",
      INIT_2B => X"E000037FD6FFFFFFFFFFFFFFF213FFFFCFFFFFE07C113CE80001F1FFFFFFF8F8",
      INIT_2C => X"FEE8FFFFFFFFFFF81F05763F7000697FFFFFF03A0CC0CFF700DFFFFFF7F03E0B",
      INIT_2D => X"FFFFFFE07C17FFF0000025FFFFFFE0F831C7A003C0ABFFFFFFFFFFFFFFF1CFFF",
      INIT_2E => X"FFFFF8460F0027DC006BFFFFFFF03E0B400001DEEEFFFFFFFFFFFFFFF213FFFF",
      INIT_2F => X"1E7DE00181ABFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F0567F8C000177F",
      INIT_30 => X"800000FE4EFFFFFFFFFFFFFFF213FFFFFFFFFFE07E16FF000001D5FFFFFFE17C",
      INIT_31 => X"FEE8FFFFFFFFFFF81F05FFE38000373FFFFFF83E04C013E8003CFFFFFFF03E0A",
      INIT_32 => X"FFFFFFE07CD46EE0000108FFFFFFE078581E00000169FFFFFFFFFFFFFFF1CFFF",
      INIT_33 => X"FFFFF01E06400E60005C7FFFFFF03E4AA0000039B47FFFFFFFFFFFFFF213FFFF",
      INIT_34 => X"94839438185BFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F84BFDE00006B7F",
      INIT_35 => X"4C188A9F35FFFFFFFFFFFFFFF213FFFFFFFFFFE07E092380181EABFFFFFFC07A",
      INIT_36 => X"FEE8FFFFFFFFFFF81F02FDF0044B5AFFFFFFF01FB5A803E143A6FFFFFFF03E04",
      INIT_37 => X"FFFFFFE07E6A1E7FE5E099FFFFFFE07C4A1C0BC7EE53FFFFFFFFFFFFFFF1CFFF",
      INIT_38 => X"FFFFF81F96F7E4CEBC34FFFFFFF03E1573E7752700FFFFFFFFFFFFFFF213FFFF",
      INIT_39 => X"61E0F43815B7FFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81F8ADFE7FBB4167F",
      INIT_3A => X"CC188AC7C9FFFFFFFFFFFFFFF213FFFFFFFFFFE07F6DE000180DD3FFFFFFC07E",
      INIT_3B => X"FEE8FFFFFFFFFFF81FDB6E08054BF4FFFFFFF81F9248180143E8FFFFFFF03FB2",
      INIT_3C => X"FFFFFFE07F227FFFFFB403FFFFFFE07E025F05D7DA6FFFFFFFFFFFFFFFF1CFFF",
      INIT_3D => X"FFFFF81F8034A6FC9793FFFFFFF03F1913DFF92B19FFFFFFFFFFFFFFF213FFFF",
      INIT_3E => X"2180000001CFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81FCC8FF1FEFF80FF",
      INIT_3F => X"C0000000E3FFFFFFFFFFFFFFF213FFFFFFFFFFE07F198000000087FFFFFFE07E",
      INIT_40 => X"FEE8FFFFFFFFFFF81FC66000000071FFFFFFF81F8C40000000E3FFFFFFF03F0C",
      INIT_41 => X"FFFFFFE03F083FFFFFFF1FFFFFFFE07E187FFFFFFE3FFFFFFFFFFFFFFFF1CFFF",
      INIT_42 => X"FFFFF81F861FFFFFFF8FFFFFFFF01F843FFFFFFF0FFFFFFFFFFFFFFFF213FFFF",
      INIT_43 => X"0C00080000FFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFF81FC31FFFFFFF87FF",
      INIT_44 => X"800000001BFFFFFFFFFFFFFFF213FFFFFFFFFFE81F05000010003FFFFFFFF07F",
      INIT_45 => X"FEE8FFFFFFFFFFF80FC1C00000000FFFFFFFF817C2000200003FFFFFFFF01FC2",
      INIT_46 => X"FFFFFFF01FC377402FE0EFFFFFFFE01F835A700FE3DFFFFFFFFFFFFFFFF1CFFF",
      INIT_47 => X"FFFFFC07E0DD8C03F8F7FFFFFFFC0FE0B4D007F077FFFFFFFFFFFFFFF213FFFF",
      INIT_48 => X"C0002202061FFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFC07F05B1403F83BFF",
      INIT_49 => X"081011019FFFFFFFFFFFFFFFF213FFFFFFFFFFF81FE0000B42023FFFFFFFF01F",
      INIT_4A => X"FEE8FFFFFFFFFFFE07F8000029818FFFFFFFFE07E0100801814FFFFFFFF40FE0",
      INIT_4B => X"FFFFFFF80FF0000307E03FFFFFFFF81FF00021A7E07FFFFFFFFFFFFFFFF1CFFF",
      INIT_4C => X"FFFFFE07F8000161F81FFFFFFFFC07FA000173F01FFFFFFFFFFFFFFFF213FFFF",
      INIT_4D => X"F8002187E07FFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFE03FC000221F80FFF",
      INIT_4E => X"000477F01FFFFFFFFFFFFFFFF213FFFFFFFFFFF80FF4000927E03FFFFFFFF81F",
      INIT_4F => X"FEE8FFFFFFFFFFFE03FE000009F80FFFFFFFFE07FE000041F81FFFFFFFFC07FC",
      INIT_50 => X"FFFFFFF803FFC00907803FFFFFFFF807FF0027A7807FFFFFFFFFFFFFFFF1CFFF",
      INIT_51 => X"FFFFFE01FFC00961E01FFFFFFFFC01FFA01073E01FFFFFFFFFFFFFFFF213FFFF",
      INIT_52 => X"FFED23A7807FFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFE01FFE00001E00FFF",
      INIT_53 => X"F85063C01FFFFFFFFFFFFFFFF213FFFFFFFFFFFC03FFF90083807FFFFFFFF807",
      INIT_54 => X"FEE8FFFFFFFFFFFE00FFF94819E01FFFFFFFFE01FFF00863E01FFFFFFFFC01FF",
      INIT_55 => X"FFFFFFFE00FFFFE80200FFFFFFFFFE01FFFFE30201FFFFFFFFFFFFFFFFF1CFFF",
      INIT_56 => X"FFFFFF807FFFF863807FFFFFFFFF007FFFF061007FFFFFFFFFFFFFFFF213FFFF",
      INIT_57 => X"FFFFE70201FFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFF803FFFFE10803FFF",
      INIT_58 => X"FFF071007FFFFFFFFFFFFFFFF213FFFFFFFFFFFE00FFFFE82200FFFFFFFFFE01",
      INIT_59 => X"FEE8FFFFFFFFFFFF803FFFFC10803FFFFFFFFF807FFFF863807FFFFFFFFF007F",
      INIT_5A => X"FFFFFFFE003FFFF98001FFFFFFFFFE007FFFC72801FFFFFFFFFFFFFFFFF1CFFF",
      INIT_5B => X"FFFFFF801FFFF86200FFFFFFFFFF801FFFF80000FFFFFFFFFFFFFFFFF213FFFF",
      INIT_5C => X"1FFFC72803FFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFA00FFFFC40007FFF",
      INIT_5D => X"FFF80000FFFFFFFFFFFFFFFFF213FFFFFFFFFFFF800FFFF8A003FFFFFFFFFE00",
      INIT_5E => X"FEE8FFFFFFFFFFFFE003FFFC40007FFFFFFFFFE003FFF46201FFFFFFFFFF8007",
      INIT_5F => X"FFFFFFFFC0003FF88007FFFFFFFFFF80007FD70807FFFFFFFFFFFFFFFFF1CFFF",
      INIT_60 => X"FFFFFFE0000FF46201FFFFFFFFFFE0000FEC4003FFFFFFFFFFFFFFFFF213FFFF",
      INIT_61 => X"0017D7080FFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFF0000FFE5801FFFF",
      INIT_62 => X"0B084203FFFFFFFFFFFFFFFFF213FFFFFFFFFFFFE00016D88407FFFFFFFFFF80",
      INIT_63 => X"FEE8FFFFFFFFFFFFF00000165803FFFFFFFFFFE00002746203FFFFFFFFFFF000",
      INIT_64 => X"FFFFFFFFF0000019841FFFFFFFFFFFE0000013881FFFFFFFFFFFFFFFFFF1CFFF",
      INIT_65 => X"FFFFFFFC0000046207FFFFFFFFFFF8000008420FFFFFFFFFFFFFFFFFF213FFFF",
      INIT_66 => X"0000338C7FFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFC0000044907FFFF",
      INIT_67 => X"0000423FFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFC000001847FFFFFFFFFFFF8",
      INIT_68 => X"FEE8FFFFFFFFFFFFFF000000491FFFFFFFFFFFFF000005633FFFFFFFFFFFFE00",
      INIT_69 => X"FFFFFFFFFF00000985FFFFFFFFFFFFFC0000378DFFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_6A => X"FFFFFFFF80000D617FFFFFFFFFFFFF80000042FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_6B => X"C00033AFFFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFC00000417FFFFF",
      INIT_6C => X"000043FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFC0000187FFFFFFFFFFFFFF",
      INIT_6D => X"FEE8FFFFFFFFFFFFFFF00000017FFFFFFFFFFFFFF0000D61FFFFFFFFFFFFFFE0",
      INIT_6E => X"FFFFFFFFFFF8000187FFFFFFFFFFFFFFF600332FFFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_6F => X"FFFFFFFFFF000C61FFFFFFFFFFFFFFFC001043FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_70 => X"FFFFB30FFFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFE000009FFFFFF",
      INIT_71 => X"FFF043FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE987FFFFFFFFFFFFFF",
      INIT_72 => X"FEE8FFFFFFFFFFFFFFFFFFF849FFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFE987FFFFFFFFFFFFFFFFFFF327FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_74 => X"FFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFF033FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_75 => X"FFFFF787FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFF849FFFFFF",
      INIT_76 => X"FFF033FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE987FFFFFFFFFFFFFF",
      INIT_77 => X"FEE8FFFFFFFFFFFFFFFFFFF849FFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFE887FFFFFFFFFFFFFFFFFFF787FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_79 => X"FFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFF033FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_7A => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFC49FFFFFF",
      INIT_7B => X"FFF933FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE807FFFFFFFFFFFFFF",
      INIT_7C => X"FEE8FFFFFFFFFFFFFFFFFFFC49FFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFE907FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_7E => X"FFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFF833FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_7F => X"FFFFF787FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE41FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal ena_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_04 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(54),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal ena_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_03 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_08 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0D => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(55),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(55)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal ena_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_02 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_07 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0C => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(56),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal ena_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_01 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_06 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0B => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INIT_00 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(57),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(57)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal ena_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_05 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0A => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0F => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(58),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal ena_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_04 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(59),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(59)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal ena_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_03 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_08 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0D => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(60),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(60)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal ena_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_02 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_07 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0C => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(61),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(61)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal ena_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_01 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_06 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0B => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INIT_00 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(62),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(62)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal ena_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_05 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0A => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0F => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(63),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => \addra[17]\,
      I3 => addra(14),
      I4 => addra(12),
      O => ena_array(63)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "COMMON";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ <= \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFF833FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE827FFFFFFFFFFFFFF",
      INIT_01 => X"FEE8FFFFFFFFFFFFFFFFFFFC09FFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFE827FFFFFFFFFFFFFFFFFFF787FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_03 => X"FFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFF8B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_04 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFC09FFFFFF",
      INIT_05 => X"FFF8B3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE907FFFFFFFFFFFFFF",
      INIT_06 => X"FEE8FFFFFFFFFFFFFFFFFFFE49FFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFE907FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_08 => X"FFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFF8B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_09 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE49FFFFFF",
      INIT_0A => X"FFF9B3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFF907FFFFFFFFFFFFFF",
      INIT_0B => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFCE1FFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFF907FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_0D => X"FFFFFFFFFFFFFCE1FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_0E => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_0F => X"FFFDB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE927FFFFFFFFFFFFFF",
      INIT_10 => X"FEE8FFFFFFFFFFFFFFFFFFFE49FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFE907FFFFFFFFFFFFFFFFFFF727FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_12 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_13 => X"FFFFF707FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE49FFFFFF",
      INIT_14 => X"FFF9B3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE907FFFFFFFFFFFFFF",
      INIT_15 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFE967FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_17 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_18 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_19 => X"FFF8B3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE967FFFFFFFFFFFFFF",
      INIT_1A => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFF927FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_1C => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFF9B3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_1D => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_1E => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE907FFFFFFFFFFFFFF",
      INIT_1F => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_21 => X"FFFFFFFFFFFFFCE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_22 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE49FFFFFF",
      INIT_23 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_24 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_26 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_27 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_28 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_29 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_2B => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_2C => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_2D => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_2E => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_30 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_31 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_32 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_33 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_35 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_36 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_37 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_38 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_3A => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_3B => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_3C => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_3D => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_3F => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_40 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_41 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_42 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_44 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_45 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_46 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_47 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_49 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_4A => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_4B => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_4C => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_4E => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_4F => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_50 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_51 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_53 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_54 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_55 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_56 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_58 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_59 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_5A => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_5B => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_5D => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_5E => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_5F => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_60 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_62 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_63 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_64 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_65 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_67 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_68 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_69 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_6A => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_6C => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_6D => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_6E => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_6F => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_71 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_72 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_73 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_74 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_76 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_77 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_78 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_79 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_7B => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_7C => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_7D => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_7E => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_01 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_02 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_03 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_05 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_06 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_07 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_08 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_0A => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_0B => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_0C => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_0D => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_0F => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_10 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_11 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_12 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_14 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_15 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_16 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_17 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_19 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_1A => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_1B => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_1C => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_1E => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_1F => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_20 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_21 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_23 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_24 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_25 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_26 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_28 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_29 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_2A => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_2B => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_2D => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_2E => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_2F => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_30 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_32 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_33 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_34 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_35 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_37 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_38 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_39 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_3A => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_3C => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_3D => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_3E => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_3F => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_41 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_42 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_43 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_44 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_46 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_47 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_48 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_49 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_4B => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_4C => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_4D => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_4E => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_50 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_51 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_52 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_53 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_55 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_56 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_57 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_58 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_5A => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_5B => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_5C => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_5D => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_5F => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_60 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_61 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_62 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_64 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_65 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_66 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_67 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_69 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_6A => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_6B => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_6C => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_6E => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_6F => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_70 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_71 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_73 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_74 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_75 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_76 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_78 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_79 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_7A => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_7B => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_7D => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_7E => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_7F => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(16),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(17),
      O => \^device_7series.no_bmm_info.sp.cascaded_prim36.ram_t_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal ena_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_04 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(64),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal ena_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_01 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_02 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_03 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_04 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_06 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_07 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_08 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_09 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0B => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0C => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0D => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0E => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(65),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(65)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal ena_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_01 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_02 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_03 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_05 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_06 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_07 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_08 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0A => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0B => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0C => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0D => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0F => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INIT_00 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(66),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(66)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_01 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_02 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_04 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_05 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_06 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_07 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_09 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0A => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0B => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0C => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0E => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0F => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INIT_00 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(67),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(13),
      I1 => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(67)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => addra(17),
      I1 => ena,
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra(15),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal ena_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_01 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_03 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_04 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_05 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_06 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_08 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_09 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0A => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0B => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0D => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_0E => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0F => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE004242424242440099FFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF110042224242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFEE2044424242422200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFEE2044424242422220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224222",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFF11004242424242420099FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(68),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(68)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal ena_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_02 => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_03 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_04 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_05 => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_07 => X"FFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF807FFFF",
      INITP_08 => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFC01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_09 => X"FFF803FFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0A => X"FC01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFE00FFF",
      INITP_0C => X"FFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF007FFFF",
      INITP_0D => X"FFFFE00FFFFFFFFFFFFFFFFFFFE00FFFFE01FFFFFFFFFFFFFFFFFFFC01FFFFFF",
      INITP_0E => X"FFF803FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFF",
      INITP_0F => X"FE01FFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00424242424242209BFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44424242",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFF110042424242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422200B9FF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4222",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242440099FFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB44224242",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFF110042424242424400B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD2222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242424220BBFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"424242424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFEE2044424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFDD442242424242422288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E204242424222440099FFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD42422242",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF110044224242424200BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0042424242222220BBFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"424222424220AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB4242",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFEE2042424242422220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFDD444242424242222288FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE204242424242420099FFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"42424222AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB42224242",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFF110044424242424400BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFDD4222424242424222AAFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0042424242422200BBFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"424242424400CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB2222",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFEE0042424242424220BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFF992242424242422222AAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA222242424242420077FFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"4242442266FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB22224242",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFCC224242424242420077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFF99224242424242422288FFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC204242424222420077FF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"42424242422088FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB2222",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFF11204242424242420077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFF772042424242424220CCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66224242424242420033FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"4244222222FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7700424242",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFF66224242424242420033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFF55204242424242422244DDFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66224242424222420033FF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"42424242422264FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF770042",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFF33004242424242440033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(69),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(69)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal ena_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFC01FFF",
      INITP_01 => X"FFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFF003FFFF",
      INITP_02 => X"FFFFE007FFFFFFFFFFFFFFFFFFC01FFFFE00FFFFFFFFFFFFFFFFFFF801FFFFFF",
      INITP_03 => X"FFF001FFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFF",
      INITP_04 => X"FE00FFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFC01FFF",
      INITP_06 => X"FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFE003FFFF",
      INITP_07 => X"FFFFC003FFFFFFFFFFFFFFFFFF801FFFFE00FFFFFFFFFFFFFFFFFFF800FFFFFF",
      INITP_08 => X"FFE001FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFF",
      INITP_09 => X"FE007FFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFF003FFF",
      INITP_0B => X"FFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFC000FFFF",
      INITP_0C => X"FFFF0001FFFFFFFFFFFFFFFFFF003FFFFF003FFFFFFFFFFFFFFFFFE0007FFFFF",
      INITP_0D => X"FFC0007FFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFF",
      INITP_0E => X"FF003FFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFE007FFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFEE004242424242440033FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD004242424242424222A8FFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"424242420077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC20422242",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFDD00424242424242442288FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFCC00424242424222420099FFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB22424242424242422088FF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"4242424242422077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA2242",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFF990044224242424420AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFF64224242422242420099FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5500422242424242422222BBFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"2242422220CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4422424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFF5500424242424242422222DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFF44224242424242224222CCFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3100424242424222422222DD",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"42224242424400EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF222222",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFDD204242424222422222DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFF77004222424222422244DDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66224222424242424242000EFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"424242222222FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF770044424242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFF662242424242424242420011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFF770044424242424242422222FFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF662242424242422242420011",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"4242424242422244FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55004242",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFF64224242424242440033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFF442244424242424200AAFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55004242424242424242422242DDFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"42424242420011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF442242424242",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFF55004242424242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFF44222244422242424242440011FFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33204242424242424242422244",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"42424242422242000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44224242",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFEE004242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFEE00442242424242440055FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD4422424242424242424222440088FF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"4242224244222297FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11004242424242",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFDB44224242424242424242424200AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFEE0042422242424242424242422299FFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD44222242424242424242424200",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"424242424242222222BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00424242",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFBB004442424242424400CCFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFF5522224242424242422244DDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88204222424242424242424242220011",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"4242424242442266DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5522224242424242",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FF88224242424242424242424242220011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFF53222242424242424242424242422266DDFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"0011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8822424242224242424242424222",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"42424242224422442288DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF332222422242",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFF442242424242424222000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFF556622444242224242440011FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA00422244424242424242442242422222",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"424242424242422088DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF534422424242424242",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(70),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(70)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal ena_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFF80003FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFF00007FFF",
      INITP_01 => X"FFFC00003FFFFFFFFFFFFFFFF8007FFFFF801FFFFFFFFFFFFFFFFFC0001FFFFF",
      INITP_02 => X"FE00001FFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFF",
      INITP_03 => X"FF8007FFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFF800000FFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFF000FFFF",
      INITP_05 => X"FFFFFFFFFFFC000007FFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFF800000FFF",
      INITP_06 => X"FFC0000003FFFFFFFFFFFFFFC000FFFFFFC003FFFFFFFFFFFFFFFE000003FFFF",
      INITP_07 => X"F0000001FFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFE0000003FFFFFFFFFFFF",
      INITP_08 => X"FFC000FFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFF",
      INITP_09 => X"000000000000000080000000000000000000000000000000000000000001FFFF",
      INITP_0A => X"0000000000000040000000000000000000004000000000000000000000800000",
      INITP_0B => X"0000018000000000000000000003FFFFFFE00000000000000000000020000000",
      INITP_0C => X"0000C000000000000000000000C000000000000000000001C000000000000000",
      INITP_0D => X"FFF0000000000000000000006000000000000000000000600000000000000000",
      INITP_0E => X"0000000000000003C000000000000000000003C000000000000000000007FFFF",
      INITP_0F => X"00000000000000F000000000000000000001E000000000000000000001E00000",
      INIT_00 => X"AA0042224242424242424242424242222231FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFF534422442242444242424244424242222288DDFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"222233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA2022424242424242424242224442",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"42424242422242424200AADDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55442242224242",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFF330044424242424242222211FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFEE6622444242424442222222DDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"22CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF99CC0022424242424242424242424242424222",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"424242424242422222AA75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE442244424242424242",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"002242424242424242424242424242422244CCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97CC",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFEE442244424222424242424242422242222200AA77FFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"422244CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77AA004242442242424242424242424242",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"4242424242424242422220AA75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE44224242224242",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFDD6620424242424242422222CCFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF55CC222244424242424242440033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"2220CC33DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFBBCC88222242424242424242224242424242424242",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"2244422242224242422266CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55CC20224242424242424242",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"42444242424242422222424242224242442200CA33DDFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBCC8622",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF33CC222242424242424222422244224242424242222266CC97FFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"42442200CC11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBBCC6622424242424242224222424242424242",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"42442242424242424242222266CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33CC2222444242424242",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFF770044224242424242422220CC33FFFFFFFFFFFFFFFFFF",
      INIT_34 => X"7711CC44222244424242224242442088FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB",
      INIT_36 => X"42222244CAEE5599DBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"DDDDDDDDDDDDDDBB9933EEAA0022424242424242424242002042424242424242",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"00224242422242424244220088CC3377BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB7711CC442222424242424222424422",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"424242424242422200204442424242422244222242CCEE5599DDDDDDDDDDDDDD",
      INIT_3D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB9933EEAA002242",
      INIT_3E => X"97BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3F => X"DDBB7711CC44202244424242224222442000224442424242424244220088CC33",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_41 => X"424244222222CCEE5599BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDBB9933EE88002242424242424222422220204442424242",
      INIT_43 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"442000224242224222422244220088CC3397BBDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB7511CC44222244424242424242",
      INIT_46 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFCC224444424242424242222242CC1155B9DBDDDDDDDD",
      INIT_48 => X"66222222424242224242422244222299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAA",
      INIT_4A => X"4242422222226488AACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4B => X"CCCCCCCCCCCCCCAA884400222242422242424242424220EE8820444242224242",
      INIT_4C => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4D => X"11004242224442424242442222204288AAAACCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_4E => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAA662220224242424242424242442244",
      INIT_4F => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_50 => X"22224242424242000E86204442424242424242442222206688AACCCCCCCCCCCC",
      INIT_51 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAA88440020224242",
      INIT_52 => X"88AACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_53 => X"CCAA662222224244424242424242442264110042424242424242424422220044",
      INIT_54 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_55 => X"42424242442222226688AACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_56 => X"CCCCCCCCCCCCCCCCCCAA8844002222444242424242424242000E662244424242",
      INIT_57 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_58 => X"224411004242224242422242442222004488AACCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_59 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAA66222222424222424242424244",
      INIT_5A => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFBB662244424242424242424222222266A8AACCCCCCCC",
      INIT_5C => X"222242424242224242424244222233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5E => X"4242224442222222222222222222222222222222222222222222222222222222",
      INIT_5F => X"22222222222222222222224244424242424242424222AAFD7744224442424242",
      INIT_60 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_61 => X"FF11202242424242424242424422222222222222222222222222222222222222",
      INIT_62 => X"2222222222222222222222222222222222222222442242224242424244222255",
      INIT_63 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_64 => X"42424242424220CAFF7744224442424242424242422222222222222222222222",
      INIT_65 => X"2222222222222222222222222222222222222222222222222222222222424242",
      INIT_66 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_67 => X"2222222242424222424242424244222055FFEE00224242424242224242442222",
      INIT_68 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_69 => X"4242424242444222222222222222222222222222222222222222222222222222",
      INIT_6A => X"222222222222222222222222224244224244224242444200CCFF774222444242",
      INIT_6B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6C => X"2055FFEE22424242422242224242424220222222222222222222222222222222",
      INIT_6D => X"2222222222222222222222222222222222222222224242424242424242424422",
      INIT_6E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFF772222444242424242424242422222222222222222",
      INIT_70 => X"4442424242424242424244222211FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"4444444444444444444444444444444444444444444444444244424442424444",
      INIT_72 => X"4242424242424244444444444444444444444444444444444444444444444444",
      INIT_73 => X"444442424242424444424242424242424242442220AABBFFFF55442242444242",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"FFFFEE0022444242424242424242424444444244444444444444444444444444",
      INIT_76 => X"44444444444444444242424242424244444444224242422242424242222211FF",
      INIT_77 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"424242444220CABBFFFF55662244424242424242424242444244424244424242",
      INIT_79 => X"4444444444444444444444444444444242424242424444444444422242424242",
      INIT_7A => X"4444444242424242424244444444444444444444444444444444444444444444",
      INIT_7B => X"44444242424242424242424244222211FFFFFFEE002244224242224242424242",
      INIT_7C => X"4444444444444444444444444444444444444444444444444444444444444442",
      INIT_7D => X"4242424242424242424444424242424244444444444444444444444444444444",
      INIT_7E => X"4444444244444444444444424242422242424242424220AABBFFFF3344224442",
      INIT_7F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(71),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra(13),
      I1 => \addra[15]\,
      I2 => addra(14),
      I3 => addra(12),
      O => ena_array(71)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal ena_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000007E00000000000000000000FFFFFFFF800000000000000000000F0000000",
      INITP_01 => X"0003F000000000000000000003F000000000000000000007E000000000000000",
      INITP_02 => X"FFFC00000000000000000001F800000000000000000001F80000000000000000",
      INITP_03 => X"000000000000000FF00000000000000000000FF00000000000000000001FFFFF",
      INITP_04 => X"00000000000003FC00000000000000000007F800000000000000000007F80000",
      INITP_05 => X"00001FF80000000000000000003FFFFFFFFE00000000000000000003FC000000",
      INITP_06 => X"000FFE0000000000000000000FFC0000000000000000001FFC00000000000000",
      INITP_07 => X"FFFF00000000000000000007FF0000000000000000000FFE0000000000000000",
      INITP_08 => X"000000000000007FFE0000000000000000007FFE000000000000000000FFFFFF",
      INITP_09 => X"0000000000001FFF8000000000000000003FFF0000000000000000003FFF0000",
      INITP_0A => X"0001FFFF800000000000000003FFFFFFFFFFC000000000000000001FFF800000",
      INITP_0B => X"00FFFFC00000000000000000FFFFC00000000000000001FFFF80000000000000",
      INITP_0C => X"FFFFF000000000000000007FFFE000000000000000007FFFE000000000000000",
      INITP_0D => X"00000000000007FFFFF0000000000000000FFFFFF0000000080404005FFFFFFF",
      INITP_0E => X"000000000003FFFFFC0000000000000007FFFFF80000000000000007FFFFF800",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFC0000",
      INIT_00 => X"11FFFFFFEE222244424242424242424242444442424444444444444444444444",
      INIT_01 => X"4444444444444444444444444444444242424444424242424242424242442222",
      INIT_02 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFF3344224242424242424242424244444444424242",
      INIT_04 => X"42424242424244424442224411FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"4242424242424242424242424242424242424242424242424242424242422222",
      INIT_06 => X"4242424242424242422222222222222222222222222222222222222242424242",
      INIT_07 => X"2242424242424242424242424242424242442200CCBBFFFFFFFF556622224442",
      INIT_08 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_09 => X"FFFFFFCC00224442424242424242424242222222222222222222222222222222",
      INIT_0A => X"222222222222222242424242424242424222424242424242424442224411FFFF",
      INIT_0B => X"4222222222222222222222222222222222222222222222222222222222222222",
      INIT_0C => X"4242422220CCBBFFFFFFFF556622224442424242424242424242424242424242",
      INIT_0D => X"2222222222222222222222222222222242424242424242424242424242424242",
      INIT_0E => X"4242424242424242222222222222222222222222222222222222222222222222",
      INIT_0F => X"224242424242424242424222224411FFFFFFFFFFCC0022444242424242424242",
      INIT_10 => X"2222222222222222222222222222222222222222222222222222224222224222",
      INIT_11 => X"4442424242424242424242424242424222222222222222222222222222222222",
      INIT_12 => X"22222222222242224242424242424242424242442200CCBBFFFFFFFF55662222",
      INIT_13 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_14 => X"FFFFFFFFFFCC0022444242424242424242424242424242422222222222222222",
      INIT_15 => X"2222222222222222222222222222224242424242424242424242424442224433",
      INIT_16 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF33662222444242424242424242424242424242",
      INIT_18 => X"424242424242444422228833FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1A => X"4422424242424242424242424242424242424242424242424242424242424242",
      INIT_1B => X"42424242424242424242424242424244422220CCDDFFFFFFFFFFFF55AA002244",
      INIT_1C => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_1D => X"FFFFFFFFEE442222444242424242424242424242424242424242424242424242",
      INIT_1E => X"4242424242424242424242424242424242224222424242424422228833FFFFFF",
      INIT_1F => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_20 => X"44222220CCDDFFFFFFFFFFFF77AA002244424242424242424242424242424242",
      INIT_21 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_22 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_23 => X"4242424242424242424422228833FFFFFFFFFFFFFFEE44222244424242424242",
      INIT_24 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_25 => X"2244424242424242424242424242424242424242424242424242424242424242",
      INIT_26 => X"424242424242424242424242422242424244222222CCDDFFFFFFFFFFFF77AA00",
      INIT_27 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_28 => X"FFFFFFFFFFFFEE22222244424242224242424242424242424242424242424242",
      INIT_29 => X"42424242424242424242424242424242424242424242424242424422228855FF",
      INIT_2A => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF75AA00224442424242424242424242424242",
      INIT_2C => X"424242424442222222CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"4242424242424242424242424244424242424242424242424242424242424242",
      INIT_2E => X"2222444242424242424242424242424242424242424242424242424242424242",
      INIT_2F => X"424242424242424242424242424222222088EEFFFFFFFFFFFFFFFFFFBBCC6422",
      INIT_30 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_31 => X"FFFFFFFFFF33AA00222244444442424242424242424242424242424242424242",
      INIT_32 => X"4242424242424242424242424242424242424242444442222222CC99FFFFFFFF",
      INIT_33 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_34 => X"220088EEFFFFFFFFFFFFFFFFFFBBCC4622222244424242424242424242424242",
      INIT_35 => X"4242424242424242424242424242424242424242424242424242424242444422",
      INIT_36 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_37 => X"4242424242424442202242CC99FFFFFFFFFFFFFFFFFF33AA2022224244424242",
      INIT_38 => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_39 => X"4422222244424242424242424242424242424242424242424242424242424242",
      INIT_3A => X"42424242424242424242424242424442222220AA0FFFFFFFFFFFFFFFFFFFBBCC",
      INIT_3B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_3C => X"FFFFFFFFFFFFFF11AA0022224244444242424242424242424242424242424242",
      INIT_3D => X"42424242424242424242424242424242424242424242424442222242CC99FFFF",
      INIT_3E => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBCC442222424442424242424242424242",
      INIT_40 => X"22222222222244AA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"4242424222224242424244444222424242424242222242424242444244444444",
      INIT_42 => X"4420222222424444444444444444444444444444444444444444444444444442",
      INIT_43 => X"42424242424242424242422222220088CC99FFFFFFFFFFFFFFFFFFFFFFFF55CC",
      INIT_44 => X"4444444444444444444444444444444444444444444444444444444444444442",
      INIT_45 => X"FFFFFFFFFFFFDDCC882222222222424244424444444444444444444444444444",
      INIT_46 => X"444444444444444242424242424442424242422222222244AA11FFFFFFFFFFFF",
      INIT_47 => X"4242424444444444444444444444444444444444444444444444444444444444",
      INIT_48 => X"88CCBBFFFFFFFFFFFFFFFFFFFFFFFF55CC440022222222424242424242424242",
      INIT_49 => X"4444444444444444444444444444444442424242424242424242422222222200",
      INIT_4A => X"4244424242424242424444444444444444444444444444444444444444444444",
      INIT_4B => X"424442222222222244AA31FFFFFFFFFFFFFFFFFFFFFFFFDDCC88222222222242",
      INIT_4C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_4D => X"55CC442022222242424242424242424244424444444444444444444444444444",
      INIT_4E => X"444444444444444444424242222222220088CCBBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_50 => X"FFFFFFFFFFFFFFFFDDCC88222222222242424244444444444444444444444444",
      INIT_51 => X"4444444444444444444444444444444442424244422222222244AA33FFFFFFFF",
      INIT_52 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33CC44222222222242444444444444",
      INIT_54 => X"4244002266AA33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"2222222266442222222222222266222222222222224422222222222222222222",
      INIT_56 => X"55AA882200222222222222222222222222222222222222222222222222222222",
      INIT_57 => X"2222222222222222222222204488CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_59 => X"FFFFFFFFFFFFFFFFBBEEAA442020222222222222222222222222222222222222",
      INIT_5A => X"22222222222222222222222222222222222222002266AA33FFFFFFFFFFFFFFFF",
      INIT_5B => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5C => X"99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33AA88222022222222222222222222",
      INIT_5D => X"22222222222222222222222222222222222222222222222222222222204488CC",
      INIT_5E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_5F => X"22222222002266AA33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBEEAA44222022",
      INIT_60 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_61 => X"FFFF53AA88222022222222222222222222222222222222222222222222222222",
      INIT_62 => X"22222222222222222222222220224488CC99FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFBBEEAA44202022222222222222222222222222222222",
      INIT_65 => X"222222222222222222222222222222222222222222002266AA33FFFFFFFFFFFF",
      INIT_66 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33AA8622002222222222222222",
      INIT_68 => X"EE31AA1177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"8888888877EE8888888866444477446666444444EE5566444444444444446666",
      INIT_6A => X"FFFF9911CAAA8866664444444444444444444444444444444444444444446688",
      INIT_6B => X"66444444444444666688AACC33DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFDD55ECAA886666664444444444444444444444444444",
      INIT_6E => X"44444444444444444444444444444466668888AAEE77FFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB11AAA8886666444444444444",
      INIT_71 => X"444444444444444444444444444444444444444444444464666688AACC33DDFF",
      INIT_72 => X"6666664444444444444444444444444444444444444444444444444444444444",
      INIT_73 => X"66668888AA1177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD55EEAA88",
      INIT_74 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_75 => X"FFFFFFFF9911AAAA886666444444444444444444444444444444444444444444",
      INIT_76 => X"444444444444444444666688AACC53DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFDD55ECAA88666666444444444444444444444444",
      INIT_79 => X"444444444444444444444444444444444466668888AA1197FFFFFFFFFFFFFFFF",
      INIT_7A => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9911AAAA88666644444444",
      INIT_7C => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"DDDDDDDDFFDDDDDDDDDB775555FF557777555555FFFF99555555555555557777",
      INIT_7E => X"FFFFFFFFFFFFBB997755555555555555555555555555555555555555555577BB",
      INIT_7F => X"775555555555557799DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(72),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(13),
      I1 => ram_ena,
      I2 => addra(12),
      O => ena_array(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal ena_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal \^ram_ena\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ram_ena <= \^ram_ena\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => addra(18),
      I3 => ena,
      I4 => addra(17),
      I5 => addra(14),
      O => \^ram_ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDD9977775555555555555555555555555555",
      INIT_02 => X"5555555555555555555555555555557777BBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB9977555555555555",
      INIT_05 => X"5555555555555555555555555555555555555555555555757799DDFFFFFFFFFF",
      INIT_06 => X"9977775555555555555555555555555555555555555555555555555555555555",
      INIT_07 => X"7777BBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_08 => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_09 => X"FFFFFFFFFFFFFFFFBB9977555555555555555555555555555555555555555555",
      INIT_0A => X"5555555555555555557799DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD997777555555555555555555555555",
      INIT_0D => X"55555555555555555555555555555555557799BBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"5555555555555555555555555555555555555555555555555555555555555555",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB977755555555",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFDDFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDFFDDDDDDDDFFFFFFFFFFFFFFFFDD",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(73),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(13),
      I1 => \^ram_ena\,
      I2 => addra(12),
      O => ena_array(73)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_02 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_03 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_04 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_05 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_07 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_08 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_09 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_0A => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_0C => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_0D => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_0E => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_0F => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_11 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_12 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_13 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_14 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_16 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_17 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_18 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_19 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_1B => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_1C => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_1D => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_1E => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_20 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_21 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_22 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_23 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_25 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_26 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_27 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_28 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_2A => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_2B => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_2C => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_2D => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_2F => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_30 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_31 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_32 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_34 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_35 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_36 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_37 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_39 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_3A => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_3B => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_3C => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_3E => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_3F => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_40 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_41 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_43 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_44 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_45 => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_46 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFF",
      INIT_48 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_49 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF1CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_4A => X"FFFCB3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE947FFFFFFFFFFFFFF",
      INIT_4B => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFE907FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF0CFFF",
      INIT_4D => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFF8B3FFFFFFFFFFFFFFFFFFF293FFFF",
      INIT_4E => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF0CFFFFEE8FFFFFFFFFFFFFFFFFFFE59FFFFFF",
      INIT_4F => X"FFF8B3FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFE907FFFFFFFFFFFFFF",
      INIT_50 => X"FEE8FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFE947FFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFFFF5CFFF",
      INIT_52 => X"FFFFFFFFFFFFFDE1FFFFFFFFFFFFFFFFFFF8B3FFFFFFFFFFFFFFFFFFF143FFFF",
      INIT_53 => X"FFFFF7A7FFFFFFFFFFFFFFFFFFF0CFFFFEE8FFFFFFFFFFFFFFFFFFFC59FFFFFF",
      INIT_54 => X"FFF833FFFFFFFFFFFFFFFFFFF013FFFFFFFFFFFFFFFFFFE847FFFFFFFFFFFFFF",
      INIT_55 => X"FEA0FFFFFFFFFFFFFFFFFFFE59FFFFFFFFFFFFFFFFFFFD61FFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFF727FFFFFFFFFFFFFFFFFFF00FFF",
      INIT_57 => X"FFFFFFFFFFFFF961FFFFFFFFFFFFFFFFFFFC33FFFFFFFFFFFFFFFFFFF243FFFF",
      INIT_58 => X"FFFFF3A7FFFFFFFFFFFFFFFFFFF04FFFFE88FFFFFFFFFFFFFFFFFFF841FFFFFF",
      INIT_59 => X"FFFC03FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFEA47FFFFFFFFFFFFFF",
      INIT_5A => X"FE80FFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFE0AFFFFFFFFFFFFFFFFFFFE58FFFFFFFFFFFFFFFFFFFC40FFF",
      INIT_5C => X"FFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFF213FFFFFFFFFFFFFFFFFFF857FFFF",
      INIT_5D => X"FFFFF1A7FFFFFFFFFFFFFFFFFFE15FFFFC01FFFFFFFFFFFFFFFFFFF809FFFFFF",
      INIT_5E => X"FFF807FFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFF447FFFFFFFFFFFFFF",
      INIT_5F => X"FC04FFFFFFFFFFFFFFFFFFFC43FFFFFFFFFFFFFFFFFFFC69FFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFF517FFFFFFFFFFFFFFFFFFE107FFFFFFFFFFFFFFFFFFE84FFF",
      INIT_61 => X"FFFFFFFFFFFFF241FFFFFFFFFFFFFFFFFFF901FFFFFFFFFFFFFFFFFFF213FFFF",
      INIT_62 => X"FFFFE1A3FFFFFFFFFFFFFFFFFFE00FFFFC84FFFFFFFFFFFFFFFFFFF901FFFFFF",
      INIT_63 => X"FFF843FFFFFFFFFFFFFFFFFFF143FFFFFFFFFFFFFFFFFFF227FFFFFFFFFFFFFF",
      INIT_64 => X"FE80FFFFFFFFFFFFFFFFFFF905FFFFFFFFFFFFFFFFFFF041FFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFE803FFFFFFFFFFFFFFFFFFE387FFFFFFFFFFFFFFFFFFC23FFF",
      INIT_66 => X"FFFFFFFFFFFFF840FFFFFFFFFFFFFFFFFFF441FFFFFFFFFFFFFFFFFFF029FFFF",
      INIT_67 => X"FFFFD103FFFFFFFFFFFFFFFFFFD19FFFFF427FFFFFFFFFFFFFFFFFFA01FFFFFF",
      INIT_68 => X"FFF244FFFFFFFFFFFFFFFFFFE423FFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFF",
      INIT_69 => X"FF40FFFFFFFFFFFFFFFFFFF8027FFFFFFFFFFFFFFFFFE461FFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFF8209FFFFFFFFFFFFFFFFFFD109FFFFFFFFFFFFFFFFFFA8BFFF",
      INIT_6B => X"FFFFFFFFFFFFF0607FFFFFFFFFFFFFFFFFE8407FFFFFFFFFFFFFFFFFA3E0FFFF",
      INIT_6C => X"FFFF2080FFFFFFFFFFFFFFFFFF207FFFFE417FFFFFFFFFFFFFFFFFF0C43FFFFF",
      INIT_6D => X"FF8070FFFFFFFFFFFFFFFFFF8AA07FFFFFFFFFFFFFFFFF8125FFFFFFFFFFFFFF",
      INIT_6E => X"FF801FFFFFFFFFFFFFFFFFC0C53FFFFFFFFFFFFFFFFFC2003FFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFF90007FFFFFFFFFFFFFFFFE10207FFFFFFFFFFFFFFFFF513FFF",
      INIT_70 => X"FFFFFFFFFFFF88021FFFFFFFFFFFFFFFFF52123FFFFFFFFFFFFFFFFF02003FFF",
      INIT_71 => X"FFFA41027FFFFFFFFFFFFFFFFE887FFFFF208FFFFFFFFFFFFFFFFFE0109FFFFF",
      INIT_72 => X"FFAA081FFFFFFFFFFFFFFFFD00807FFFFFFFFFFFFFFFFF40003FFFFFFFFFFFFF",
      INIT_73 => X"FFC80FFFFFFFFFFFFFFFFFC0200FFFFFFFFFFFFFFFFF0842BFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFC804A37FFFFFFFFFFFFFFE820412FFFFFFFFFFFFFFFF9027FFF",
      INIT_75 => X"FFFFFFFFFFFB04104BFFFFFFFFFFFFFFFA00A81BFFFFFFFFFFFFFFF6402097FF",
      INIT_76 => X"FE2130401E7FFFFFFFFFFFFEB244FFFFFFD005FFFFFFFFFFFFFFFD28400DFFFF",
      INIT_77 => X"ACD51022BFFFFFFFFFFFFF1102204F7FFFFFFFFFFFFF594220457FFFFFFFFFFF",
      INIT_78 => X"FFEC434FFFFFFFFFFFFFD64880511FFFFFFFFFFFFF884112239FFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFE422515223FFFFFFFFFFFFE463521227FFFFFFFFFFFFE8208FFFF",
      INIT_7A => X"FFFFFFFFFF910A6A089FFFFFFFFFFFFF210280B13FFFFFFFFFFFFF2004D0113F",
      INIT_7B => X"000811D850000000000000002011FFFFFFD4044FFFFFFFFFFFFF908940089FFF",
      INIT_7C => X"0004E414000000000000000400E888000000000000000A098C18000000000000",
      INIT_7D => X"FFF2000000000000000002027222000000000000000244E60400000000000000",
      INIT_7E => X"FFFFFFFFFFFFE011E403DFFFFFFFFFFFFFC821EC13FFFFFFFFFFFFFFE423FFFF",
      INIT_7F => X"FFFFFFFFFFE8006A14FFFFFFFFFFFFFFF008F209FFFFFFFFFFFFFFE050F401FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[1]\(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \start_picture_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal ena_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(74),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(13),
      I1 => ram_ena,
      I2 => addra(12),
      O => ena_array(74)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end start_picture_blk_mem_gen_prim_width;

architecture STRUCTURE of start_picture_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.start_picture_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      \douta[2]\(1 downto 0) => \douta[2]\(1 downto 0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(0) => dina(0),
      \douta[2]\(0) => \douta[2]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[17]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(0) => dina(0),
      \douta[0]\(0) => \douta[0]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(0) => DOADO(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized40\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized41\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized42\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized43\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized44\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized45\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized46\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized47\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized48\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized49\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOUTA(0) => DOUTA(0),
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized50\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized51\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized52\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized53\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized54\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized55\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized55\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized56\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized56\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized57\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized57\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized58\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized58\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized59\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized59\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOUTA(0) => DOUTA(0),
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized60\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized60\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized61\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized61\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized62\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized62\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized63\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized63\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized64\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized64\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized65\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized65\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized66\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized66\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized67\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized67\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized68\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized68\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized69\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized69\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOUTA(0) => DOUTA(0),
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized70\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized70\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized71\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized71\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized72\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized72\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized73\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized74\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized74\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized75\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized76\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized76\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized77\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized78\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized78\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized79\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \addra[17]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      DOUTA(0) => DOUTA(0),
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized80\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized81\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized82\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized83\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized84\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized85\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized86\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized86\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized87\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized88\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized88\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized89\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized89\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      clka => clka,
      dina(0) => dina(0),
      \douta[1]\(0) => \douta[1]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \start_picture_blk_mem_gen_prim_width__parameterized90\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \start_picture_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \start_picture_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \start_picture_blk_mem_gen_prim_width__parameterized90\ is
begin
\prim_init.ram\: entity work.\start_picture_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end start_picture_blk_mem_gen_generic_cstr;

architecture STRUCTURE of start_picture_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.start_picture_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_0\(0) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_2\(0) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_3\(0) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_4\(0) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_5\(0) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_6\(0) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_7\(0) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_8\(0) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_9\(0) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_100\(0) => \ramloop[40].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_101\(0) => \ramloop[39].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_102\(0) => \ramloop[38].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_103\(0) => \ramloop[37].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_104\(0) => \ramloop[44].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_105\(0) => \ramloop[43].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_106\(0) => \ramloop[42].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_107\(0) => \ramloop[41].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_108\(0) => \ramloop[48].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_109\(0) => \ramloop[47].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_110\(0) => \ramloop[46].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_111\(0) => \ramloop[45].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_112\(0) => \ramloop[52].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_113\(0) => \ramloop[51].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_114\(0) => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_115\(0) => \ramloop[49].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_116\(0) => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_117\(0) => \ramloop[55].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_118\(0) => \ramloop[54].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_119\(0) => \ramloop[53].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_120\(0) => \ramloop[60].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_121\(0) => \ramloop[59].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_122\(0) => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_123\(0) => \ramloop[57].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_124\(0) => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_125\(0) => \ramloop[63].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_126\(0) => \ramloop[62].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_127\(0) => \ramloop[61].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_128\(0) => \ramloop[68].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_129\(0) => \ramloop[67].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_130\(0) => \ramloop[66].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_131\(0) => \ramloop[65].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_132\(0) => \ramloop[72].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_133\(0) => \ramloop[71].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_134\(0) => \ramloop[70].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_135\(0) => \ramloop[69].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_136\(0) => \ramloop[76].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_137\(0) => \ramloop[75].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_138\(0) => \ramloop[74].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_139\(0) => \ramloop[73].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_140\(0) => \ramloop[80].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_141\(0) => \ramloop[79].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_142\(0) => \ramloop[78].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_143\(0) => \ramloop[77].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_144\(0) => \ramloop[84].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_145\(0) => \ramloop[83].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_146\(0) => \ramloop[82].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_147\(0) => \ramloop[81].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_148\(0) => \ramloop[88].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_149\(0) => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_150\(0) => \ramloop[86].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_151\(0) => \ramloop[85].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[89].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[89].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[89].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[89].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[89].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[89].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[89].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[89].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[45].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[90].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[90].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[90].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[90].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[90].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[90].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[90].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[90].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[56].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[56].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[56].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[56].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[56].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[56].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[56].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[56].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[60].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[60].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[60].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[60].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[60].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[60].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[60].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[60].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[59].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[59].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[59].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[59].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[59].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[59].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[59].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[59].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[91].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[91].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[91].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[91].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[91].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[91].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[91].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[91].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[58].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[58].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[58].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[58].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[58].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[58].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[58].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[58].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[57].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[57].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[57].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[57].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[57].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[57].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[57].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[57].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[64].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[64].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[64].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[64].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[64].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[64].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[64].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[64].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[63].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[63].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[63].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[63].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[63].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[63].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[63].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[63].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(7) => \ramloop[62].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(6) => \ramloop[62].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(5) => \ramloop[62].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(4) => \ramloop[62].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(3) => \ramloop[62].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(2) => \ramloop[62].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(1) => \ramloop[62].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_54\(0) => \ramloop[62].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(7) => \ramloop[61].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(6) => \ramloop[61].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(5) => \ramloop[61].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(4) => \ramloop[61].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(3) => \ramloop[61].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(2) => \ramloop[61].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(1) => \ramloop[61].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_55\(0) => \ramloop[61].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(7) => \ramloop[68].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(6) => \ramloop[68].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(5) => \ramloop[68].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(4) => \ramloop[68].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(3) => \ramloop[68].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(2) => \ramloop[68].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(1) => \ramloop[68].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_56\(0) => \ramloop[68].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(7) => \ramloop[67].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(6) => \ramloop[67].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(5) => \ramloop[67].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(4) => \ramloop[67].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(3) => \ramloop[67].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(2) => \ramloop[67].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(1) => \ramloop[67].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_57\(0) => \ramloop[67].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(7) => \ramloop[66].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(6) => \ramloop[66].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(5) => \ramloop[66].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(4) => \ramloop[66].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(3) => \ramloop[66].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(2) => \ramloop[66].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(1) => \ramloop[66].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_58\(0) => \ramloop[66].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(7) => \ramloop[65].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(6) => \ramloop[65].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(5) => \ramloop[65].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(4) => \ramloop[65].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(3) => \ramloop[65].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(2) => \ramloop[65].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(1) => \ramloop[65].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59\(0) => \ramloop[65].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[90].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(7) => \ramloop[72].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(6) => \ramloop[72].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(5) => \ramloop[72].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(4) => \ramloop[72].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(3) => \ramloop[72].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(2) => \ramloop[72].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(1) => \ramloop[72].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_60\(0) => \ramloop[72].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(7) => \ramloop[71].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(6) => \ramloop[71].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(5) => \ramloop[71].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(4) => \ramloop[71].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(3) => \ramloop[71].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(2) => \ramloop[71].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(1) => \ramloop[71].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_61\(0) => \ramloop[71].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(7) => \ramloop[70].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(6) => \ramloop[70].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(5) => \ramloop[70].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(4) => \ramloop[70].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(3) => \ramloop[70].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(2) => \ramloop[70].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(1) => \ramloop[70].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_62\(0) => \ramloop[70].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(7) => \ramloop[69].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(6) => \ramloop[69].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(5) => \ramloop[69].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(4) => \ramloop[69].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(3) => \ramloop[69].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(2) => \ramloop[69].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(1) => \ramloop[69].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_63\(0) => \ramloop[69].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(7) => \ramloop[76].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(6) => \ramloop[76].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(5) => \ramloop[76].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(4) => \ramloop[76].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(3) => \ramloop[76].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(2) => \ramloop[76].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(1) => \ramloop[76].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_64\(0) => \ramloop[76].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(7) => \ramloop[75].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(6) => \ramloop[75].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(5) => \ramloop[75].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(4) => \ramloop[75].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(3) => \ramloop[75].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(2) => \ramloop[75].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(1) => \ramloop[75].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_65\(0) => \ramloop[75].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(7) => \ramloop[74].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(6) => \ramloop[74].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(5) => \ramloop[74].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(4) => \ramloop[74].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(3) => \ramloop[74].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(2) => \ramloop[74].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(1) => \ramloop[74].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_66\(0) => \ramloop[74].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(7) => \ramloop[73].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(6) => \ramloop[73].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(5) => \ramloop[73].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(4) => \ramloop[73].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(3) => \ramloop[73].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(2) => \ramloop[73].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(1) => \ramloop[73].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67\(0) => \ramloop[73].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(7) => \ramloop[80].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(6) => \ramloop[80].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(5) => \ramloop[80].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(4) => \ramloop[80].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(3) => \ramloop[80].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(2) => \ramloop[80].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(1) => \ramloop[80].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_68\(0) => \ramloop[80].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(7) => \ramloop[79].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(6) => \ramloop[79].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(5) => \ramloop[79].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(4) => \ramloop[79].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(3) => \ramloop[79].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(2) => \ramloop[79].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(1) => \ramloop[79].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_69\(0) => \ramloop[79].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(7) => \ramloop[78].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(6) => \ramloop[78].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(5) => \ramloop[78].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(4) => \ramloop[78].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(3) => \ramloop[78].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(2) => \ramloop[78].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(1) => \ramloop[78].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_70\(0) => \ramloop[78].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(7) => \ramloop[77].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(6) => \ramloop[77].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(5) => \ramloop[77].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(4) => \ramloop[77].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(3) => \ramloop[77].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(2) => \ramloop[77].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(1) => \ramloop[77].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_71\(0) => \ramloop[77].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(7) => \ramloop[84].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(6) => \ramloop[84].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(5) => \ramloop[84].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(4) => \ramloop[84].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(3) => \ramloop[84].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(2) => \ramloop[84].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(1) => \ramloop[84].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_72\(0) => \ramloop[84].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(7) => \ramloop[83].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(6) => \ramloop[83].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(5) => \ramloop[83].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(4) => \ramloop[83].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(3) => \ramloop[83].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(2) => \ramloop[83].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(1) => \ramloop[83].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_73\(0) => \ramloop[83].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(7) => \ramloop[82].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(6) => \ramloop[82].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(5) => \ramloop[82].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(4) => \ramloop[82].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(3) => \ramloop[82].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(2) => \ramloop[82].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(1) => \ramloop[82].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_74\(0) => \ramloop[82].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(7) => \ramloop[81].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(6) => \ramloop[81].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(5) => \ramloop[81].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(4) => \ramloop[81].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(3) => \ramloop[81].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(2) => \ramloop[81].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(1) => \ramloop[81].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_75\(0) => \ramloop[81].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(7) => \ramloop[88].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(6) => \ramloop[88].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(5) => \ramloop[88].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(4) => \ramloop[88].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(3) => \ramloop[88].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(2) => \ramloop[88].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(1) => \ramloop[88].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_76\(0) => \ramloop[88].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(7) => \ramloop[87].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(6) => \ramloop[87].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(5) => \ramloop[87].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(4) => \ramloop[87].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(3) => \ramloop[87].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(2) => \ramloop[87].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(1) => \ramloop[87].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_77\(0) => \ramloop[87].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(7) => \ramloop[86].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(6) => \ramloop[86].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(5) => \ramloop[86].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(4) => \ramloop[86].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(3) => \ramloop[86].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(2) => \ramloop[86].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(1) => \ramloop[86].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_78\(0) => \ramloop[86].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(7) => \ramloop[85].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(6) => \ramloop[85].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(5) => \ramloop[85].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(4) => \ramloop[85].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(3) => \ramloop[85].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(2) => \ramloop[85].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(1) => \ramloop[85].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_79\(0) => \ramloop[85].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_80\(0) => \ramloop[20].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_81\(0) => \ramloop[19].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_82\(0) => \ramloop[18].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_83\(0) => \ramloop[17].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_84\(0) => \ramloop[24].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_85\(0) => \ramloop[23].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_86\(0) => \ramloop[22].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_87\(0) => \ramloop[21].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_88\(0) => \ramloop[28].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_89\(0) => \ramloop[27].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_90\(0) => \ramloop[26].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_91\(0) => \ramloop[25].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_92\(0) => \ramloop[32].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_93\(0) => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_94\(0) => \ramloop[30].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_95\(0) => \ramloop[29].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_96\(0) => \ramloop[36].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_97\(0) => \ramloop[35].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_98\(0) => \ramloop[34].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_99\(0) => \ramloop[33].ram.r_n_8\,
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOPADOP(0) => \ramloop[89].ram.r_n_8\,
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(6 downto 0) => addra(18 downto 12),
      clka => clka,
      \^douta\(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.start_picture_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(0) => dina(1),
      \douta[1]\(0) => \ramloop[10].ram.r_n_0\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(2 downto 1),
      \douta[2]\(1) => \ramloop[11].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[11].ram.r_n_1\,
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized11\
     port map (
      DOUTA(0) => \ramloop[12].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(2),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTA(0) => \ramloop[13].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(2),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTA(0) => \ramloop[14].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(2),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTA(0) => \ramloop[15].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(2),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(0) => dina(2),
      \douta[2]\(0) => \ramloop[16].ram.r_n_0\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[17].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[17].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[17].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[17].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[17].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[17].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[17].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[17].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[17].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[18].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[18].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[18].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[18].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[18].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[18].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[18].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[18].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[18].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[19].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[19].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[19].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[19].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[19].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[19].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[19].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[19].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[19].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[20].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[20].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[20].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[20].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[20].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[20].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[20].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[20].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[20].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[21].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[21].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[21].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[21].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[21].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[21].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[21].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[21].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[21].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[22].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[22].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[22].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[22].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[22].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[22].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[22].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[22].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[22].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[23].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[23].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[23].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[23].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[23].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[23].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[23].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[23].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[23].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[24].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[24].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[24].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[24].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[24].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[24].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[24].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[24].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[24].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[25].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[25].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[25].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[25].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[25].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[25].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[25].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[25].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[25].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[26].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[26].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[26].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[26].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[26].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[26].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[26].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[26].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[26].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[27].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[27].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[27].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[27].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[27].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[27].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[27].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[27].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[27].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[28].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[28].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[28].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[28].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[28].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[28].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[28].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[28].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[28].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[29].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[29].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[29].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[29].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[29].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[29].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[29].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[29].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[29].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[30].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[30].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[30].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[30].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[30].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[30].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[30].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[30].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[30].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[31].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[31].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[31].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[31].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[31].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[31].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[31].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[31].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[31].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[6].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[32].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[32].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[32].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[32].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[32].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[32].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[32].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[32].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[32].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[33].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[33].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[33].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[33].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[33].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[33].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[33].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[33].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[33].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[34].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[34].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[34].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[34].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[34].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[34].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[34].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[34].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[34].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[35].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[35].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[35].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[35].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[35].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[35].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[35].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[35].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[35].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[36].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[36].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[36].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[36].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[36].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[36].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[36].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[36].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[36].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[37].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[37].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[37].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[37].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[37].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[37].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[37].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[37].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[37].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[38].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[38].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[38].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[38].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[38].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[38].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[38].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[38].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[38].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[39].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[39].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[39].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[39].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[39].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[39].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[39].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[39].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[39].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[40].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[40].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[40].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[40].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[40].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[40].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[40].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[40].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[40].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[41].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[41].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[41].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[41].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[41].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[41].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[41].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[41].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[41].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[42].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[42].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[42].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[42].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[42].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[42].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[42].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[42].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[42].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[42].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[43].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[43].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[43].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[43].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[43].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[43].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[43].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[43].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[43].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[43].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[44].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[44].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[44].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[44].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[44].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[44].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[44].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[44].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[44].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[44].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[45].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[45].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[45].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[45].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[45].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[45].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[45].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[45].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[45].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[45].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[46].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[46].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[46].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[46].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[46].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[46].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[46].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[46].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[46].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[46].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[47].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[47].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[47].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[47].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[47].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[47].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[47].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[47].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[47].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[47].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[48].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[7].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[48].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[48].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[48].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[48].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[48].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[48].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[48].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[48].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[48].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[49].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[49].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[49].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[49].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[49].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[49].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[49].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[49].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[49].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[49].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(0) => dina(0),
      \douta[0]\(0) => \ramloop[4].ram.r_n_0\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[50].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[50].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[50].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[50].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[50].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[50].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[50].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[50].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[50].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[50].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[51].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[51].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[51].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[51].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[51].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[51].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[51].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[51].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[51].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[51].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[52].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[52].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[52].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[52].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[52].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[52].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[52].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[52].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[52].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[52].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[53].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[53].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[53].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[53].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[53].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[53].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[53].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[53].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[53].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[53].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[54].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[54].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[54].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[54].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[54].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[54].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[54].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[54].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[54].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[54].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[55].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[55].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[55].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[55].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[55].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[55].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[55].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[55].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[55].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[55].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[56].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[56].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[56].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[56].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[56].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[56].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[56].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[56].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[56].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[56].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[57].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[57].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[57].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[57].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[57].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[57].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[57].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[57].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[57].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[57].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[58].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[58].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[58].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[58].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[58].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[58].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[58].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[58].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[58].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[58].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[59].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[59].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[59].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[59].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[59].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[59].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[59].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[59].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[59].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[59].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
\ramloop[60].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[60].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[60].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[60].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[60].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[60].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[60].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[60].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[60].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[60].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[61].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[61].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[61].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[61].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[61].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[61].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[61].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[61].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[61].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[61].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[62].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[62].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[62].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[62].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[62].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[62].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[62].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[62].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[62].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[62].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[63].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized62\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[63].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[63].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[63].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[63].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[63].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[63].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[63].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[63].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[63].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[64].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[8].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[64].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[64].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[64].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[64].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[64].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[64].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[64].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[64].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[64].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[65].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[65].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[65].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[65].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[65].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[65].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[65].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[65].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[65].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[65].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[66].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[66].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[66].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[66].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[66].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[66].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[66].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[66].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[66].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[66].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[67].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[67].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[67].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[67].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[67].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[67].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[67].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[67].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[67].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[67].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[68].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[68].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[68].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[68].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[68].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[68].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[68].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[68].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[68].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[68].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[69].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[69].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[69].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[69].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[69].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[69].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[69].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[69].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[69].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[69].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ => \ramloop[6].ram.r_n_0\,
      DOUTA(0) => \ramloop[6].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[70].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[70].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[70].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[70].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[70].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[70].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[70].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[70].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[70].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[70].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[71].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[71].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[71].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[71].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[71].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[71].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[71].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[71].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[71].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[71].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[72].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[72].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[72].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[72].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[72].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[72].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[72].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[72].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[72].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[72].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[73].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[73].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[73].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[73].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[73].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[73].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[73].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[73].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[73].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[73].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[74].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized73\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[74].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[74].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[74].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[74].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[74].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[74].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[74].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[74].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[74].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[75].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[75].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[75].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[75].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[75].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[75].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[75].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[75].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[75].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[75].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[76].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized75\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[76].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[76].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[76].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[76].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[76].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[76].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[76].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[76].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[76].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[77].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized76\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[77].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[77].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[77].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[77].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[77].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[77].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[77].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[77].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[77].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[78].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized77\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[78].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[78].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[78].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[78].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[78].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[78].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[78].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[78].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[78].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[79].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized78\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[79].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[79].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[79].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[79].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[79].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[79].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[79].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[79].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[79].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ => \ramloop[7].ram.r_n_0\,
      DOUTA(0) => \ramloop[7].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[80].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized79\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      \addra[17]\ => \ramloop[9].ram.r_n_0\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[80].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[80].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[80].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[80].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[80].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[80].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[80].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[80].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[80].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[81].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized80\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[81].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[81].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[81].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[81].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[81].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[81].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[81].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[81].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[81].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[82].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized81\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[82].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[82].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[82].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[82].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[82].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[82].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[82].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[82].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[82].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[83].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized82\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[83].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[83].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[83].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[83].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[83].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[83].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[83].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[83].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[83].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[84].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized83\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[84].ram.r_n_9\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[84].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[84].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[84].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[84].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[84].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[84].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[84].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[84].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[84].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[85].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized84\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[85].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[85].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[85].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[85].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[85].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[85].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[85].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[85].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[85].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[86].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized85\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[86].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[86].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[86].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[86].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[86].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[86].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[86].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[86].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[86].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[87].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized86\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[87].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[87].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[87].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[87].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[87].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[87].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[87].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[87].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[87].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[88].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized87\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[84].ram.r_n_9\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[88].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[88].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[88].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[88].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[88].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[88].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[88].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[88].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[88].ram.r_n_8\,
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[89].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized88\
     port map (
      DOPADOP(0) => \ramloop[89].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[89].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[89].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[89].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[89].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[89].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[89].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[89].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[89].ram.r_n_7\,
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ => \ramloop[8].ram.r_n_0\,
      DOUTA(0) => \ramloop[8].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[90].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized89\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[90].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[90].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[90].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[90].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[90].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[90].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[90].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[90].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[90].ram.r_n_8\,
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
\ramloop[91].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized90\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[91].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[91].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[91].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[91].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[91].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[91].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[91].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[91].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[91].ram.r_n_8\,
      ena => ena,
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\start_picture_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ => \ramloop[9].ram.r_n_0\,
      DOUTA(0) => \ramloop[9].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_top : entity is "blk_mem_gen_top";
end start_picture_blk_mem_gen_top;

architecture STRUCTURE of start_picture_blk_mem_gen_top is
begin
\valid.cstr\: entity work.start_picture_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end start_picture_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of start_picture_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.start_picture_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of start_picture_blk_mem_gen_v8_3_3 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of start_picture_blk_mem_gen_v8_3_3 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of start_picture_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of start_picture_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of start_picture_blk_mem_gen_v8_3_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of start_picture_blk_mem_gen_v8_3_3 : entity is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of start_picture_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of start_picture_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of start_picture_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of start_picture_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     9.415149 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of start_picture_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of start_picture_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of start_picture_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of start_picture_blk_mem_gen_v8_3_3 : entity is "start_picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of start_picture_blk_mem_gen_v8_3_3 : entity is "start_picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of start_picture_blk_mem_gen_v8_3_3 : entity is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of start_picture_blk_mem_gen_v8_3_3 : entity is 307200;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of start_picture_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of start_picture_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of start_picture_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of start_picture_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of start_picture_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of start_picture_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of start_picture_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of start_picture_blk_mem_gen_v8_3_3 : entity is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of start_picture_blk_mem_gen_v8_3_3 : entity is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of start_picture_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of start_picture_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of start_picture_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of start_picture_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of start_picture_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of start_picture_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of start_picture_blk_mem_gen_v8_3_3 : entity is "yes";
end start_picture_blk_mem_gen_v8_3_3;

architecture STRUCTURE of start_picture_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.start_picture_blk_mem_gen_v8_3_3_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity start_picture is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of start_picture : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of start_picture : entity is "start_picture,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of start_picture : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of start_picture : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end start_picture;

architecture STRUCTURE of start_picture is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     9.415149 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "start_picture.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "start_picture.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 307200;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.start_picture_blk_mem_gen_v8_3_3
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => B"0000000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
