#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002f090fc9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002f09122f6e0_0 .net "PC", 31 0, L_000002f0912bbd30;  1 drivers
v000002f09122e100_0 .net "cycles_consumed", 31 0, v000002f09122dd40_0;  1 drivers
v000002f09122f640_0 .var "input_clk", 0 0;
v000002f09122f780_0 .var "rst", 0 0;
S_000002f090f4d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002f090fc9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002f091170960 .functor NOR 1, v000002f09122f640_0, v000002f091228d40_0, C4<0>, C4<0>;
L_000002f0911715a0 .functor AND 1, v000002f091204d30_0, v000002f091204bf0_0, C4<1>, C4<1>;
L_000002f091171610 .functor AND 1, L_000002f0911715a0, L_000002f09122e1a0, C4<1>, C4<1>;
L_000002f091171760 .functor AND 1, v000002f0911f2750_0, v000002f0911f3d30_0, C4<1>, C4<1>;
L_000002f0911717d0 .functor AND 1, L_000002f091171760, L_000002f09122e240, C4<1>, C4<1>;
L_000002f091170b90 .functor AND 1, v000002f0912280c0_0, v000002f09122a1e0_0, C4<1>, C4<1>;
L_000002f091171840 .functor AND 1, L_000002f091170b90, L_000002f09122e9c0, C4<1>, C4<1>;
L_000002f091171b50 .functor AND 1, v000002f091204d30_0, v000002f091204bf0_0, C4<1>, C4<1>;
L_000002f091171d10 .functor AND 1, L_000002f091171b50, L_000002f09122d020, C4<1>, C4<1>;
L_000002f0911721e0 .functor AND 1, v000002f0911f2750_0, v000002f0911f3d30_0, C4<1>, C4<1>;
L_000002f091171d80 .functor AND 1, L_000002f0911721e0, L_000002f09122ea60, C4<1>, C4<1>;
L_000002f091170730 .functor AND 1, v000002f0912280c0_0, v000002f09122a1e0_0, C4<1>, C4<1>;
L_000002f0911707a0 .functor AND 1, L_000002f091170730, L_000002f09122d160, C4<1>, C4<1>;
L_000002f091236b40 .functor NOT 1, L_000002f091170960, C4<0>, C4<0>, C4<0>;
L_000002f0912361a0 .functor NOT 1, L_000002f091170960, C4<0>, C4<0>, C4<0>;
L_000002f09129f1f0 .functor NOT 1, L_000002f091170960, C4<0>, C4<0>, C4<0>;
L_000002f0912a0060 .functor NOT 1, L_000002f091170960, C4<0>, C4<0>, C4<0>;
L_000002f0912a0140 .functor NOT 1, L_000002f091170960, C4<0>, C4<0>, C4<0>;
L_000002f0912bbd30 .functor BUFZ 32, v000002f091226540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f09122a820_0 .net "EX1_ALU_OPER1", 31 0, L_000002f091236d70;  1 drivers
v000002f09122a460_0 .net "EX1_ALU_OPER2", 31 0, L_000002f09129e700;  1 drivers
v000002f09122a280_0 .net "EX1_PC", 31 0, v000002f091203110_0;  1 drivers
v000002f09122a320_0 .net "EX1_PFC", 31 0, v000002f091201f90_0;  1 drivers
v000002f09122a6e0_0 .net "EX1_PFC_to_IF", 31 0, L_000002f091233240;  1 drivers
v000002f09122a500_0 .net "EX1_forward_to_B", 31 0, v000002f091204010_0;  1 drivers
v000002f09122a780_0 .net "EX1_is_beq", 0 0, v000002f091202030_0;  1 drivers
v000002f09122a8c0_0 .net "EX1_is_bne", 0 0, v000002f091202490_0;  1 drivers
v000002f091222ee0_0 .net "EX1_is_jal", 0 0, v000002f091203750_0;  1 drivers
v000002f091223840_0 .net "EX1_is_jr", 0 0, v000002f091203430_0;  1 drivers
v000002f0912230c0_0 .net "EX1_is_oper2_immed", 0 0, v000002f091202530_0;  1 drivers
v000002f091222f80_0 .net "EX1_memread", 0 0, v000002f091202fd0_0;  1 drivers
v000002f091224420_0 .net "EX1_memwrite", 0 0, v000002f0912039d0_0;  1 drivers
v000002f091224060_0 .net "EX1_opcode", 11 0, v000002f091203d90_0;  1 drivers
v000002f091223200_0 .net "EX1_predicted", 0 0, v000002f091202d50_0;  1 drivers
v000002f091223160_0 .net "EX1_rd_ind", 4 0, v000002f091202990_0;  1 drivers
v000002f0912242e0_0 .net "EX1_rd_indzero", 0 0, v000002f091203a70_0;  1 drivers
v000002f091224380_0 .net "EX1_regwrite", 0 0, v000002f091202170_0;  1 drivers
v000002f091223d40_0 .net "EX1_rs1", 31 0, v000002f0912034d0_0;  1 drivers
v000002f0912244c0_0 .net "EX1_rs1_ind", 4 0, v000002f0912027b0_0;  1 drivers
v000002f0912233e0_0 .net "EX1_rs2", 31 0, v000002f0912036b0_0;  1 drivers
v000002f0912237a0_0 .net "EX1_rs2_ind", 4 0, v000002f0912028f0_0;  1 drivers
v000002f091224ec0_0 .net "EX1_rs2_out", 31 0, L_000002f09129fce0;  1 drivers
v000002f0912232a0_0 .net "EX2_ALU_OPER1", 31 0, v000002f091204c90_0;  1 drivers
v000002f091223b60_0 .net "EX2_ALU_OPER2", 31 0, v000002f091204150_0;  1 drivers
v000002f091223700_0 .net "EX2_ALU_OUT", 31 0, L_000002f091233a60;  1 drivers
v000002f091223c00_0 .net "EX2_PC", 31 0, v000002f091205410_0;  1 drivers
v000002f091224ce0_0 .net "EX2_PFC_to_IF", 31 0, v000002f091205230_0;  1 drivers
v000002f091223a20_0 .net "EX2_forward_to_B", 31 0, v000002f091204290_0;  1 drivers
v000002f091222bc0_0 .net "EX2_is_beq", 0 0, v000002f091205370_0;  1 drivers
v000002f091223020_0 .net "EX2_is_bne", 0 0, v000002f091204470_0;  1 drivers
v000002f091224f60_0 .net "EX2_is_jal", 0 0, v000002f0912054b0_0;  1 drivers
v000002f091223340_0 .net "EX2_is_jr", 0 0, v000002f0912045b0_0;  1 drivers
v000002f091224e20_0 .net "EX2_is_oper2_immed", 0 0, v000002f091204650_0;  1 drivers
v000002f0912247e0_0 .net "EX2_memread", 0 0, v000002f0912041f0_0;  1 drivers
v000002f091224c40_0 .net "EX2_memwrite", 0 0, v000002f0912048d0_0;  1 drivers
v000002f091223de0_0 .net "EX2_opcode", 11 0, v000002f091204ab0_0;  1 drivers
v000002f091223480_0 .net "EX2_predicted", 0 0, v000002f091204970_0;  1 drivers
v000002f091223ac0_0 .net "EX2_rd_ind", 4 0, v000002f091204b50_0;  1 drivers
v000002f091223520_0 .net "EX2_rd_indzero", 0 0, v000002f091204bf0_0;  1 drivers
v000002f091223ca0_0 .net "EX2_regwrite", 0 0, v000002f091204d30_0;  1 drivers
v000002f091222a80_0 .net "EX2_rs1", 31 0, v000002f091204e70_0;  1 drivers
v000002f091223e80_0 .net "EX2_rs1_ind", 4 0, v000002f091204dd0_0;  1 drivers
v000002f0912249c0_0 .net "EX2_rs2_ind", 4 0, v000002f091204f10_0;  1 drivers
v000002f091224600_0 .net "EX2_rs2_out", 31 0, v000002f091204fb0_0;  1 drivers
v000002f091224ba0_0 .net "ID_INST", 31 0, v000002f09120a6a0_0;  1 drivers
v000002f091222b20_0 .net "ID_PC", 31 0, v000002f091209340_0;  1 drivers
v000002f091222c60_0 .net "ID_PFC_to_EX", 31 0, L_000002f091230ae0;  1 drivers
v000002f091222d00_0 .net "ID_PFC_to_IF", 31 0, L_000002f091231a80;  1 drivers
v000002f091223f20_0 .net "ID_forward_to_B", 31 0, L_000002f091231440;  1 drivers
v000002f0912235c0_0 .net "ID_is_beq", 0 0, L_000002f091230b80;  1 drivers
v000002f091224240_0 .net "ID_is_bne", 0 0, L_000002f091230cc0;  1 drivers
v000002f0912238e0_0 .net "ID_is_j", 0 0, L_000002f091232980;  1 drivers
v000002f091223fc0_0 .net "ID_is_jal", 0 0, L_000002f091233d80;  1 drivers
v000002f091223660_0 .net "ID_is_jr", 0 0, L_000002f091231300;  1 drivers
v000002f091222da0_0 .net "ID_is_oper2_immed", 0 0, L_000002f091236670;  1 drivers
v000002f091224100_0 .net "ID_memread", 0 0, L_000002f091233380;  1 drivers
v000002f0912246a0_0 .net "ID_memwrite", 0 0, L_000002f091233560;  1 drivers
v000002f0912241a0_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  1 drivers
v000002f091224560_0 .net "ID_predicted", 0 0, v000002f09120c4a0_0;  1 drivers
v000002f091223980_0 .net "ID_rd_ind", 4 0, v000002f091225aa0_0;  1 drivers
v000002f091224740_0 .net "ID_regwrite", 0 0, L_000002f091233740;  1 drivers
v000002f091222e40_0 .net "ID_rs1", 31 0, v000002f091207ea0_0;  1 drivers
v000002f091224880_0 .net "ID_rs1_ind", 4 0, v000002f091227800_0;  1 drivers
v000002f091224920_0 .net "ID_rs2", 31 0, v000002f091208620_0;  1 drivers
v000002f091224a60_0 .net "ID_rs2_ind", 4 0, v000002f091227620_0;  1 drivers
v000002f091224b00_0 .net "IF_INST", 31 0, L_000002f091236590;  1 drivers
v000002f091224d80_0 .net "IF_pc", 31 0, v000002f091226540_0;  1 drivers
v000002f091225000_0 .net "MEM_ALU_OUT", 31 0, v000002f0911f1df0_0;  1 drivers
v000002f0912250a0_0 .net "MEM_Data_mem_out", 31 0, v000002f091228ac0_0;  1 drivers
v000002f091225140_0 .net "MEM_memread", 0 0, v000002f0911f3a10_0;  1 drivers
v000002f0912251e0_0 .net "MEM_memwrite", 0 0, v000002f0911f3dd0_0;  1 drivers
v000002f09122f1e0_0 .net "MEM_opcode", 11 0, v000002f0911f2390_0;  1 drivers
v000002f09122d0c0_0 .net "MEM_rd_ind", 4 0, v000002f0911f2430_0;  1 drivers
v000002f09122e560_0 .net "MEM_rd_indzero", 0 0, v000002f0911f3d30_0;  1 drivers
v000002f09122dac0_0 .net "MEM_regwrite", 0 0, v000002f0911f2750_0;  1 drivers
v000002f09122dfc0_0 .net "MEM_rs2", 31 0, v000002f0911f24d0_0;  1 drivers
v000002f09122d480_0 .net "PC", 31 0, L_000002f0912bbd30;  alias, 1 drivers
v000002f09122ed80_0 .net "STALL_ID1_FLUSH", 0 0, v000002f09120b5a0_0;  1 drivers
v000002f09122ee20_0 .net "STALL_ID2_FLUSH", 0 0, v000002f09120b3c0_0;  1 drivers
v000002f09122d2a0_0 .net "STALL_IF_FLUSH", 0 0, v000002f09120dbc0_0;  1 drivers
v000002f09122f280_0 .net "WB_ALU_OUT", 31 0, v000002f091228c00_0;  1 drivers
v000002f09122e2e0_0 .net "WB_Data_mem_out", 31 0, v000002f0912299c0_0;  1 drivers
v000002f09122e6a0_0 .net "WB_memread", 0 0, v000002f091229b00_0;  1 drivers
v000002f09122eb00_0 .net "WB_rd_ind", 4 0, v000002f091229ce0_0;  1 drivers
v000002f09122d840_0 .net "WB_rd_indzero", 0 0, v000002f09122a1e0_0;  1 drivers
v000002f09122f140_0 .net "WB_regwrite", 0 0, v000002f0912280c0_0;  1 drivers
v000002f09122f460_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  1 drivers
v000002f09122d200_0 .net *"_ivl_1", 0 0, L_000002f0911715a0;  1 drivers
v000002f09122dca0_0 .net *"_ivl_13", 0 0, L_000002f091170b90;  1 drivers
v000002f09122d5c0_0 .net *"_ivl_14", 0 0, L_000002f09122e9c0;  1 drivers
v000002f09122e420_0 .net *"_ivl_19", 0 0, L_000002f091171b50;  1 drivers
v000002f09122eba0_0 .net *"_ivl_2", 0 0, L_000002f09122e1a0;  1 drivers
v000002f09122e600_0 .net *"_ivl_20", 0 0, L_000002f09122d020;  1 drivers
v000002f09122d520_0 .net *"_ivl_25", 0 0, L_000002f0911721e0;  1 drivers
v000002f09122e4c0_0 .net *"_ivl_26", 0 0, L_000002f09122ea60;  1 drivers
v000002f09122dc00_0 .net *"_ivl_31", 0 0, L_000002f091170730;  1 drivers
v000002f09122ec40_0 .net *"_ivl_32", 0 0, L_000002f09122d160;  1 drivers
v000002f09122db60_0 .net *"_ivl_40", 31 0, L_000002f0912340a0;  1 drivers
L_000002f091250c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09122d700_0 .net *"_ivl_43", 26 0, L_000002f091250c58;  1 drivers
L_000002f091250ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09122e740_0 .net/2u *"_ivl_44", 31 0, L_000002f091250ca0;  1 drivers
v000002f09122ef60_0 .net *"_ivl_52", 31 0, L_000002f0912a6690;  1 drivers
L_000002f091250d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09122f320_0 .net *"_ivl_55", 26 0, L_000002f091250d30;  1 drivers
L_000002f091250d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09122e880_0 .net/2u *"_ivl_56", 31 0, L_000002f091250d78;  1 drivers
v000002f09122d660_0 .net *"_ivl_7", 0 0, L_000002f091171760;  1 drivers
v000002f09122e7e0_0 .net *"_ivl_8", 0 0, L_000002f09122e240;  1 drivers
v000002f09122ece0_0 .net "alu_selA", 1 0, L_000002f09122e380;  1 drivers
v000002f09122e920_0 .net "alu_selB", 1 0, L_000002f091230f40;  1 drivers
v000002f09122d7a0_0 .net "clk", 0 0, L_000002f091170960;  1 drivers
v000002f09122dd40_0 .var "cycles_consumed", 31 0;
v000002f09122dde0_0 .net "exhaz", 0 0, L_000002f0911717d0;  1 drivers
v000002f09122eec0_0 .net "exhaz2", 0 0, L_000002f091171d80;  1 drivers
v000002f09122de80_0 .net "hlt", 0 0, v000002f091228d40_0;  1 drivers
v000002f09122d340_0 .net "idhaz", 0 0, L_000002f091171610;  1 drivers
v000002f09122d3e0_0 .net "idhaz2", 0 0, L_000002f091171d10;  1 drivers
v000002f09122f000_0 .net "if_id_write", 0 0, v000002f09120df80_0;  1 drivers
v000002f09122f0a0_0 .net "input_clk", 0 0, v000002f09122f640_0;  1 drivers
v000002f09122f3c0_0 .net "is_branch_and_taken", 0 0, L_000002f091235e90;  1 drivers
v000002f09122d980_0 .net "memhaz", 0 0, L_000002f091171840;  1 drivers
v000002f09122d8e0_0 .net "memhaz2", 0 0, L_000002f0911707a0;  1 drivers
v000002f09122e060_0 .net "pc_src", 2 0, L_000002f091231940;  1 drivers
v000002f09122df20_0 .net "pc_write", 0 0, v000002f09120e2a0_0;  1 drivers
v000002f09122da20_0 .net "rst", 0 0, v000002f09122f780_0;  1 drivers
v000002f09122f500_0 .net "store_rs2_forward", 1 0, L_000002f091231580;  1 drivers
v000002f09122f5a0_0 .net "wdata_to_reg_file", 31 0, L_000002f0912bb470;  1 drivers
E_000002f09117cb60/0 .event negedge, v000002f09120cd60_0;
E_000002f09117cb60/1 .event posedge, v000002f0911f21b0_0;
E_000002f09117cb60 .event/or E_000002f09117cb60/0, E_000002f09117cb60/1;
L_000002f09122e1a0 .cmp/eq 5, v000002f091204b50_0, v000002f0912027b0_0;
L_000002f09122e240 .cmp/eq 5, v000002f0911f2430_0, v000002f0912027b0_0;
L_000002f09122e9c0 .cmp/eq 5, v000002f091229ce0_0, v000002f0912027b0_0;
L_000002f09122d020 .cmp/eq 5, v000002f091204b50_0, v000002f0912028f0_0;
L_000002f09122ea60 .cmp/eq 5, v000002f0911f2430_0, v000002f0912028f0_0;
L_000002f09122d160 .cmp/eq 5, v000002f091229ce0_0, v000002f0912028f0_0;
L_000002f0912340a0 .concat [ 5 27 0 0], v000002f091225aa0_0, L_000002f091250c58;
L_000002f091233600 .cmp/ne 32, L_000002f0912340a0, L_000002f091250ca0;
L_000002f0912a6690 .concat [ 5 27 0 0], v000002f091204b50_0, L_000002f091250d30;
L_000002f0912a5970 .cmp/ne 32, L_000002f0912a6690, L_000002f091250d78;
S_000002f090f4d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002f0911718b0 .functor NOT 1, L_000002f0911717d0, C4<0>, C4<0>, C4<0>;
L_000002f091171a70 .functor AND 1, L_000002f091171840, L_000002f0911718b0, C4<1>, C4<1>;
L_000002f091171ae0 .functor OR 1, L_000002f091171610, L_000002f091171a70, C4<0>, C4<0>;
L_000002f091172250 .functor OR 1, L_000002f091171610, L_000002f0911717d0, C4<0>, C4<0>;
v000002f09119b410_0 .net *"_ivl_12", 0 0, L_000002f091172250;  1 drivers
v000002f09119bff0_0 .net *"_ivl_2", 0 0, L_000002f0911718b0;  1 drivers
v000002f09119b870_0 .net *"_ivl_5", 0 0, L_000002f091171a70;  1 drivers
v000002f09119a830_0 .net *"_ivl_7", 0 0, L_000002f091171ae0;  1 drivers
v000002f09119c090_0 .net "alu_selA", 1 0, L_000002f09122e380;  alias, 1 drivers
v000002f09119c130_0 .net "exhaz", 0 0, L_000002f0911717d0;  alias, 1 drivers
v000002f09119c1d0_0 .net "idhaz", 0 0, L_000002f091171610;  alias, 1 drivers
v000002f09119b910_0 .net "memhaz", 0 0, L_000002f091171840;  alias, 1 drivers
L_000002f09122e380 .concat8 [ 1 1 0 0], L_000002f091171ae0, L_000002f091172250;
S_000002f090f469c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002f091170810 .functor NOT 1, L_000002f091171d80, C4<0>, C4<0>, C4<0>;
L_000002f091171df0 .functor AND 1, L_000002f0911707a0, L_000002f091170810, C4<1>, C4<1>;
L_000002f091170880 .functor OR 1, L_000002f091171d10, L_000002f091171df0, C4<0>, C4<0>;
L_000002f0911709d0 .functor NOT 1, v000002f091202530_0, C4<0>, C4<0>, C4<0>;
L_000002f091170a40 .functor AND 1, L_000002f091170880, L_000002f0911709d0, C4<1>, C4<1>;
L_000002f091170ab0 .functor OR 1, L_000002f091171d10, L_000002f091171d80, C4<0>, C4<0>;
L_000002f0911724f0 .functor NOT 1, v000002f091202530_0, C4<0>, C4<0>, C4<0>;
L_000002f0911725d0 .functor AND 1, L_000002f091170ab0, L_000002f0911724f0, C4<1>, C4<1>;
v000002f09119a970_0 .net "EX1_is_oper2_immed", 0 0, v000002f091202530_0;  alias, 1 drivers
v000002f09119b550_0 .net *"_ivl_11", 0 0, L_000002f091170a40;  1 drivers
v000002f09119b190_0 .net *"_ivl_16", 0 0, L_000002f091170ab0;  1 drivers
v000002f09119c450_0 .net *"_ivl_17", 0 0, L_000002f0911724f0;  1 drivers
v000002f09119b230_0 .net *"_ivl_2", 0 0, L_000002f091170810;  1 drivers
v000002f09119ac90_0 .net *"_ivl_20", 0 0, L_000002f0911725d0;  1 drivers
v000002f09119c310_0 .net *"_ivl_5", 0 0, L_000002f091171df0;  1 drivers
v000002f09119baf0_0 .net *"_ivl_7", 0 0, L_000002f091170880;  1 drivers
v000002f09119b9b0_0 .net *"_ivl_8", 0 0, L_000002f0911709d0;  1 drivers
v000002f09119bcd0_0 .net "alu_selB", 1 0, L_000002f091230f40;  alias, 1 drivers
v000002f09119b050_0 .net "exhaz", 0 0, L_000002f091171d80;  alias, 1 drivers
v000002f09119c3b0_0 .net "idhaz", 0 0, L_000002f091171d10;  alias, 1 drivers
v000002f09119a8d0_0 .net "memhaz", 0 0, L_000002f0911707a0;  alias, 1 drivers
L_000002f091230f40 .concat8 [ 1 1 0 0], L_000002f091170a40, L_000002f0911725d0;
S_000002f090f46b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002f091172640 .functor NOT 1, L_000002f091171d80, C4<0>, C4<0>, C4<0>;
L_000002f091172560 .functor AND 1, L_000002f0911707a0, L_000002f091172640, C4<1>, C4<1>;
L_000002f091172480 .functor OR 1, L_000002f091171d10, L_000002f091172560, C4<0>, C4<0>;
L_000002f091172330 .functor OR 1, L_000002f091171d10, L_000002f091171d80, C4<0>, C4<0>;
v000002f09119ad30_0 .net *"_ivl_12", 0 0, L_000002f091172330;  1 drivers
v000002f09119add0_0 .net *"_ivl_2", 0 0, L_000002f091172640;  1 drivers
v000002f09119ae70_0 .net *"_ivl_5", 0 0, L_000002f091172560;  1 drivers
v000002f09119bc30_0 .net *"_ivl_7", 0 0, L_000002f091172480;  1 drivers
v000002f09119afb0_0 .net "exhaz", 0 0, L_000002f091171d80;  alias, 1 drivers
v000002f09119b370_0 .net "idhaz", 0 0, L_000002f091171d10;  alias, 1 drivers
v000002f091116c80_0 .net "memhaz", 0 0, L_000002f0911707a0;  alias, 1 drivers
v000002f091115f60_0 .net "store_rs2_forward", 1 0, L_000002f091231580;  alias, 1 drivers
L_000002f091231580 .concat8 [ 1 1 0 0], L_000002f091172480, L_000002f091172330;
S_000002f090fb9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002f091116000_0 .net "EX_ALU_OUT", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f091116320_0 .net "EX_memread", 0 0, v000002f0912041f0_0;  alias, 1 drivers
v000002f0910ff940_0 .net "EX_memwrite", 0 0, v000002f0912048d0_0;  alias, 1 drivers
v000002f091100020_0 .net "EX_opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
v000002f0911f30b0_0 .net "EX_rd_ind", 4 0, v000002f091204b50_0;  alias, 1 drivers
v000002f0911f40f0_0 .net "EX_rd_indzero", 0 0, L_000002f0912a5970;  1 drivers
v000002f0911f4230_0 .net "EX_regwrite", 0 0, v000002f091204d30_0;  alias, 1 drivers
v000002f0911f1cb0_0 .net "EX_rs2_out", 31 0, v000002f091204fb0_0;  alias, 1 drivers
v000002f0911f1df0_0 .var "MEM_ALU_OUT", 31 0;
v000002f0911f3a10_0 .var "MEM_memread", 0 0;
v000002f0911f3dd0_0 .var "MEM_memwrite", 0 0;
v000002f0911f2390_0 .var "MEM_opcode", 11 0;
v000002f0911f2430_0 .var "MEM_rd_ind", 4 0;
v000002f0911f3d30_0 .var "MEM_rd_indzero", 0 0;
v000002f0911f2750_0 .var "MEM_regwrite", 0 0;
v000002f0911f24d0_0 .var "MEM_rs2", 31 0;
v000002f0911f38d0_0 .net "clk", 0 0, L_000002f0912a0060;  1 drivers
v000002f0911f21b0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117d2a0 .event posedge, v000002f0911f21b0_0, v000002f0911f38d0_0;
S_000002f090fb9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002f090fa1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f090fa14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f090fa1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f090fa1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f090fa1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f090fa15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f090fa15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f090fa1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f090fa1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f090fa1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f090fa16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f090fa16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f090fa1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f090fa1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f090fa17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f090fa17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f090fa1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f090fa1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f090fa1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f090fa18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f090fa18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f090fa1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f090fa1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f090fa1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f090fa19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002f0912a01b0 .functor XOR 1, L_000002f09129e8c0, v000002f091204970_0, C4<0>, C4<0>;
L_000002f0912a0220 .functor NOT 1, L_000002f0912a01b0, C4<0>, C4<0>, C4<0>;
L_000002f09129ff80 .functor OR 1, v000002f09122f780_0, L_000002f0912a0220, C4<0>, C4<0>;
L_000002f09129fff0 .functor NOT 1, L_000002f09129ff80, C4<0>, C4<0>, C4<0>;
v000002f0911f8240_0 .net "ALU_OP", 3 0, v000002f0911f8060_0;  1 drivers
v000002f0911f9320_0 .net "BranchDecision", 0 0, L_000002f09129e8c0;  1 drivers
v000002f0911f87e0_0 .net "CF", 0 0, v000002f0911f73e0_0;  1 drivers
v000002f0911f8880_0 .net "EX_opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
v000002f0911f9640_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  alias, 1 drivers
v000002f0911f9140_0 .net "ZF", 0 0, L_000002f09129fa40;  1 drivers
L_000002f091250ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f0911f93c0_0 .net/2u *"_ivl_0", 31 0, L_000002f091250ce8;  1 drivers
v000002f0911f8ce0_0 .net *"_ivl_11", 0 0, L_000002f09129ff80;  1 drivers
v000002f0911f86a0_0 .net *"_ivl_2", 31 0, L_000002f0912334c0;  1 drivers
v000002f0911f9960_0 .net *"_ivl_6", 0 0, L_000002f0912a01b0;  1 drivers
v000002f0911f82e0_0 .net *"_ivl_8", 0 0, L_000002f0912a0220;  1 drivers
v000002f0911f8a60_0 .net "alu_out", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f0911f9500_0 .net "alu_outw", 31 0, v000002f0911f7fc0_0;  1 drivers
v000002f0911f8560_0 .net "is_beq", 0 0, v000002f091205370_0;  alias, 1 drivers
v000002f0911f96e0_0 .net "is_bne", 0 0, v000002f091204470_0;  alias, 1 drivers
v000002f0911f9820_0 .net "is_jal", 0 0, v000002f0912054b0_0;  alias, 1 drivers
v000002f0911f9780_0 .net "oper1", 31 0, v000002f091204c90_0;  alias, 1 drivers
v000002f0911f8b00_0 .net "oper2", 31 0, v000002f091204150_0;  alias, 1 drivers
v000002f0911f8f60_0 .net "pc", 31 0, v000002f091205410_0;  alias, 1 drivers
v000002f0911f9000_0 .net "predicted", 0 0, v000002f091204970_0;  alias, 1 drivers
v000002f0911f98c0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
L_000002f0912334c0 .arith/sum 32, v000002f091205410_0, L_000002f091250ce8;
L_000002f091233a60 .functor MUXZ 32, v000002f0911f7fc0_0, L_000002f0912334c0, v000002f0912054b0_0, C4<>;
S_000002f091000140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002f090fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002f09129e690 .functor AND 1, v000002f091205370_0, L_000002f09129e620, C4<1>, C4<1>;
L_000002f09129e7e0 .functor NOT 1, L_000002f09129e620, C4<0>, C4<0>, C4<0>;
L_000002f09129eb60 .functor AND 1, v000002f091204470_0, L_000002f09129e7e0, C4<1>, C4<1>;
L_000002f09129e8c0 .functor OR 1, L_000002f09129e690, L_000002f09129eb60, C4<0>, C4<0>;
v000002f0911f7ac0_0 .net "BranchDecision", 0 0, L_000002f09129e8c0;  alias, 1 drivers
v000002f0911f6620_0 .net *"_ivl_2", 0 0, L_000002f09129e7e0;  1 drivers
v000002f0911f7e80_0 .net "is_beq", 0 0, v000002f091205370_0;  alias, 1 drivers
v000002f0911f66c0_0 .net "is_beq_taken", 0 0, L_000002f09129e690;  1 drivers
v000002f0911f69e0_0 .net "is_bne", 0 0, v000002f091204470_0;  alias, 1 drivers
v000002f0911f6bc0_0 .net "is_bne_taken", 0 0, L_000002f09129eb60;  1 drivers
v000002f0911f7020_0 .net "is_eq", 0 0, L_000002f09129e620;  1 drivers
v000002f0911f70c0_0 .net "oper1", 31 0, v000002f091204c90_0;  alias, 1 drivers
v000002f0911f7f20_0 .net "oper2", 31 0, v000002f091204150_0;  alias, 1 drivers
S_000002f0910002d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002f091000140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002f09129e380 .functor XOR 1, L_000002f091234960, L_000002f091234c80, C4<0>, C4<0>;
L_000002f09129f5e0 .functor XOR 1, L_000002f091234a00, L_000002f091234be0, C4<0>, C4<0>;
L_000002f09129fc00 .functor XOR 1, L_000002f091234d20, L_000002f091234dc0, C4<0>, C4<0>;
L_000002f09129f030 .functor XOR 1, L_000002f091234e60, L_000002f091234f00, C4<0>, C4<0>;
L_000002f09129f340 .functor XOR 1, L_000002f091234820, L_000002f0912348c0, C4<0>, C4<0>;
L_000002f09129f730 .functor XOR 1, L_000002f091234aa0, L_000002f091234b40, C4<0>, C4<0>;
L_000002f09129fab0 .functor XOR 1, L_000002f0912a29f0, L_000002f0912a3990, C4<0>, C4<0>;
L_000002f09129ed20 .functor XOR 1, L_000002f0912a2f90, L_000002f0912a3d50, C4<0>, C4<0>;
L_000002f09129f110 .functor XOR 1, L_000002f0912a3350, L_000002f0912a4430, C4<0>, C4<0>;
L_000002f09129fb20 .functor XOR 1, L_000002f0912a2590, L_000002f0912a33f0, C4<0>, C4<0>;
L_000002f09129ed90 .functor XOR 1, L_000002f0912a2630, L_000002f0912a3f30, C4<0>, C4<0>;
L_000002f09129f260 .functor XOR 1, L_000002f0912a2bd0, L_000002f0912a44d0, C4<0>, C4<0>;
L_000002f09129e4d0 .functor XOR 1, L_000002f0912a37b0, L_000002f0912a3fd0, C4<0>, C4<0>;
L_000002f09129f650 .functor XOR 1, L_000002f0912a26d0, L_000002f0912a2d10, C4<0>, C4<0>;
L_000002f09129f6c0 .functor XOR 1, L_000002f0912a42f0, L_000002f0912a46b0, C4<0>, C4<0>;
L_000002f09129e9a0 .functor XOR 1, L_000002f0912a3030, L_000002f0912a4930, C4<0>, C4<0>;
L_000002f09129ea10 .functor XOR 1, L_000002f0912a2a90, L_000002f0912a3530, C4<0>, C4<0>;
L_000002f09129fea0 .functor XOR 1, L_000002f0912a30d0, L_000002f0912a4070, C4<0>, C4<0>;
L_000002f09129f0a0 .functor XOR 1, L_000002f0912a47f0, L_000002f0912a4570, C4<0>, C4<0>;
L_000002f09129fd50 .functor XOR 1, L_000002f0912a3850, L_000002f0912a4610, C4<0>, C4<0>;
L_000002f09129ea80 .functor XOR 1, L_000002f0912a3490, L_000002f0912a4110, C4<0>, C4<0>;
L_000002f09129f960 .functor XOR 1, L_000002f0912a2b30, L_000002f0912a2770, C4<0>, C4<0>;
L_000002f09129e460 .functor XOR 1, L_000002f0912a4750, L_000002f0912a4890, C4<0>, C4<0>;
L_000002f09129f7a0 .functor XOR 1, L_000002f0912a3670, L_000002f0912a35d0, C4<0>, C4<0>;
L_000002f09129ee00 .functor XOR 1, L_000002f0912a28b0, L_000002f0912a2db0, C4<0>, C4<0>;
L_000002f09129eaf0 .functor XOR 1, L_000002f0912a4a70, L_000002f0912a41b0, C4<0>, C4<0>;
L_000002f09129fc70 .functor XOR 1, L_000002f0912a24f0, L_000002f0912a4250, C4<0>, C4<0>;
L_000002f09129f180 .functor XOR 1, L_000002f0912a3710, L_000002f0912a2e50, C4<0>, C4<0>;
L_000002f09129f9d0 .functor XOR 1, L_000002f0912a4390, L_000002f0912a49d0, C4<0>, C4<0>;
L_000002f09129fdc0 .functor XOR 1, L_000002f0912a4b10, L_000002f0912a23b0, C4<0>, C4<0>;
L_000002f09129fe30 .functor XOR 1, L_000002f0912a38f0, L_000002f0912a2810, C4<0>, C4<0>;
L_000002f09129ff10 .functor XOR 1, L_000002f0912a2950, L_000002f0912a2c70, C4<0>, C4<0>;
L_000002f09129e620/0/0 .functor OR 1, L_000002f0912a3a30, L_000002f0912a3ad0, L_000002f0912a2ef0, L_000002f0912a3170;
L_000002f09129e620/0/4 .functor OR 1, L_000002f0912a3210, L_000002f0912a32b0, L_000002f0912a3b70, L_000002f0912a3c10;
L_000002f09129e620/0/8 .functor OR 1, L_000002f0912a3cb0, L_000002f0912a3df0, L_000002f0912a3e90, L_000002f0912a4e30;
L_000002f09129e620/0/12 .functor OR 1, L_000002f0912a4bb0, L_000002f0912a6190, L_000002f0912a5330, L_000002f0912a5290;
L_000002f09129e620/0/16 .functor OR 1, L_000002f0912a4c50, L_000002f0912a6550, L_000002f0912a64b0, L_000002f0912a65f0;
L_000002f09129e620/0/20 .functor OR 1, L_000002f0912a6230, L_000002f0912a6a50, L_000002f0912a5fb0, L_000002f0912a50b0;
L_000002f09129e620/0/24 .functor OR 1, L_000002f0912a5510, L_000002f0912a53d0, L_000002f0912a5c90, L_000002f0912a5830;
L_000002f09129e620/0/28 .functor OR 1, L_000002f0912a5d30, L_000002f0912a5470, L_000002f0912a58d0, L_000002f0912a7130;
L_000002f09129e620/1/0 .functor OR 1, L_000002f09129e620/0/0, L_000002f09129e620/0/4, L_000002f09129e620/0/8, L_000002f09129e620/0/12;
L_000002f09129e620/1/4 .functor OR 1, L_000002f09129e620/0/16, L_000002f09129e620/0/20, L_000002f09129e620/0/24, L_000002f09129e620/0/28;
L_000002f09129e620 .functor NOR 1, L_000002f09129e620/1/0, L_000002f09129e620/1/4, C4<0>, C4<0>;
v000002f0911f29d0_0 .net *"_ivl_0", 0 0, L_000002f09129e380;  1 drivers
v000002f0911f3970_0 .net *"_ivl_101", 0 0, L_000002f0912a3530;  1 drivers
v000002f0911f27f0_0 .net *"_ivl_102", 0 0, L_000002f09129fea0;  1 drivers
v000002f0911f2e30_0 .net *"_ivl_105", 0 0, L_000002f0912a30d0;  1 drivers
v000002f0911f1d50_0 .net *"_ivl_107", 0 0, L_000002f0912a4070;  1 drivers
v000002f0911f3e70_0 .net *"_ivl_108", 0 0, L_000002f09129f0a0;  1 drivers
v000002f0911f1b70_0 .net *"_ivl_11", 0 0, L_000002f091234be0;  1 drivers
v000002f0911f3790_0 .net *"_ivl_111", 0 0, L_000002f0912a47f0;  1 drivers
v000002f0911f2890_0 .net *"_ivl_113", 0 0, L_000002f0912a4570;  1 drivers
v000002f0911f3ab0_0 .net *"_ivl_114", 0 0, L_000002f09129fd50;  1 drivers
v000002f0911f22f0_0 .net *"_ivl_117", 0 0, L_000002f0912a3850;  1 drivers
v000002f0911f4050_0 .net *"_ivl_119", 0 0, L_000002f0912a4610;  1 drivers
v000002f0911f2570_0 .net *"_ivl_12", 0 0, L_000002f09129fc00;  1 drivers
v000002f0911f2610_0 .net *"_ivl_120", 0 0, L_000002f09129ea80;  1 drivers
v000002f0911f3bf0_0 .net *"_ivl_123", 0 0, L_000002f0912a3490;  1 drivers
v000002f0911f2a70_0 .net *"_ivl_125", 0 0, L_000002f0912a4110;  1 drivers
v000002f0911f2d90_0 .net *"_ivl_126", 0 0, L_000002f09129f960;  1 drivers
v000002f0911f26b0_0 .net *"_ivl_129", 0 0, L_000002f0912a2b30;  1 drivers
v000002f0911f35b0_0 .net *"_ivl_131", 0 0, L_000002f0912a2770;  1 drivers
v000002f0911f3830_0 .net *"_ivl_132", 0 0, L_000002f09129e460;  1 drivers
v000002f0911f2cf0_0 .net *"_ivl_135", 0 0, L_000002f0912a4750;  1 drivers
v000002f0911f2930_0 .net *"_ivl_137", 0 0, L_000002f0912a4890;  1 drivers
v000002f0911f36f0_0 .net *"_ivl_138", 0 0, L_000002f09129f7a0;  1 drivers
v000002f0911f2ed0_0 .net *"_ivl_141", 0 0, L_000002f0912a3670;  1 drivers
v000002f0911f3b50_0 .net *"_ivl_143", 0 0, L_000002f0912a35d0;  1 drivers
v000002f0911f1ad0_0 .net *"_ivl_144", 0 0, L_000002f09129ee00;  1 drivers
v000002f0911f1e90_0 .net *"_ivl_147", 0 0, L_000002f0912a28b0;  1 drivers
v000002f0911f1c10_0 .net *"_ivl_149", 0 0, L_000002f0912a2db0;  1 drivers
v000002f0911f1f30_0 .net *"_ivl_15", 0 0, L_000002f091234d20;  1 drivers
v000002f0911f1fd0_0 .net *"_ivl_150", 0 0, L_000002f09129eaf0;  1 drivers
v000002f0911f2070_0 .net *"_ivl_153", 0 0, L_000002f0912a4a70;  1 drivers
v000002f0911f2110_0 .net *"_ivl_155", 0 0, L_000002f0912a41b0;  1 drivers
v000002f0911f3290_0 .net *"_ivl_156", 0 0, L_000002f09129fc70;  1 drivers
v000002f0911f2b10_0 .net *"_ivl_159", 0 0, L_000002f0912a24f0;  1 drivers
v000002f0911f2bb0_0 .net *"_ivl_161", 0 0, L_000002f0912a4250;  1 drivers
v000002f0911f3150_0 .net *"_ivl_162", 0 0, L_000002f09129f180;  1 drivers
v000002f0911f4190_0 .net *"_ivl_165", 0 0, L_000002f0912a3710;  1 drivers
v000002f0911f3470_0 .net *"_ivl_167", 0 0, L_000002f0912a2e50;  1 drivers
v000002f0911f2f70_0 .net *"_ivl_168", 0 0, L_000002f09129f9d0;  1 drivers
v000002f0911f3510_0 .net *"_ivl_17", 0 0, L_000002f091234dc0;  1 drivers
v000002f0911f3010_0 .net *"_ivl_171", 0 0, L_000002f0912a4390;  1 drivers
v000002f0911f31f0_0 .net *"_ivl_173", 0 0, L_000002f0912a49d0;  1 drivers
v000002f0911f3c90_0 .net *"_ivl_174", 0 0, L_000002f09129fdc0;  1 drivers
v000002f0911f3f10_0 .net *"_ivl_177", 0 0, L_000002f0912a4b10;  1 drivers
v000002f0911f2250_0 .net *"_ivl_179", 0 0, L_000002f0912a23b0;  1 drivers
v000002f0911f3330_0 .net *"_ivl_18", 0 0, L_000002f09129f030;  1 drivers
v000002f0911f33d0_0 .net *"_ivl_180", 0 0, L_000002f09129fe30;  1 drivers
v000002f0911f3650_0 .net *"_ivl_183", 0 0, L_000002f0912a38f0;  1 drivers
v000002f0911f3fb0_0 .net *"_ivl_185", 0 0, L_000002f0912a2810;  1 drivers
v000002f0911f4a50_0 .net *"_ivl_186", 0 0, L_000002f09129ff10;  1 drivers
v000002f0911f4410_0 .net *"_ivl_190", 0 0, L_000002f0912a2950;  1 drivers
v000002f0911f5270_0 .net *"_ivl_192", 0 0, L_000002f0912a2c70;  1 drivers
v000002f0911f44b0_0 .net *"_ivl_194", 0 0, L_000002f0912a3a30;  1 drivers
v000002f0911f5630_0 .net *"_ivl_196", 0 0, L_000002f0912a3ad0;  1 drivers
v000002f0911f5130_0 .net *"_ivl_198", 0 0, L_000002f0912a2ef0;  1 drivers
v000002f0911f5090_0 .net *"_ivl_200", 0 0, L_000002f0912a3170;  1 drivers
v000002f0911f4550_0 .net *"_ivl_202", 0 0, L_000002f0912a3210;  1 drivers
v000002f0911f4cd0_0 .net *"_ivl_204", 0 0, L_000002f0912a32b0;  1 drivers
v000002f0911f4eb0_0 .net *"_ivl_206", 0 0, L_000002f0912a3b70;  1 drivers
v000002f0911f4730_0 .net *"_ivl_208", 0 0, L_000002f0912a3c10;  1 drivers
v000002f0911f58b0_0 .net *"_ivl_21", 0 0, L_000002f091234e60;  1 drivers
v000002f0911f4d70_0 .net *"_ivl_210", 0 0, L_000002f0912a3cb0;  1 drivers
v000002f0911f49b0_0 .net *"_ivl_212", 0 0, L_000002f0912a3df0;  1 drivers
v000002f0911f5770_0 .net *"_ivl_214", 0 0, L_000002f0912a3e90;  1 drivers
v000002f0911f4910_0 .net *"_ivl_216", 0 0, L_000002f0912a4e30;  1 drivers
v000002f0911f4c30_0 .net *"_ivl_218", 0 0, L_000002f0912a4bb0;  1 drivers
v000002f0911f4e10_0 .net *"_ivl_220", 0 0, L_000002f0912a6190;  1 drivers
v000002f0911f5590_0 .net *"_ivl_222", 0 0, L_000002f0912a5330;  1 drivers
v000002f0911f4f50_0 .net *"_ivl_224", 0 0, L_000002f0912a5290;  1 drivers
v000002f0911f56d0_0 .net *"_ivl_226", 0 0, L_000002f0912a4c50;  1 drivers
v000002f0911f4ff0_0 .net *"_ivl_228", 0 0, L_000002f0912a6550;  1 drivers
v000002f0911f51d0_0 .net *"_ivl_23", 0 0, L_000002f091234f00;  1 drivers
v000002f0911f4af0_0 .net *"_ivl_230", 0 0, L_000002f0912a64b0;  1 drivers
v000002f0911f5310_0 .net *"_ivl_232", 0 0, L_000002f0912a65f0;  1 drivers
v000002f0911f45f0_0 .net *"_ivl_234", 0 0, L_000002f0912a6230;  1 drivers
v000002f0911f47d0_0 .net *"_ivl_236", 0 0, L_000002f0912a6a50;  1 drivers
v000002f0911f4690_0 .net *"_ivl_238", 0 0, L_000002f0912a5fb0;  1 drivers
v000002f0911f53b0_0 .net *"_ivl_24", 0 0, L_000002f09129f340;  1 drivers
v000002f0911f5450_0 .net *"_ivl_240", 0 0, L_000002f0912a50b0;  1 drivers
v000002f0911f54f0_0 .net *"_ivl_242", 0 0, L_000002f0912a5510;  1 drivers
v000002f0911f5810_0 .net *"_ivl_244", 0 0, L_000002f0912a53d0;  1 drivers
v000002f0911f4870_0 .net *"_ivl_246", 0 0, L_000002f0912a5c90;  1 drivers
v000002f0911f5950_0 .net *"_ivl_248", 0 0, L_000002f0912a5830;  1 drivers
v000002f0911f4b90_0 .net *"_ivl_250", 0 0, L_000002f0912a5d30;  1 drivers
v000002f0911f42d0_0 .net *"_ivl_252", 0 0, L_000002f0912a5470;  1 drivers
v000002f0911f4370_0 .net *"_ivl_254", 0 0, L_000002f0912a58d0;  1 drivers
v000002f091117540_0 .net *"_ivl_256", 0 0, L_000002f0912a7130;  1 drivers
v000002f0911f6e40_0 .net *"_ivl_27", 0 0, L_000002f091234820;  1 drivers
v000002f0911f5e00_0 .net *"_ivl_29", 0 0, L_000002f0912348c0;  1 drivers
v000002f0911f75c0_0 .net *"_ivl_3", 0 0, L_000002f091234960;  1 drivers
v000002f0911f7840_0 .net *"_ivl_30", 0 0, L_000002f09129f730;  1 drivers
v000002f0911f6d00_0 .net *"_ivl_33", 0 0, L_000002f091234aa0;  1 drivers
v000002f0911f6440_0 .net *"_ivl_35", 0 0, L_000002f091234b40;  1 drivers
v000002f0911f7700_0 .net *"_ivl_36", 0 0, L_000002f09129fab0;  1 drivers
v000002f0911f6c60_0 .net *"_ivl_39", 0 0, L_000002f0912a29f0;  1 drivers
v000002f0911f77a0_0 .net *"_ivl_41", 0 0, L_000002f0912a3990;  1 drivers
v000002f0911f5ae0_0 .net *"_ivl_42", 0 0, L_000002f09129ed20;  1 drivers
v000002f0911f5d60_0 .net *"_ivl_45", 0 0, L_000002f0912a2f90;  1 drivers
v000002f0911f5b80_0 .net *"_ivl_47", 0 0, L_000002f0912a3d50;  1 drivers
v000002f0911f5ea0_0 .net *"_ivl_48", 0 0, L_000002f09129f110;  1 drivers
v000002f0911f5c20_0 .net *"_ivl_5", 0 0, L_000002f091234c80;  1 drivers
v000002f0911f5cc0_0 .net *"_ivl_51", 0 0, L_000002f0912a3350;  1 drivers
v000002f0911f6080_0 .net *"_ivl_53", 0 0, L_000002f0912a4430;  1 drivers
v000002f0911f72a0_0 .net *"_ivl_54", 0 0, L_000002f09129fb20;  1 drivers
v000002f0911f6b20_0 .net *"_ivl_57", 0 0, L_000002f0912a2590;  1 drivers
v000002f0911f6a80_0 .net *"_ivl_59", 0 0, L_000002f0912a33f0;  1 drivers
v000002f0911f7160_0 .net *"_ivl_6", 0 0, L_000002f09129f5e0;  1 drivers
v000002f0911f81a0_0 .net *"_ivl_60", 0 0, L_000002f09129ed90;  1 drivers
v000002f0911f7480_0 .net *"_ivl_63", 0 0, L_000002f0912a2630;  1 drivers
v000002f0911f64e0_0 .net *"_ivl_65", 0 0, L_000002f0912a3f30;  1 drivers
v000002f0911f7520_0 .net *"_ivl_66", 0 0, L_000002f09129f260;  1 drivers
v000002f0911f6ee0_0 .net *"_ivl_69", 0 0, L_000002f0912a2bd0;  1 drivers
v000002f0911f6760_0 .net *"_ivl_71", 0 0, L_000002f0912a44d0;  1 drivers
v000002f0911f78e0_0 .net *"_ivl_72", 0 0, L_000002f09129e4d0;  1 drivers
v000002f0911f7980_0 .net *"_ivl_75", 0 0, L_000002f0912a37b0;  1 drivers
v000002f0911f5f40_0 .net *"_ivl_77", 0 0, L_000002f0912a3fd0;  1 drivers
v000002f0911f68a0_0 .net *"_ivl_78", 0 0, L_000002f09129f650;  1 drivers
v000002f0911f5fe0_0 .net *"_ivl_81", 0 0, L_000002f0912a26d0;  1 drivers
v000002f0911f6580_0 .net *"_ivl_83", 0 0, L_000002f0912a2d10;  1 drivers
v000002f0911f6da0_0 .net *"_ivl_84", 0 0, L_000002f09129f6c0;  1 drivers
v000002f0911f6800_0 .net *"_ivl_87", 0 0, L_000002f0912a42f0;  1 drivers
v000002f0911f6120_0 .net *"_ivl_89", 0 0, L_000002f0912a46b0;  1 drivers
v000002f0911f7660_0 .net *"_ivl_9", 0 0, L_000002f091234a00;  1 drivers
v000002f0911f61c0_0 .net *"_ivl_90", 0 0, L_000002f09129e9a0;  1 drivers
v000002f0911f7a20_0 .net *"_ivl_93", 0 0, L_000002f0912a3030;  1 drivers
v000002f0911f7de0_0 .net *"_ivl_95", 0 0, L_000002f0912a4930;  1 drivers
v000002f0911f6260_0 .net *"_ivl_96", 0 0, L_000002f09129ea10;  1 drivers
v000002f0911f6940_0 .net *"_ivl_99", 0 0, L_000002f0912a2a90;  1 drivers
v000002f0911f6300_0 .net "a", 31 0, v000002f091204c90_0;  alias, 1 drivers
v000002f0911f7340_0 .net "b", 31 0, v000002f091204150_0;  alias, 1 drivers
v000002f0911f63a0_0 .net "out", 0 0, L_000002f09129e620;  alias, 1 drivers
v000002f0911f6f80_0 .net "temp", 31 0, L_000002f0912a2450;  1 drivers
L_000002f091234960 .part v000002f091204c90_0, 0, 1;
L_000002f091234c80 .part v000002f091204150_0, 0, 1;
L_000002f091234a00 .part v000002f091204c90_0, 1, 1;
L_000002f091234be0 .part v000002f091204150_0, 1, 1;
L_000002f091234d20 .part v000002f091204c90_0, 2, 1;
L_000002f091234dc0 .part v000002f091204150_0, 2, 1;
L_000002f091234e60 .part v000002f091204c90_0, 3, 1;
L_000002f091234f00 .part v000002f091204150_0, 3, 1;
L_000002f091234820 .part v000002f091204c90_0, 4, 1;
L_000002f0912348c0 .part v000002f091204150_0, 4, 1;
L_000002f091234aa0 .part v000002f091204c90_0, 5, 1;
L_000002f091234b40 .part v000002f091204150_0, 5, 1;
L_000002f0912a29f0 .part v000002f091204c90_0, 6, 1;
L_000002f0912a3990 .part v000002f091204150_0, 6, 1;
L_000002f0912a2f90 .part v000002f091204c90_0, 7, 1;
L_000002f0912a3d50 .part v000002f091204150_0, 7, 1;
L_000002f0912a3350 .part v000002f091204c90_0, 8, 1;
L_000002f0912a4430 .part v000002f091204150_0, 8, 1;
L_000002f0912a2590 .part v000002f091204c90_0, 9, 1;
L_000002f0912a33f0 .part v000002f091204150_0, 9, 1;
L_000002f0912a2630 .part v000002f091204c90_0, 10, 1;
L_000002f0912a3f30 .part v000002f091204150_0, 10, 1;
L_000002f0912a2bd0 .part v000002f091204c90_0, 11, 1;
L_000002f0912a44d0 .part v000002f091204150_0, 11, 1;
L_000002f0912a37b0 .part v000002f091204c90_0, 12, 1;
L_000002f0912a3fd0 .part v000002f091204150_0, 12, 1;
L_000002f0912a26d0 .part v000002f091204c90_0, 13, 1;
L_000002f0912a2d10 .part v000002f091204150_0, 13, 1;
L_000002f0912a42f0 .part v000002f091204c90_0, 14, 1;
L_000002f0912a46b0 .part v000002f091204150_0, 14, 1;
L_000002f0912a3030 .part v000002f091204c90_0, 15, 1;
L_000002f0912a4930 .part v000002f091204150_0, 15, 1;
L_000002f0912a2a90 .part v000002f091204c90_0, 16, 1;
L_000002f0912a3530 .part v000002f091204150_0, 16, 1;
L_000002f0912a30d0 .part v000002f091204c90_0, 17, 1;
L_000002f0912a4070 .part v000002f091204150_0, 17, 1;
L_000002f0912a47f0 .part v000002f091204c90_0, 18, 1;
L_000002f0912a4570 .part v000002f091204150_0, 18, 1;
L_000002f0912a3850 .part v000002f091204c90_0, 19, 1;
L_000002f0912a4610 .part v000002f091204150_0, 19, 1;
L_000002f0912a3490 .part v000002f091204c90_0, 20, 1;
L_000002f0912a4110 .part v000002f091204150_0, 20, 1;
L_000002f0912a2b30 .part v000002f091204c90_0, 21, 1;
L_000002f0912a2770 .part v000002f091204150_0, 21, 1;
L_000002f0912a4750 .part v000002f091204c90_0, 22, 1;
L_000002f0912a4890 .part v000002f091204150_0, 22, 1;
L_000002f0912a3670 .part v000002f091204c90_0, 23, 1;
L_000002f0912a35d0 .part v000002f091204150_0, 23, 1;
L_000002f0912a28b0 .part v000002f091204c90_0, 24, 1;
L_000002f0912a2db0 .part v000002f091204150_0, 24, 1;
L_000002f0912a4a70 .part v000002f091204c90_0, 25, 1;
L_000002f0912a41b0 .part v000002f091204150_0, 25, 1;
L_000002f0912a24f0 .part v000002f091204c90_0, 26, 1;
L_000002f0912a4250 .part v000002f091204150_0, 26, 1;
L_000002f0912a3710 .part v000002f091204c90_0, 27, 1;
L_000002f0912a2e50 .part v000002f091204150_0, 27, 1;
L_000002f0912a4390 .part v000002f091204c90_0, 28, 1;
L_000002f0912a49d0 .part v000002f091204150_0, 28, 1;
L_000002f0912a4b10 .part v000002f091204c90_0, 29, 1;
L_000002f0912a23b0 .part v000002f091204150_0, 29, 1;
L_000002f0912a38f0 .part v000002f091204c90_0, 30, 1;
L_000002f0912a2810 .part v000002f091204150_0, 30, 1;
LS_000002f0912a2450_0_0 .concat8 [ 1 1 1 1], L_000002f09129e380, L_000002f09129f5e0, L_000002f09129fc00, L_000002f09129f030;
LS_000002f0912a2450_0_4 .concat8 [ 1 1 1 1], L_000002f09129f340, L_000002f09129f730, L_000002f09129fab0, L_000002f09129ed20;
LS_000002f0912a2450_0_8 .concat8 [ 1 1 1 1], L_000002f09129f110, L_000002f09129fb20, L_000002f09129ed90, L_000002f09129f260;
LS_000002f0912a2450_0_12 .concat8 [ 1 1 1 1], L_000002f09129e4d0, L_000002f09129f650, L_000002f09129f6c0, L_000002f09129e9a0;
LS_000002f0912a2450_0_16 .concat8 [ 1 1 1 1], L_000002f09129ea10, L_000002f09129fea0, L_000002f09129f0a0, L_000002f09129fd50;
LS_000002f0912a2450_0_20 .concat8 [ 1 1 1 1], L_000002f09129ea80, L_000002f09129f960, L_000002f09129e460, L_000002f09129f7a0;
LS_000002f0912a2450_0_24 .concat8 [ 1 1 1 1], L_000002f09129ee00, L_000002f09129eaf0, L_000002f09129fc70, L_000002f09129f180;
LS_000002f0912a2450_0_28 .concat8 [ 1 1 1 1], L_000002f09129f9d0, L_000002f09129fdc0, L_000002f09129fe30, L_000002f09129ff10;
LS_000002f0912a2450_1_0 .concat8 [ 4 4 4 4], LS_000002f0912a2450_0_0, LS_000002f0912a2450_0_4, LS_000002f0912a2450_0_8, LS_000002f0912a2450_0_12;
LS_000002f0912a2450_1_4 .concat8 [ 4 4 4 4], LS_000002f0912a2450_0_16, LS_000002f0912a2450_0_20, LS_000002f0912a2450_0_24, LS_000002f0912a2450_0_28;
L_000002f0912a2450 .concat8 [ 16 16 0 0], LS_000002f0912a2450_1_0, LS_000002f0912a2450_1_4;
L_000002f0912a2950 .part v000002f091204c90_0, 31, 1;
L_000002f0912a2c70 .part v000002f091204150_0, 31, 1;
L_000002f0912a3a30 .part L_000002f0912a2450, 0, 1;
L_000002f0912a3ad0 .part L_000002f0912a2450, 1, 1;
L_000002f0912a2ef0 .part L_000002f0912a2450, 2, 1;
L_000002f0912a3170 .part L_000002f0912a2450, 3, 1;
L_000002f0912a3210 .part L_000002f0912a2450, 4, 1;
L_000002f0912a32b0 .part L_000002f0912a2450, 5, 1;
L_000002f0912a3b70 .part L_000002f0912a2450, 6, 1;
L_000002f0912a3c10 .part L_000002f0912a2450, 7, 1;
L_000002f0912a3cb0 .part L_000002f0912a2450, 8, 1;
L_000002f0912a3df0 .part L_000002f0912a2450, 9, 1;
L_000002f0912a3e90 .part L_000002f0912a2450, 10, 1;
L_000002f0912a4e30 .part L_000002f0912a2450, 11, 1;
L_000002f0912a4bb0 .part L_000002f0912a2450, 12, 1;
L_000002f0912a6190 .part L_000002f0912a2450, 13, 1;
L_000002f0912a5330 .part L_000002f0912a2450, 14, 1;
L_000002f0912a5290 .part L_000002f0912a2450, 15, 1;
L_000002f0912a4c50 .part L_000002f0912a2450, 16, 1;
L_000002f0912a6550 .part L_000002f0912a2450, 17, 1;
L_000002f0912a64b0 .part L_000002f0912a2450, 18, 1;
L_000002f0912a65f0 .part L_000002f0912a2450, 19, 1;
L_000002f0912a6230 .part L_000002f0912a2450, 20, 1;
L_000002f0912a6a50 .part L_000002f0912a2450, 21, 1;
L_000002f0912a5fb0 .part L_000002f0912a2450, 22, 1;
L_000002f0912a50b0 .part L_000002f0912a2450, 23, 1;
L_000002f0912a5510 .part L_000002f0912a2450, 24, 1;
L_000002f0912a53d0 .part L_000002f0912a2450, 25, 1;
L_000002f0912a5c90 .part L_000002f0912a2450, 26, 1;
L_000002f0912a5830 .part L_000002f0912a2450, 27, 1;
L_000002f0912a5d30 .part L_000002f0912a2450, 28, 1;
L_000002f0912a5470 .part L_000002f0912a2450, 29, 1;
L_000002f0912a58d0 .part L_000002f0912a2450, 30, 1;
L_000002f0912a7130 .part L_000002f0912a2450, 31, 1;
S_000002f090fb8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002f090fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002f09117d3a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002f09129fa40 .functor NOT 1, L_000002f091233420, C4<0>, C4<0>, C4<0>;
v000002f0911f7b60_0 .net "A", 31 0, v000002f091204c90_0;  alias, 1 drivers
v000002f0911f7c00_0 .net "ALUOP", 3 0, v000002f0911f8060_0;  alias, 1 drivers
v000002f0911f7200_0 .net "B", 31 0, v000002f091204150_0;  alias, 1 drivers
v000002f0911f73e0_0 .var "CF", 0 0;
v000002f0911f7ca0_0 .net "ZF", 0 0, L_000002f09129fa40;  alias, 1 drivers
v000002f0911f7d40_0 .net *"_ivl_1", 0 0, L_000002f091233420;  1 drivers
v000002f0911f7fc0_0 .var "res", 31 0;
E_000002f09117cba0 .event anyedge, v000002f0911f7c00_0, v000002f0911f6300_0, v000002f0911f7340_0, v000002f0911f73e0_0;
L_000002f091233420 .reduce/or v000002f0911f7fc0_0;
S_000002f090fb8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002f090fb9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002f0911fa2a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f0911fa2d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f0911fa310 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f0911fa348 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f0911fa380 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f0911fa3b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f0911fa3f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f0911fa428 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f0911fa460 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f0911fa498 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f0911fa4d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f0911fa508 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f0911fa540 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f0911fa578 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f0911fa5b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f0911fa5e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f0911fa620 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f0911fa658 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f0911fa690 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f0911fa6c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f0911fa700 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f0911fa738 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f0911fa770 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f0911fa7a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f0911fa7e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f0911f8060_0 .var "ALU_OP", 3 0;
v000002f0911f8100_0 .net "opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
E_000002f09117d220 .event anyedge, v000002f091100020_0;
S_000002f090ffd8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002f091202ad0_0 .net "EX1_forward_to_B", 31 0, v000002f091204010_0;  alias, 1 drivers
v000002f091203ed0_0 .net "EX_PFC", 31 0, v000002f091201f90_0;  alias, 1 drivers
v000002f091201db0_0 .net "EX_PFC_to_IF", 31 0, L_000002f091233240;  alias, 1 drivers
v000002f091203570_0 .net "alu_selA", 1 0, L_000002f09122e380;  alias, 1 drivers
v000002f0912018b0_0 .net "alu_selB", 1 0, L_000002f091230f40;  alias, 1 drivers
v000002f091203930_0 .net "ex_haz", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f091201950_0 .net "id_haz", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f091201bd0_0 .net "is_jr", 0 0, v000002f091203430_0;  alias, 1 drivers
v000002f091203f70_0 .net "mem_haz", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f091202e90_0 .net "oper1", 31 0, L_000002f091236d70;  alias, 1 drivers
v000002f091202b70_0 .net "oper2", 31 0, L_000002f09129e700;  alias, 1 drivers
v000002f091202350_0 .net "pc", 31 0, v000002f091203110_0;  alias, 1 drivers
v000002f0912019f0_0 .net "rs1", 31 0, v000002f0912034d0_0;  alias, 1 drivers
v000002f091201a90_0 .net "rs2_in", 31 0, v000002f0912036b0_0;  alias, 1 drivers
v000002f091202df0_0 .net "rs2_out", 31 0, L_000002f09129fce0;  alias, 1 drivers
v000002f091202850_0 .net "store_rs2_forward", 1 0, L_000002f091231580;  alias, 1 drivers
L_000002f091233240 .functor MUXZ 32, v000002f091201f90_0, L_000002f091236d70, v000002f091203430_0, C4<>;
S_000002f090ffda30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002f090ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002f09117cfe0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002f0912368a0 .functor NOT 1, L_000002f0912322a0, C4<0>, C4<0>, C4<0>;
L_000002f091236910 .functor NOT 1, L_000002f091232200, C4<0>, C4<0>, C4<0>;
L_000002f091235410 .functor NOT 1, L_000002f091233b00, C4<0>, C4<0>, C4<0>;
L_000002f091235480 .functor NOT 1, L_000002f091232160, C4<0>, C4<0>, C4<0>;
L_000002f091235560 .functor AND 32, L_000002f091236830, v000002f0912034d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f0912355d0 .functor AND 32, L_000002f091236ad0, L_000002f0912bb470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091235720 .functor OR 32, L_000002f091235560, L_000002f0912355d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f091236de0 .functor AND 32, L_000002f091236bb0, v000002f0911f1df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091236d00 .functor OR 32, L_000002f091235720, L_000002f091236de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f091236e50 .functor AND 32, L_000002f0912354f0, L_000002f091233a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091236d70 .functor OR 32, L_000002f091236d00, L_000002f091236e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f0911f8c40_0 .net *"_ivl_1", 0 0, L_000002f0912322a0;  1 drivers
v000002f0911f8d80_0 .net *"_ivl_13", 0 0, L_000002f091233b00;  1 drivers
v000002f0911f84c0_0 .net *"_ivl_14", 0 0, L_000002f091235410;  1 drivers
v000002f0911f8e20_0 .net *"_ivl_19", 0 0, L_000002f0912337e0;  1 drivers
v000002f0911f8ec0_0 .net *"_ivl_2", 0 0, L_000002f0912368a0;  1 drivers
v000002f0911fbbb0_0 .net *"_ivl_23", 0 0, L_000002f091232020;  1 drivers
v000002f0911fd690_0 .net *"_ivl_27", 0 0, L_000002f091232160;  1 drivers
v000002f0911fb890_0 .net *"_ivl_28", 0 0, L_000002f091235480;  1 drivers
v000002f0911fcdd0_0 .net *"_ivl_33", 0 0, L_000002f091233ec0;  1 drivers
v000002f0911fcc90_0 .net *"_ivl_37", 0 0, L_000002f091234000;  1 drivers
v000002f0911fdff0_0 .net *"_ivl_40", 31 0, L_000002f091235560;  1 drivers
v000002f0911fc330_0 .net *"_ivl_42", 31 0, L_000002f0912355d0;  1 drivers
v000002f0911fbf70_0 .net *"_ivl_44", 31 0, L_000002f091235720;  1 drivers
v000002f0911fd7d0_0 .net *"_ivl_46", 31 0, L_000002f091236de0;  1 drivers
v000002f0911fd410_0 .net *"_ivl_48", 31 0, L_000002f091236d00;  1 drivers
v000002f0911fce70_0 .net *"_ivl_50", 31 0, L_000002f091236e50;  1 drivers
v000002f0911fc8d0_0 .net *"_ivl_7", 0 0, L_000002f091232200;  1 drivers
v000002f0911fd230_0 .net *"_ivl_8", 0 0, L_000002f091236910;  1 drivers
v000002f0911fd0f0_0 .net "ina", 31 0, v000002f0912034d0_0;  alias, 1 drivers
v000002f0911fbd90_0 .net "inb", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f0911fca10_0 .net "inc", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f0911fcd30_0 .net "ind", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f0911fc010_0 .net "out", 31 0, L_000002f091236d70;  alias, 1 drivers
v000002f0911fdf50_0 .net "s0", 31 0, L_000002f091236830;  1 drivers
v000002f0911fcab0_0 .net "s1", 31 0, L_000002f091236ad0;  1 drivers
v000002f0911fc510_0 .net "s2", 31 0, L_000002f091236bb0;  1 drivers
v000002f0911fdcd0_0 .net "s3", 31 0, L_000002f0912354f0;  1 drivers
v000002f0911fc3d0_0 .net "sel", 1 0, L_000002f09122e380;  alias, 1 drivers
L_000002f0912322a0 .part L_000002f09122e380, 1, 1;
LS_000002f091233ba0_0_0 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_4 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_8 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_12 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_16 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_20 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_24 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_0_28 .concat [ 1 1 1 1], L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0, L_000002f0912368a0;
LS_000002f091233ba0_1_0 .concat [ 4 4 4 4], LS_000002f091233ba0_0_0, LS_000002f091233ba0_0_4, LS_000002f091233ba0_0_8, LS_000002f091233ba0_0_12;
LS_000002f091233ba0_1_4 .concat [ 4 4 4 4], LS_000002f091233ba0_0_16, LS_000002f091233ba0_0_20, LS_000002f091233ba0_0_24, LS_000002f091233ba0_0_28;
L_000002f091233ba0 .concat [ 16 16 0 0], LS_000002f091233ba0_1_0, LS_000002f091233ba0_1_4;
L_000002f091232200 .part L_000002f09122e380, 0, 1;
LS_000002f091233c40_0_0 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_4 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_8 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_12 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_16 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_20 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_24 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_0_28 .concat [ 1 1 1 1], L_000002f091236910, L_000002f091236910, L_000002f091236910, L_000002f091236910;
LS_000002f091233c40_1_0 .concat [ 4 4 4 4], LS_000002f091233c40_0_0, LS_000002f091233c40_0_4, LS_000002f091233c40_0_8, LS_000002f091233c40_0_12;
LS_000002f091233c40_1_4 .concat [ 4 4 4 4], LS_000002f091233c40_0_16, LS_000002f091233c40_0_20, LS_000002f091233c40_0_24, LS_000002f091233c40_0_28;
L_000002f091233c40 .concat [ 16 16 0 0], LS_000002f091233c40_1_0, LS_000002f091233c40_1_4;
L_000002f091233b00 .part L_000002f09122e380, 1, 1;
LS_000002f091233e20_0_0 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_4 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_8 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_12 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_16 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_20 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_24 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_0_28 .concat [ 1 1 1 1], L_000002f091235410, L_000002f091235410, L_000002f091235410, L_000002f091235410;
LS_000002f091233e20_1_0 .concat [ 4 4 4 4], LS_000002f091233e20_0_0, LS_000002f091233e20_0_4, LS_000002f091233e20_0_8, LS_000002f091233e20_0_12;
LS_000002f091233e20_1_4 .concat [ 4 4 4 4], LS_000002f091233e20_0_16, LS_000002f091233e20_0_20, LS_000002f091233e20_0_24, LS_000002f091233e20_0_28;
L_000002f091233e20 .concat [ 16 16 0 0], LS_000002f091233e20_1_0, LS_000002f091233e20_1_4;
L_000002f0912337e0 .part L_000002f09122e380, 0, 1;
LS_000002f0912328e0_0_0 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_4 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_8 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_12 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_16 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_20 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_24 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_0_28 .concat [ 1 1 1 1], L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0, L_000002f0912337e0;
LS_000002f0912328e0_1_0 .concat [ 4 4 4 4], LS_000002f0912328e0_0_0, LS_000002f0912328e0_0_4, LS_000002f0912328e0_0_8, LS_000002f0912328e0_0_12;
LS_000002f0912328e0_1_4 .concat [ 4 4 4 4], LS_000002f0912328e0_0_16, LS_000002f0912328e0_0_20, LS_000002f0912328e0_0_24, LS_000002f0912328e0_0_28;
L_000002f0912328e0 .concat [ 16 16 0 0], LS_000002f0912328e0_1_0, LS_000002f0912328e0_1_4;
L_000002f091232020 .part L_000002f09122e380, 1, 1;
LS_000002f091232c00_0_0 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_4 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_8 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_12 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_16 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_20 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_24 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_0_28 .concat [ 1 1 1 1], L_000002f091232020, L_000002f091232020, L_000002f091232020, L_000002f091232020;
LS_000002f091232c00_1_0 .concat [ 4 4 4 4], LS_000002f091232c00_0_0, LS_000002f091232c00_0_4, LS_000002f091232c00_0_8, LS_000002f091232c00_0_12;
LS_000002f091232c00_1_4 .concat [ 4 4 4 4], LS_000002f091232c00_0_16, LS_000002f091232c00_0_20, LS_000002f091232c00_0_24, LS_000002f091232c00_0_28;
L_000002f091232c00 .concat [ 16 16 0 0], LS_000002f091232c00_1_0, LS_000002f091232c00_1_4;
L_000002f091232160 .part L_000002f09122e380, 0, 1;
LS_000002f091232700_0_0 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_4 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_8 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_12 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_16 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_20 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_24 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_0_28 .concat [ 1 1 1 1], L_000002f091235480, L_000002f091235480, L_000002f091235480, L_000002f091235480;
LS_000002f091232700_1_0 .concat [ 4 4 4 4], LS_000002f091232700_0_0, LS_000002f091232700_0_4, LS_000002f091232700_0_8, LS_000002f091232700_0_12;
LS_000002f091232700_1_4 .concat [ 4 4 4 4], LS_000002f091232700_0_16, LS_000002f091232700_0_20, LS_000002f091232700_0_24, LS_000002f091232700_0_28;
L_000002f091232700 .concat [ 16 16 0 0], LS_000002f091232700_1_0, LS_000002f091232700_1_4;
L_000002f091233ec0 .part L_000002f09122e380, 1, 1;
LS_000002f091232340_0_0 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_4 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_8 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_12 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_16 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_20 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_24 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_0_28 .concat [ 1 1 1 1], L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0, L_000002f091233ec0;
LS_000002f091232340_1_0 .concat [ 4 4 4 4], LS_000002f091232340_0_0, LS_000002f091232340_0_4, LS_000002f091232340_0_8, LS_000002f091232340_0_12;
LS_000002f091232340_1_4 .concat [ 4 4 4 4], LS_000002f091232340_0_16, LS_000002f091232340_0_20, LS_000002f091232340_0_24, LS_000002f091232340_0_28;
L_000002f091232340 .concat [ 16 16 0 0], LS_000002f091232340_1_0, LS_000002f091232340_1_4;
L_000002f091234000 .part L_000002f09122e380, 0, 1;
LS_000002f0912341e0_0_0 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_4 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_8 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_12 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_16 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_20 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_24 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_0_28 .concat [ 1 1 1 1], L_000002f091234000, L_000002f091234000, L_000002f091234000, L_000002f091234000;
LS_000002f0912341e0_1_0 .concat [ 4 4 4 4], LS_000002f0912341e0_0_0, LS_000002f0912341e0_0_4, LS_000002f0912341e0_0_8, LS_000002f0912341e0_0_12;
LS_000002f0912341e0_1_4 .concat [ 4 4 4 4], LS_000002f0912341e0_0_16, LS_000002f0912341e0_0_20, LS_000002f0912341e0_0_24, LS_000002f0912341e0_0_28;
L_000002f0912341e0 .concat [ 16 16 0 0], LS_000002f0912341e0_1_0, LS_000002f0912341e0_1_4;
S_000002f090ff0940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002f090ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f091236830 .functor AND 32, L_000002f091233ba0, L_000002f091233c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911f8420_0 .net "in1", 31 0, L_000002f091233ba0;  1 drivers
v000002f0911f91e0_0 .net "in2", 31 0, L_000002f091233c40;  1 drivers
v000002f0911f8600_0 .net "out", 31 0, L_000002f091236830;  alias, 1 drivers
S_000002f090ff0ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002f090ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f091236ad0 .functor AND 32, L_000002f091233e20, L_000002f0912328e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911f90a0_0 .net "in1", 31 0, L_000002f091233e20;  1 drivers
v000002f0911f8740_0 .net "in2", 31 0, L_000002f0912328e0;  1 drivers
v000002f0911f8ba0_0 .net "out", 31 0, L_000002f091236ad0;  alias, 1 drivers
S_000002f090f9c4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002f090ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f091236bb0 .functor AND 32, L_000002f091232c00, L_000002f091232700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911f8920_0 .net "in1", 31 0, L_000002f091232c00;  1 drivers
v000002f0911f9460_0 .net "in2", 31 0, L_000002f091232700;  1 drivers
v000002f0911f9280_0 .net "out", 31 0, L_000002f091236bb0;  alias, 1 drivers
S_000002f0911fad20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002f090ffda30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f0912354f0 .functor AND 32, L_000002f091232340, L_000002f0912341e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911f95a0_0 .net "in1", 31 0, L_000002f091232340;  1 drivers
v000002f0911f8380_0 .net "in2", 31 0, L_000002f0912341e0;  1 drivers
v000002f0911f89c0_0 .net "out", 31 0, L_000002f0912354f0;  alias, 1 drivers
S_000002f0911fb4f0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002f090ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002f09117d2e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002f091236f30 .functor NOT 1, L_000002f091232660, C4<0>, C4<0>, C4<0>;
L_000002f091236c20 .functor NOT 1, L_000002f091234280, C4<0>, C4<0>, C4<0>;
L_000002f0911722c0 .functor NOT 1, L_000002f091232ca0, C4<0>, C4<0>, C4<0>;
L_000002f09129f810 .functor NOT 1, L_000002f091234460, C4<0>, C4<0>, C4<0>;
L_000002f09129eee0 .functor AND 32, L_000002f091236ec0, v000002f091204010_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129e540 .functor AND 32, L_000002f091236c90, L_000002f0912bb470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129f2d0 .functor OR 32, L_000002f09129eee0, L_000002f09129e540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f09129e3f0 .functor AND 32, L_000002f09129fb90, v000002f0911f1df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129f500 .functor OR 32, L_000002f09129f2d0, L_000002f09129e3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f09129ebd0 .functor AND 32, L_000002f09129f3b0, L_000002f091233a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129e700 .functor OR 32, L_000002f09129f500, L_000002f09129ebd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f0911fd4b0_0 .net *"_ivl_1", 0 0, L_000002f091232660;  1 drivers
v000002f0911fbc50_0 .net *"_ivl_13", 0 0, L_000002f091232ca0;  1 drivers
v000002f0911fc970_0 .net *"_ivl_14", 0 0, L_000002f0911722c0;  1 drivers
v000002f0911fb930_0 .net *"_ivl_19", 0 0, L_000002f091232a20;  1 drivers
v000002f0911fc290_0 .net *"_ivl_2", 0 0, L_000002f091236f30;  1 drivers
v000002f0911fcb50_0 .net *"_ivl_23", 0 0, L_000002f0912345a0;  1 drivers
v000002f0911fc650_0 .net *"_ivl_27", 0 0, L_000002f091234460;  1 drivers
v000002f0911fbb10_0 .net *"_ivl_28", 0 0, L_000002f09129f810;  1 drivers
v000002f0911fd5f0_0 .net *"_ivl_33", 0 0, L_000002f091232d40;  1 drivers
v000002f0911fd050_0 .net *"_ivl_37", 0 0, L_000002f091234500;  1 drivers
v000002f0911fd870_0 .net *"_ivl_40", 31 0, L_000002f09129eee0;  1 drivers
v000002f0911fd9b0_0 .net *"_ivl_42", 31 0, L_000002f09129e540;  1 drivers
v000002f0911fbed0_0 .net *"_ivl_44", 31 0, L_000002f09129f2d0;  1 drivers
v000002f0911fd730_0 .net *"_ivl_46", 31 0, L_000002f09129e3f0;  1 drivers
v000002f0911fb9d0_0 .net *"_ivl_48", 31 0, L_000002f09129f500;  1 drivers
v000002f0911fd190_0 .net *"_ivl_50", 31 0, L_000002f09129ebd0;  1 drivers
v000002f0911fc470_0 .net *"_ivl_7", 0 0, L_000002f091234280;  1 drivers
v000002f0911fba70_0 .net *"_ivl_8", 0 0, L_000002f091236c20;  1 drivers
v000002f0911fc6f0_0 .net "ina", 31 0, v000002f091204010_0;  alias, 1 drivers
v000002f0911fc150_0 .net "inb", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f0911fd910_0 .net "inc", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f0911fdaf0_0 .net "ind", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f0911fc1f0_0 .net "out", 31 0, L_000002f09129e700;  alias, 1 drivers
v000002f0911fc790_0 .net "s0", 31 0, L_000002f091236ec0;  1 drivers
v000002f0911fdd70_0 .net "s1", 31 0, L_000002f091236c90;  1 drivers
v000002f0911fd2d0_0 .net "s2", 31 0, L_000002f09129fb90;  1 drivers
v000002f0911fdb90_0 .net "s3", 31 0, L_000002f09129f3b0;  1 drivers
v000002f0911fd370_0 .net "sel", 1 0, L_000002f091230f40;  alias, 1 drivers
L_000002f091232660 .part L_000002f091230f40, 1, 1;
LS_000002f091233880_0_0 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_4 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_8 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_12 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_16 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_20 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_24 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_0_28 .concat [ 1 1 1 1], L_000002f091236f30, L_000002f091236f30, L_000002f091236f30, L_000002f091236f30;
LS_000002f091233880_1_0 .concat [ 4 4 4 4], LS_000002f091233880_0_0, LS_000002f091233880_0_4, LS_000002f091233880_0_8, LS_000002f091233880_0_12;
LS_000002f091233880_1_4 .concat [ 4 4 4 4], LS_000002f091233880_0_16, LS_000002f091233880_0_20, LS_000002f091233880_0_24, LS_000002f091233880_0_28;
L_000002f091233880 .concat [ 16 16 0 0], LS_000002f091233880_1_0, LS_000002f091233880_1_4;
L_000002f091234280 .part L_000002f091230f40, 0, 1;
LS_000002f0912332e0_0_0 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_4 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_8 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_12 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_16 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_20 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_24 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_0_28 .concat [ 1 1 1 1], L_000002f091236c20, L_000002f091236c20, L_000002f091236c20, L_000002f091236c20;
LS_000002f0912332e0_1_0 .concat [ 4 4 4 4], LS_000002f0912332e0_0_0, LS_000002f0912332e0_0_4, LS_000002f0912332e0_0_8, LS_000002f0912332e0_0_12;
LS_000002f0912332e0_1_4 .concat [ 4 4 4 4], LS_000002f0912332e0_0_16, LS_000002f0912332e0_0_20, LS_000002f0912332e0_0_24, LS_000002f0912332e0_0_28;
L_000002f0912332e0 .concat [ 16 16 0 0], LS_000002f0912332e0_1_0, LS_000002f0912332e0_1_4;
L_000002f091232ca0 .part L_000002f091230f40, 1, 1;
LS_000002f091233920_0_0 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_4 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_8 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_12 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_16 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_20 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_24 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_0_28 .concat [ 1 1 1 1], L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0, L_000002f0911722c0;
LS_000002f091233920_1_0 .concat [ 4 4 4 4], LS_000002f091233920_0_0, LS_000002f091233920_0_4, LS_000002f091233920_0_8, LS_000002f091233920_0_12;
LS_000002f091233920_1_4 .concat [ 4 4 4 4], LS_000002f091233920_0_16, LS_000002f091233920_0_20, LS_000002f091233920_0_24, LS_000002f091233920_0_28;
L_000002f091233920 .concat [ 16 16 0 0], LS_000002f091233920_1_0, LS_000002f091233920_1_4;
L_000002f091232a20 .part L_000002f091230f40, 0, 1;
LS_000002f0912323e0_0_0 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_4 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_8 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_12 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_16 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_20 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_24 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_0_28 .concat [ 1 1 1 1], L_000002f091232a20, L_000002f091232a20, L_000002f091232a20, L_000002f091232a20;
LS_000002f0912323e0_1_0 .concat [ 4 4 4 4], LS_000002f0912323e0_0_0, LS_000002f0912323e0_0_4, LS_000002f0912323e0_0_8, LS_000002f0912323e0_0_12;
LS_000002f0912323e0_1_4 .concat [ 4 4 4 4], LS_000002f0912323e0_0_16, LS_000002f0912323e0_0_20, LS_000002f0912323e0_0_24, LS_000002f0912323e0_0_28;
L_000002f0912323e0 .concat [ 16 16 0 0], LS_000002f0912323e0_1_0, LS_000002f0912323e0_1_4;
L_000002f0912345a0 .part L_000002f091230f40, 1, 1;
LS_000002f091234320_0_0 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_4 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_8 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_12 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_16 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_20 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_24 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_0_28 .concat [ 1 1 1 1], L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0, L_000002f0912345a0;
LS_000002f091234320_1_0 .concat [ 4 4 4 4], LS_000002f091234320_0_0, LS_000002f091234320_0_4, LS_000002f091234320_0_8, LS_000002f091234320_0_12;
LS_000002f091234320_1_4 .concat [ 4 4 4 4], LS_000002f091234320_0_16, LS_000002f091234320_0_20, LS_000002f091234320_0_24, LS_000002f091234320_0_28;
L_000002f091234320 .concat [ 16 16 0 0], LS_000002f091234320_1_0, LS_000002f091234320_1_4;
L_000002f091234460 .part L_000002f091230f40, 0, 1;
LS_000002f0912346e0_0_0 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_4 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_8 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_12 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_16 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_20 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_24 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_0_28 .concat [ 1 1 1 1], L_000002f09129f810, L_000002f09129f810, L_000002f09129f810, L_000002f09129f810;
LS_000002f0912346e0_1_0 .concat [ 4 4 4 4], LS_000002f0912346e0_0_0, LS_000002f0912346e0_0_4, LS_000002f0912346e0_0_8, LS_000002f0912346e0_0_12;
LS_000002f0912346e0_1_4 .concat [ 4 4 4 4], LS_000002f0912346e0_0_16, LS_000002f0912346e0_0_20, LS_000002f0912346e0_0_24, LS_000002f0912346e0_0_28;
L_000002f0912346e0 .concat [ 16 16 0 0], LS_000002f0912346e0_1_0, LS_000002f0912346e0_1_4;
L_000002f091232d40 .part L_000002f091230f40, 1, 1;
LS_000002f091232480_0_0 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_4 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_8 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_12 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_16 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_20 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_24 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_0_28 .concat [ 1 1 1 1], L_000002f091232d40, L_000002f091232d40, L_000002f091232d40, L_000002f091232d40;
LS_000002f091232480_1_0 .concat [ 4 4 4 4], LS_000002f091232480_0_0, LS_000002f091232480_0_4, LS_000002f091232480_0_8, LS_000002f091232480_0_12;
LS_000002f091232480_1_4 .concat [ 4 4 4 4], LS_000002f091232480_0_16, LS_000002f091232480_0_20, LS_000002f091232480_0_24, LS_000002f091232480_0_28;
L_000002f091232480 .concat [ 16 16 0 0], LS_000002f091232480_1_0, LS_000002f091232480_1_4;
L_000002f091234500 .part L_000002f091230f40, 0, 1;
LS_000002f091232f20_0_0 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_4 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_8 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_12 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_16 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_20 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_24 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_0_28 .concat [ 1 1 1 1], L_000002f091234500, L_000002f091234500, L_000002f091234500, L_000002f091234500;
LS_000002f091232f20_1_0 .concat [ 4 4 4 4], LS_000002f091232f20_0_0, LS_000002f091232f20_0_4, LS_000002f091232f20_0_8, LS_000002f091232f20_0_12;
LS_000002f091232f20_1_4 .concat [ 4 4 4 4], LS_000002f091232f20_0_16, LS_000002f091232f20_0_20, LS_000002f091232f20_0_24, LS_000002f091232f20_0_28;
L_000002f091232f20 .concat [ 16 16 0 0], LS_000002f091232f20_1_0, LS_000002f091232f20_1_4;
S_000002f0911faeb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002f0911fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f091236ec0 .functor AND 32, L_000002f091233880, L_000002f0912332e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fc5b0_0 .net "in1", 31 0, L_000002f091233880;  1 drivers
v000002f0911fcbf0_0 .net "in2", 31 0, L_000002f0912332e0;  1 drivers
v000002f0911fbcf0_0 .net "out", 31 0, L_000002f091236ec0;  alias, 1 drivers
S_000002f0911fb1d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002f0911fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f091236c90 .functor AND 32, L_000002f091233920, L_000002f0912323e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fcf10_0 .net "in1", 31 0, L_000002f091233920;  1 drivers
v000002f0911fda50_0 .net "in2", 31 0, L_000002f0912323e0;  1 drivers
v000002f0911fde10_0 .net "out", 31 0, L_000002f091236c90;  alias, 1 drivers
S_000002f0911fb040 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002f0911fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129fb90 .functor AND 32, L_000002f091234320, L_000002f0912346e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fc830_0 .net "in1", 31 0, L_000002f091234320;  1 drivers
v000002f0911fcfb0_0 .net "in2", 31 0, L_000002f0912346e0;  1 drivers
v000002f0911fc0b0_0 .net "out", 31 0, L_000002f09129fb90;  alias, 1 drivers
S_000002f0911fb360 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002f0911fb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129f3b0 .functor AND 32, L_000002f091232480, L_000002f091232f20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fdeb0_0 .net "in1", 31 0, L_000002f091232480;  1 drivers
v000002f0911fbe30_0 .net "in2", 31 0, L_000002f091232f20;  1 drivers
v000002f0911fd550_0 .net "out", 31 0, L_000002f09129f3b0;  alias, 1 drivers
S_000002f0911fb680 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002f090ffd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002f09117d560 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002f09129f570 .functor NOT 1, L_000002f0912327a0, C4<0>, C4<0>, C4<0>;
L_000002f09129e770 .functor NOT 1, L_000002f091234640, C4<0>, C4<0>, C4<0>;
L_000002f09129ec40 .functor NOT 1, L_000002f0912325c0, C4<0>, C4<0>, C4<0>;
L_000002f09129e930 .functor NOT 1, L_000002f091232de0, C4<0>, C4<0>, C4<0>;
L_000002f09129f880 .functor AND 32, L_000002f09129ef50, v000002f0912036b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129f490 .functor AND 32, L_000002f09129ee70, L_000002f0912bb470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129e850 .functor OR 32, L_000002f09129f880, L_000002f09129f490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f09129f8f0 .functor AND 32, L_000002f09129efc0, v000002f0911f1df0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129ecb0 .functor OR 32, L_000002f09129e850, L_000002f09129f8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f09129e5b0 .functor AND 32, L_000002f09129f420, L_000002f091233a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f09129fce0 .functor OR 32, L_000002f09129ecb0, L_000002f09129e5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f0911ff0d0_0 .net *"_ivl_1", 0 0, L_000002f0912327a0;  1 drivers
v000002f0911fe9f0_0 .net *"_ivl_13", 0 0, L_000002f0912325c0;  1 drivers
v000002f0911ff170_0 .net *"_ivl_14", 0 0, L_000002f09129ec40;  1 drivers
v000002f0911ff210_0 .net *"_ivl_19", 0 0, L_000002f091234780;  1 drivers
v000002f0911fe130_0 .net *"_ivl_2", 0 0, L_000002f09129f570;  1 drivers
v000002f0911ff2b0_0 .net *"_ivl_23", 0 0, L_000002f091232ac0;  1 drivers
v000002f0911ff490_0 .net *"_ivl_27", 0 0, L_000002f091232de0;  1 drivers
v000002f0911ff530_0 .net *"_ivl_28", 0 0, L_000002f09129e930;  1 drivers
v000002f0911ff670_0 .net *"_ivl_33", 0 0, L_000002f091232e80;  1 drivers
v000002f0911fe3b0_0 .net *"_ivl_37", 0 0, L_000002f091233100;  1 drivers
v000002f0911fe450_0 .net *"_ivl_40", 31 0, L_000002f09129f880;  1 drivers
v000002f0911feef0_0 .net *"_ivl_42", 31 0, L_000002f09129f490;  1 drivers
v000002f0911fea90_0 .net *"_ivl_44", 31 0, L_000002f09129e850;  1 drivers
v000002f0911fe950_0 .net *"_ivl_46", 31 0, L_000002f09129f8f0;  1 drivers
v000002f0911fedb0_0 .net *"_ivl_48", 31 0, L_000002f09129ecb0;  1 drivers
v000002f0911ff710_0 .net *"_ivl_50", 31 0, L_000002f09129e5b0;  1 drivers
v000002f0911ff5d0_0 .net *"_ivl_7", 0 0, L_000002f091234640;  1 drivers
v000002f0911fe090_0 .net *"_ivl_8", 0 0, L_000002f09129e770;  1 drivers
v000002f0911fe630_0 .net "ina", 31 0, v000002f0912036b0_0;  alias, 1 drivers
v000002f0911fe6d0_0 .net "inb", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f0911fe770_0 .net "inc", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f0911fe810_0 .net "ind", 31 0, L_000002f091233a60;  alias, 1 drivers
v000002f0911fe8b0_0 .net "out", 31 0, L_000002f09129fce0;  alias, 1 drivers
v000002f0911febd0_0 .net "s0", 31 0, L_000002f09129ef50;  1 drivers
v000002f0911fec70_0 .net "s1", 31 0, L_000002f09129ee70;  1 drivers
v000002f0911fed10_0 .net "s2", 31 0, L_000002f09129efc0;  1 drivers
v000002f091203e30_0 .net "s3", 31 0, L_000002f09129f420;  1 drivers
v000002f091201d10_0 .net "sel", 1 0, L_000002f091231580;  alias, 1 drivers
L_000002f0912327a0 .part L_000002f091231580, 1, 1;
LS_000002f0912320c0_0_0 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_4 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_8 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_12 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_16 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_20 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_24 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_0_28 .concat [ 1 1 1 1], L_000002f09129f570, L_000002f09129f570, L_000002f09129f570, L_000002f09129f570;
LS_000002f0912320c0_1_0 .concat [ 4 4 4 4], LS_000002f0912320c0_0_0, LS_000002f0912320c0_0_4, LS_000002f0912320c0_0_8, LS_000002f0912320c0_0_12;
LS_000002f0912320c0_1_4 .concat [ 4 4 4 4], LS_000002f0912320c0_0_16, LS_000002f0912320c0_0_20, LS_000002f0912320c0_0_24, LS_000002f0912320c0_0_28;
L_000002f0912320c0 .concat [ 16 16 0 0], LS_000002f0912320c0_1_0, LS_000002f0912320c0_1_4;
L_000002f091234640 .part L_000002f091231580, 0, 1;
LS_000002f091232520_0_0 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_4 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_8 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_12 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_16 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_20 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_24 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_0_28 .concat [ 1 1 1 1], L_000002f09129e770, L_000002f09129e770, L_000002f09129e770, L_000002f09129e770;
LS_000002f091232520_1_0 .concat [ 4 4 4 4], LS_000002f091232520_0_0, LS_000002f091232520_0_4, LS_000002f091232520_0_8, LS_000002f091232520_0_12;
LS_000002f091232520_1_4 .concat [ 4 4 4 4], LS_000002f091232520_0_16, LS_000002f091232520_0_20, LS_000002f091232520_0_24, LS_000002f091232520_0_28;
L_000002f091232520 .concat [ 16 16 0 0], LS_000002f091232520_1_0, LS_000002f091232520_1_4;
L_000002f0912325c0 .part L_000002f091231580, 1, 1;
LS_000002f091233060_0_0 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_4 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_8 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_12 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_16 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_20 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_24 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_0_28 .concat [ 1 1 1 1], L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40, L_000002f09129ec40;
LS_000002f091233060_1_0 .concat [ 4 4 4 4], LS_000002f091233060_0_0, LS_000002f091233060_0_4, LS_000002f091233060_0_8, LS_000002f091233060_0_12;
LS_000002f091233060_1_4 .concat [ 4 4 4 4], LS_000002f091233060_0_16, LS_000002f091233060_0_20, LS_000002f091233060_0_24, LS_000002f091233060_0_28;
L_000002f091233060 .concat [ 16 16 0 0], LS_000002f091233060_1_0, LS_000002f091233060_1_4;
L_000002f091234780 .part L_000002f091231580, 0, 1;
LS_000002f091232840_0_0 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_4 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_8 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_12 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_16 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_20 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_24 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_0_28 .concat [ 1 1 1 1], L_000002f091234780, L_000002f091234780, L_000002f091234780, L_000002f091234780;
LS_000002f091232840_1_0 .concat [ 4 4 4 4], LS_000002f091232840_0_0, LS_000002f091232840_0_4, LS_000002f091232840_0_8, LS_000002f091232840_0_12;
LS_000002f091232840_1_4 .concat [ 4 4 4 4], LS_000002f091232840_0_16, LS_000002f091232840_0_20, LS_000002f091232840_0_24, LS_000002f091232840_0_28;
L_000002f091232840 .concat [ 16 16 0 0], LS_000002f091232840_1_0, LS_000002f091232840_1_4;
L_000002f091232ac0 .part L_000002f091231580, 1, 1;
LS_000002f091232b60_0_0 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_4 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_8 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_12 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_16 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_20 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_24 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_0_28 .concat [ 1 1 1 1], L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0, L_000002f091232ac0;
LS_000002f091232b60_1_0 .concat [ 4 4 4 4], LS_000002f091232b60_0_0, LS_000002f091232b60_0_4, LS_000002f091232b60_0_8, LS_000002f091232b60_0_12;
LS_000002f091232b60_1_4 .concat [ 4 4 4 4], LS_000002f091232b60_0_16, LS_000002f091232b60_0_20, LS_000002f091232b60_0_24, LS_000002f091232b60_0_28;
L_000002f091232b60 .concat [ 16 16 0 0], LS_000002f091232b60_1_0, LS_000002f091232b60_1_4;
L_000002f091232de0 .part L_000002f091231580, 0, 1;
LS_000002f0912339c0_0_0 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_4 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_8 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_12 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_16 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_20 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_24 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_0_28 .concat [ 1 1 1 1], L_000002f09129e930, L_000002f09129e930, L_000002f09129e930, L_000002f09129e930;
LS_000002f0912339c0_1_0 .concat [ 4 4 4 4], LS_000002f0912339c0_0_0, LS_000002f0912339c0_0_4, LS_000002f0912339c0_0_8, LS_000002f0912339c0_0_12;
LS_000002f0912339c0_1_4 .concat [ 4 4 4 4], LS_000002f0912339c0_0_16, LS_000002f0912339c0_0_20, LS_000002f0912339c0_0_24, LS_000002f0912339c0_0_28;
L_000002f0912339c0 .concat [ 16 16 0 0], LS_000002f0912339c0_1_0, LS_000002f0912339c0_1_4;
L_000002f091232e80 .part L_000002f091231580, 1, 1;
LS_000002f091232fc0_0_0 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_4 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_8 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_12 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_16 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_20 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_24 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_0_28 .concat [ 1 1 1 1], L_000002f091232e80, L_000002f091232e80, L_000002f091232e80, L_000002f091232e80;
LS_000002f091232fc0_1_0 .concat [ 4 4 4 4], LS_000002f091232fc0_0_0, LS_000002f091232fc0_0_4, LS_000002f091232fc0_0_8, LS_000002f091232fc0_0_12;
LS_000002f091232fc0_1_4 .concat [ 4 4 4 4], LS_000002f091232fc0_0_16, LS_000002f091232fc0_0_20, LS_000002f091232fc0_0_24, LS_000002f091232fc0_0_28;
L_000002f091232fc0 .concat [ 16 16 0 0], LS_000002f091232fc0_1_0, LS_000002f091232fc0_1_4;
L_000002f091233100 .part L_000002f091231580, 0, 1;
LS_000002f0912331a0_0_0 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_4 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_8 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_12 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_16 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_20 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_24 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_0_28 .concat [ 1 1 1 1], L_000002f091233100, L_000002f091233100, L_000002f091233100, L_000002f091233100;
LS_000002f0912331a0_1_0 .concat [ 4 4 4 4], LS_000002f0912331a0_0_0, LS_000002f0912331a0_0_4, LS_000002f0912331a0_0_8, LS_000002f0912331a0_0_12;
LS_000002f0912331a0_1_4 .concat [ 4 4 4 4], LS_000002f0912331a0_0_16, LS_000002f0912331a0_0_20, LS_000002f0912331a0_0_24, LS_000002f0912331a0_0_28;
L_000002f0912331a0 .concat [ 16 16 0 0], LS_000002f0912331a0_1_0, LS_000002f0912331a0_1_4;
S_000002f0911fa870 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002f0911fb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129ef50 .functor AND 32, L_000002f0912320c0, L_000002f091232520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fdc30_0 .net "in1", 31 0, L_000002f0912320c0;  1 drivers
v000002f0911fe1d0_0 .net "in2", 31 0, L_000002f091232520;  1 drivers
v000002f0911ff350_0 .net "out", 31 0, L_000002f09129ef50;  alias, 1 drivers
S_000002f0911faa00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002f0911fb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129ee70 .functor AND 32, L_000002f091233060, L_000002f091232840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911ff3f0_0 .net "in1", 31 0, L_000002f091233060;  1 drivers
v000002f0911fe310_0 .net "in2", 31 0, L_000002f091232840;  1 drivers
v000002f0911fe270_0 .net "out", 31 0, L_000002f09129ee70;  alias, 1 drivers
S_000002f0911fab90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002f0911fb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129efc0 .functor AND 32, L_000002f091232b60, L_000002f0912339c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911fef90_0 .net "in1", 31 0, L_000002f091232b60;  1 drivers
v000002f0911feb30_0 .net "in2", 31 0, L_000002f0912339c0;  1 drivers
v000002f0911fe4f0_0 .net "out", 31 0, L_000002f09129efc0;  alias, 1 drivers
S_000002f091200e70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002f0911fb680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002f09129f420 .functor AND 32, L_000002f091232fc0, L_000002f0912331a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002f0911ff030_0 .net "in1", 31 0, L_000002f091232fc0;  1 drivers
v000002f0911fe590_0 .net "in2", 31 0, L_000002f0912331a0;  1 drivers
v000002f0911fee50_0 .net "out", 31 0, L_000002f09129f420;  alias, 1 drivers
S_000002f0911ffbb0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002f091205860 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f091205898 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f0912058d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f091205908 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f091205940 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f091205978 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f0912059b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f0912059e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f091205a20 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f091205a58 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f091205a90 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f091205ac8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f091205b00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f091205b38 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f091205b70 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f091205ba8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f091205be0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f091205c18 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f091205c50 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f091205c88 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f091205cc0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f091205cf8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f091205d30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f091205d68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f091205da0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f091203110_0 .var "EX1_PC", 31 0;
v000002f091201f90_0 .var "EX1_PFC", 31 0;
v000002f091204010_0 .var "EX1_forward_to_B", 31 0;
v000002f091202030_0 .var "EX1_is_beq", 0 0;
v000002f091202490_0 .var "EX1_is_bne", 0 0;
v000002f091203750_0 .var "EX1_is_jal", 0 0;
v000002f091203430_0 .var "EX1_is_jr", 0 0;
v000002f091202530_0 .var "EX1_is_oper2_immed", 0 0;
v000002f091202fd0_0 .var "EX1_memread", 0 0;
v000002f0912039d0_0 .var "EX1_memwrite", 0 0;
v000002f091203d90_0 .var "EX1_opcode", 11 0;
v000002f091202d50_0 .var "EX1_predicted", 0 0;
v000002f091202990_0 .var "EX1_rd_ind", 4 0;
v000002f091203a70_0 .var "EX1_rd_indzero", 0 0;
v000002f091202170_0 .var "EX1_regwrite", 0 0;
v000002f0912034d0_0 .var "EX1_rs1", 31 0;
v000002f0912027b0_0 .var "EX1_rs1_ind", 4 0;
v000002f0912036b0_0 .var "EX1_rs2", 31 0;
v000002f0912028f0_0 .var "EX1_rs2_ind", 4 0;
v000002f091201e50_0 .net "FLUSH", 0 0, v000002f09120b5a0_0;  alias, 1 drivers
v000002f091202c10_0 .net "ID_PC", 31 0, v000002f091209340_0;  alias, 1 drivers
v000002f091201b30_0 .net "ID_PFC_to_EX", 31 0, L_000002f091230ae0;  alias, 1 drivers
v000002f091201c70_0 .net "ID_forward_to_B", 31 0, L_000002f091231440;  alias, 1 drivers
v000002f091203bb0_0 .net "ID_is_beq", 0 0, L_000002f091230b80;  alias, 1 drivers
v000002f0912031b0_0 .net "ID_is_bne", 0 0, L_000002f091230cc0;  alias, 1 drivers
v000002f091203610_0 .net "ID_is_jal", 0 0, L_000002f091233d80;  alias, 1 drivers
v000002f0912032f0_0 .net "ID_is_jr", 0 0, L_000002f091231300;  alias, 1 drivers
v000002f091202cb0_0 .net "ID_is_oper2_immed", 0 0, L_000002f091236670;  alias, 1 drivers
v000002f091202f30_0 .net "ID_memread", 0 0, L_000002f091233380;  alias, 1 drivers
v000002f091203b10_0 .net "ID_memwrite", 0 0, L_000002f091233560;  alias, 1 drivers
v000002f0912020d0_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
v000002f091201ef0_0 .net "ID_predicted", 0 0, v000002f09120c4a0_0;  alias, 1 drivers
v000002f091202210_0 .net "ID_rd_ind", 4 0, v000002f091225aa0_0;  alias, 1 drivers
v000002f091202a30_0 .net "ID_rd_indzero", 0 0, L_000002f091233600;  1 drivers
v000002f091203070_0 .net "ID_regwrite", 0 0, L_000002f091233740;  alias, 1 drivers
v000002f0912025d0_0 .net "ID_rs1", 31 0, v000002f091207ea0_0;  alias, 1 drivers
v000002f091203250_0 .net "ID_rs1_ind", 4 0, v000002f091227800_0;  alias, 1 drivers
v000002f091203c50_0 .net "ID_rs2", 31 0, v000002f091208620_0;  alias, 1 drivers
v000002f091203cf0_0 .net "ID_rs2_ind", 4 0, v000002f091227620_0;  alias, 1 drivers
v000002f091202670_0 .net "clk", 0 0, L_000002f0912361a0;  1 drivers
v000002f0912022b0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117d5a0 .event posedge, v000002f0911f21b0_0, v000002f091202670_0;
S_000002f091201640 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002f091205de0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f091205e18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f091205e50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f091205e88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f091205ec0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f091205ef8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f091205f30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f091205f68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f091205fa0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f091205fd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f091206010 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f091206048 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f091206080 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f0912060b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f0912060f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f091206128 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f091206160 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f091206198 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f0912061d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f091206208 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f091206240 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f091206278 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f0912062b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f0912062e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f091206320 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f0912023f0_0 .net "EX1_ALU_OPER1", 31 0, L_000002f091236d70;  alias, 1 drivers
v000002f091202710_0 .net "EX1_ALU_OPER2", 31 0, L_000002f09129e700;  alias, 1 drivers
v000002f091203390_0 .net "EX1_PC", 31 0, v000002f091203110_0;  alias, 1 drivers
v000002f0912037f0_0 .net "EX1_PFC_to_IF", 31 0, L_000002f091233240;  alias, 1 drivers
v000002f091203890_0 .net "EX1_forward_to_B", 31 0, v000002f091204010_0;  alias, 1 drivers
v000002f091204830_0 .net "EX1_is_beq", 0 0, v000002f091202030_0;  alias, 1 drivers
v000002f091204330_0 .net "EX1_is_bne", 0 0, v000002f091202490_0;  alias, 1 drivers
v000002f0912052d0_0 .net "EX1_is_jal", 0 0, v000002f091203750_0;  alias, 1 drivers
v000002f0912046f0_0 .net "EX1_is_jr", 0 0, v000002f091203430_0;  alias, 1 drivers
v000002f0912055f0_0 .net "EX1_is_oper2_immed", 0 0, v000002f091202530_0;  alias, 1 drivers
v000002f091205550_0 .net "EX1_memread", 0 0, v000002f091202fd0_0;  alias, 1 drivers
v000002f091204510_0 .net "EX1_memwrite", 0 0, v000002f0912039d0_0;  alias, 1 drivers
v000002f091204a10_0 .net "EX1_opcode", 11 0, v000002f091203d90_0;  alias, 1 drivers
v000002f091205690_0 .net "EX1_predicted", 0 0, v000002f091202d50_0;  alias, 1 drivers
v000002f091205050_0 .net "EX1_rd_ind", 4 0, v000002f091202990_0;  alias, 1 drivers
v000002f091204790_0 .net "EX1_rd_indzero", 0 0, v000002f091203a70_0;  alias, 1 drivers
v000002f091205730_0 .net "EX1_regwrite", 0 0, v000002f091202170_0;  alias, 1 drivers
v000002f0912043d0_0 .net "EX1_rs1", 31 0, v000002f0912034d0_0;  alias, 1 drivers
v000002f0912050f0_0 .net "EX1_rs1_ind", 4 0, v000002f0912027b0_0;  alias, 1 drivers
v000002f0912040b0_0 .net "EX1_rs2_ind", 4 0, v000002f0912028f0_0;  alias, 1 drivers
v000002f091205190_0 .net "EX1_rs2_out", 31 0, L_000002f09129fce0;  alias, 1 drivers
v000002f091204c90_0 .var "EX2_ALU_OPER1", 31 0;
v000002f091204150_0 .var "EX2_ALU_OPER2", 31 0;
v000002f091205410_0 .var "EX2_PC", 31 0;
v000002f091205230_0 .var "EX2_PFC_to_IF", 31 0;
v000002f091204290_0 .var "EX2_forward_to_B", 31 0;
v000002f091205370_0 .var "EX2_is_beq", 0 0;
v000002f091204470_0 .var "EX2_is_bne", 0 0;
v000002f0912054b0_0 .var "EX2_is_jal", 0 0;
v000002f0912045b0_0 .var "EX2_is_jr", 0 0;
v000002f091204650_0 .var "EX2_is_oper2_immed", 0 0;
v000002f0912041f0_0 .var "EX2_memread", 0 0;
v000002f0912048d0_0 .var "EX2_memwrite", 0 0;
v000002f091204ab0_0 .var "EX2_opcode", 11 0;
v000002f091204970_0 .var "EX2_predicted", 0 0;
v000002f091204b50_0 .var "EX2_rd_ind", 4 0;
v000002f091204bf0_0 .var "EX2_rd_indzero", 0 0;
v000002f091204d30_0 .var "EX2_regwrite", 0 0;
v000002f091204e70_0 .var "EX2_rs1", 31 0;
v000002f091204dd0_0 .var "EX2_rs1_ind", 4 0;
v000002f091204f10_0 .var "EX2_rs2_ind", 4 0;
v000002f091204fb0_0 .var "EX2_rs2_out", 31 0;
v000002f09120bfa0_0 .net "FLUSH", 0 0, v000002f09120b3c0_0;  alias, 1 drivers
v000002f09120c040_0 .net "clk", 0 0, L_000002f09129f1f0;  1 drivers
v000002f09120d260_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117ce20 .event posedge, v000002f0911f21b0_0, v000002f09120c040_0;
S_000002f091201320 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002f09120e370 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f09120e3a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f09120e3e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f09120e418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f09120e450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09120e488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09120e4c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09120e4f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09120e530 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09120e568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09120e5a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09120e5d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09120e610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09120e648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09120e680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09120e6b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09120e6f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09120e728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09120e760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09120e798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09120e7d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09120e808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09120e840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09120e878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09120e8b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002f0912359c0 .functor OR 1, L_000002f091230b80, L_000002f091230cc0, C4<0>, C4<0>;
L_000002f091235e90 .functor AND 1, L_000002f0912359c0, L_000002f091235c60, C4<1>, C4<1>;
L_000002f0912367c0 .functor OR 1, L_000002f091230b80, L_000002f091230cc0, C4<0>, C4<0>;
L_000002f091236600 .functor AND 1, L_000002f0912367c0, L_000002f091235c60, C4<1>, C4<1>;
L_000002f091235640 .functor OR 1, L_000002f091230b80, L_000002f091230cc0, C4<0>, C4<0>;
L_000002f091236210 .functor AND 1, L_000002f091235640, v000002f09120c4a0_0, C4<1>, C4<1>;
v000002f091209700_0 .net "EX1_memread", 0 0, v000002f091202fd0_0;  alias, 1 drivers
v000002f091208e40_0 .net "EX1_opcode", 11 0, v000002f091203d90_0;  alias, 1 drivers
v000002f091208da0_0 .net "EX1_rd_ind", 4 0, v000002f091202990_0;  alias, 1 drivers
v000002f09120aec0_0 .net "EX1_rd_indzero", 0 0, v000002f091203a70_0;  alias, 1 drivers
v000002f091208c60_0 .net "EX2_memread", 0 0, v000002f0912041f0_0;  alias, 1 drivers
v000002f09120a560_0 .net "EX2_opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
v000002f09120a4c0_0 .net "EX2_rd_ind", 4 0, v000002f091204b50_0;  alias, 1 drivers
v000002f0912098e0_0 .net "EX2_rd_indzero", 0 0, v000002f091204bf0_0;  alias, 1 drivers
v000002f091209020_0 .net "ID_EX1_flush", 0 0, v000002f09120b5a0_0;  alias, 1 drivers
v000002f09120ad80_0 .net "ID_EX2_flush", 0 0, v000002f09120b3c0_0;  alias, 1 drivers
v000002f0912093e0_0 .net "ID_is_beq", 0 0, L_000002f091230b80;  alias, 1 drivers
v000002f09120b140_0 .net "ID_is_bne", 0 0, L_000002f091230cc0;  alias, 1 drivers
v000002f09120b000_0 .net "ID_is_j", 0 0, L_000002f091232980;  alias, 1 drivers
v000002f091209480_0 .net "ID_is_jal", 0 0, L_000002f091233d80;  alias, 1 drivers
v000002f091209ca0_0 .net "ID_is_jr", 0 0, L_000002f091231300;  alias, 1 drivers
v000002f091209840_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
v000002f091209d40_0 .net "ID_rs1_ind", 4 0, v000002f091227800_0;  alias, 1 drivers
v000002f09120ae20_0 .net "ID_rs2_ind", 4 0, v000002f091227620_0;  alias, 1 drivers
v000002f091209b60_0 .net "IF_ID_flush", 0 0, v000002f09120dbc0_0;  alias, 1 drivers
v000002f09120b1e0_0 .net "IF_ID_write", 0 0, v000002f09120df80_0;  alias, 1 drivers
v000002f0912090c0_0 .net "PC_src", 2 0, L_000002f091231940;  alias, 1 drivers
v000002f091209520_0 .net "PFC_to_EX", 31 0, L_000002f091230ae0;  alias, 1 drivers
v000002f09120a060_0 .net "PFC_to_IF", 31 0, L_000002f091231a80;  alias, 1 drivers
v000002f09120af60_0 .net "WB_rd_ind", 4 0, v000002f091229ce0_0;  alias, 1 drivers
v000002f091209de0_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  alias, 1 drivers
v000002f09120b280_0 .net *"_ivl_11", 0 0, L_000002f091236600;  1 drivers
v000002f09120a7e0_0 .net *"_ivl_13", 9 0, L_000002f0912316c0;  1 drivers
v000002f091209e80_0 .net *"_ivl_15", 9 0, L_000002f091230fe0;  1 drivers
v000002f09120ab00_0 .net *"_ivl_16", 9 0, L_000002f09122fd20;  1 drivers
v000002f09120a880_0 .net *"_ivl_19", 9 0, L_000002f09122fa00;  1 drivers
v000002f091208d00_0 .net *"_ivl_20", 9 0, L_000002f09122ff00;  1 drivers
v000002f09120a600_0 .net *"_ivl_25", 0 0, L_000002f091235640;  1 drivers
v000002f091208ee0_0 .net *"_ivl_27", 0 0, L_000002f091236210;  1 drivers
v000002f09120a740_0 .net *"_ivl_29", 9 0, L_000002f091231760;  1 drivers
v000002f09120ace0_0 .net *"_ivl_3", 0 0, L_000002f0912359c0;  1 drivers
L_000002f0912501f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002f091208f80_0 .net/2u *"_ivl_30", 9 0, L_000002f0912501f0;  1 drivers
v000002f091209c00_0 .net *"_ivl_32", 9 0, L_000002f09122fe60;  1 drivers
v000002f0912097a0_0 .net *"_ivl_35", 9 0, L_000002f09122f820;  1 drivers
v000002f09120b0a0_0 .net *"_ivl_37", 9 0, L_000002f09122ffa0;  1 drivers
v000002f091209980_0 .net *"_ivl_38", 9 0, L_000002f0912309a0;  1 drivers
v000002f091209160_0 .net *"_ivl_40", 9 0, L_000002f091231800;  1 drivers
L_000002f091250238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09120a920_0 .net/2s *"_ivl_45", 21 0, L_000002f091250238;  1 drivers
L_000002f091250280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f091208bc0_0 .net/2s *"_ivl_50", 21 0, L_000002f091250280;  1 drivers
v000002f091209660_0 .net *"_ivl_9", 0 0, L_000002f0912367c0;  1 drivers
v000002f09120a240_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091209a20_0 .net "forward_to_B", 31 0, L_000002f091231440;  alias, 1 drivers
v000002f09120a2e0_0 .net "imm", 31 0, v000002f091207c20_0;  1 drivers
v000002f09120aa60_0 .net "inst", 31 0, v000002f09120a6a0_0;  alias, 1 drivers
v000002f091209f20_0 .net "is_branch_and_taken", 0 0, L_000002f091235e90;  alias, 1 drivers
v000002f091209ac0_0 .net "is_oper2_immed", 0 0, L_000002f091236670;  alias, 1 drivers
v000002f09120a100_0 .net "mem_read", 0 0, L_000002f091233380;  alias, 1 drivers
v000002f091209200_0 .net "mem_write", 0 0, L_000002f091233560;  alias, 1 drivers
v000002f09120ac40_0 .net "pc", 31 0, v000002f091209340_0;  alias, 1 drivers
v000002f09120b320_0 .net "pc_write", 0 0, v000002f09120e2a0_0;  alias, 1 drivers
v000002f09120a9c0_0 .net "predicted", 0 0, L_000002f091235c60;  1 drivers
v000002f091209fc0_0 .net "predicted_to_EX", 0 0, v000002f09120c4a0_0;  alias, 1 drivers
v000002f0912092a0_0 .net "reg_write", 0 0, L_000002f091233740;  alias, 1 drivers
v000002f0912095c0_0 .net "reg_write_from_wb", 0 0, v000002f0912280c0_0;  alias, 1 drivers
v000002f09120a1a0_0 .net "rs1", 31 0, v000002f091207ea0_0;  alias, 1 drivers
v000002f09120a380_0 .net "rs2", 31 0, v000002f091208620_0;  alias, 1 drivers
v000002f09120a420_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
v000002f09120aba0_0 .net "wr_reg_data", 31 0, L_000002f0912bb470;  alias, 1 drivers
L_000002f091231440 .functor MUXZ 32, v000002f091208620_0, v000002f091207c20_0, L_000002f091236670, C4<>;
L_000002f0912316c0 .part v000002f091209340_0, 0, 10;
L_000002f091230fe0 .part v000002f09120a6a0_0, 0, 10;
L_000002f09122fd20 .arith/sum 10, L_000002f0912316c0, L_000002f091230fe0;
L_000002f09122fa00 .part v000002f09120a6a0_0, 0, 10;
L_000002f09122ff00 .functor MUXZ 10, L_000002f09122fa00, L_000002f09122fd20, L_000002f091236600, C4<>;
L_000002f091231760 .part v000002f091209340_0, 0, 10;
L_000002f09122fe60 .arith/sum 10, L_000002f091231760, L_000002f0912501f0;
L_000002f09122f820 .part v000002f091209340_0, 0, 10;
L_000002f09122ffa0 .part v000002f09120a6a0_0, 0, 10;
L_000002f0912309a0 .arith/sum 10, L_000002f09122f820, L_000002f09122ffa0;
L_000002f091231800 .functor MUXZ 10, L_000002f0912309a0, L_000002f09122fe60, L_000002f091236210, C4<>;
L_000002f091231a80 .concat8 [ 10 22 0 0], L_000002f09122ff00, L_000002f091250238;
L_000002f091230ae0 .concat8 [ 10 22 0 0], L_000002f091231800, L_000002f091250280;
S_000002f0912006a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002f091201320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002f09120e8f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f09120e928 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f09120e960 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f09120e998 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f09120e9d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09120ea08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09120ea40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09120ea78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09120eab0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09120eae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09120eb20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09120eb58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09120eb90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09120ebc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09120ec00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09120ec38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09120ec70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09120eca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09120ece0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09120ed18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09120ed50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09120ed88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09120edc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09120edf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09120ee30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002f091235b10 .functor OR 1, L_000002f091235c60, L_000002f0912318a0, C4<0>, C4<0>;
L_000002f091235d40 .functor OR 1, L_000002f091235b10, L_000002f091230360, C4<0>, C4<0>;
v000002f09120c5e0_0 .net "EX1_opcode", 11 0, v000002f091203d90_0;  alias, 1 drivers
v000002f09120d580_0 .net "EX2_opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
v000002f09120c180_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
v000002f09120c220_0 .net "PC_src", 2 0, L_000002f091231940;  alias, 1 drivers
v000002f09120b640_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  alias, 1 drivers
L_000002f0912503e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002f09120b780_0 .net/2u *"_ivl_0", 2 0, L_000002f0912503e8;  1 drivers
v000002f09120bd20_0 .net *"_ivl_10", 0 0, L_000002f091231b20;  1 drivers
L_000002f091250508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002f09120cf40_0 .net/2u *"_ivl_12", 2 0, L_000002f091250508;  1 drivers
L_000002f091250550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002f09120c2c0_0 .net/2u *"_ivl_14", 11 0, L_000002f091250550;  1 drivers
v000002f09120d1c0_0 .net *"_ivl_16", 0 0, L_000002f0912318a0;  1 drivers
v000002f09120ccc0_0 .net *"_ivl_19", 0 0, L_000002f091235b10;  1 drivers
L_000002f091250430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002f09120c680_0 .net/2u *"_ivl_2", 11 0, L_000002f091250430;  1 drivers
L_000002f091250598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002f09120c720_0 .net/2u *"_ivl_20", 11 0, L_000002f091250598;  1 drivers
v000002f09120b820_0 .net *"_ivl_22", 0 0, L_000002f091230360;  1 drivers
v000002f09120bdc0_0 .net *"_ivl_25", 0 0, L_000002f091235d40;  1 drivers
L_000002f0912505e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002f09120d6c0_0 .net/2u *"_ivl_26", 2 0, L_000002f0912505e0;  1 drivers
L_000002f091250628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f09120b460_0 .net/2u *"_ivl_28", 2 0, L_000002f091250628;  1 drivers
v000002f09120ce00_0 .net *"_ivl_30", 2 0, L_000002f091231bc0;  1 drivers
v000002f09120c7c0_0 .net *"_ivl_32", 2 0, L_000002f091230400;  1 drivers
v000002f09120d3a0_0 .net *"_ivl_34", 2 0, L_000002f091231080;  1 drivers
v000002f09120bbe0_0 .net *"_ivl_4", 0 0, L_000002f091230220;  1 drivers
L_000002f091250478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002f09120d940_0 .net/2u *"_ivl_6", 2 0, L_000002f091250478;  1 drivers
L_000002f0912504c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002f09120b8c0_0 .net/2u *"_ivl_8", 11 0, L_000002f0912504c0;  1 drivers
v000002f09120c860_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f09120c9a0_0 .net "predicted", 0 0, L_000002f091235c60;  alias, 1 drivers
v000002f09120ca40_0 .net "predicted_to_EX", 0 0, v000002f09120c4a0_0;  alias, 1 drivers
v000002f09120cae0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
v000002f09120d620_0 .net "state", 1 0, v000002f09120c540_0;  1 drivers
L_000002f091230220 .cmp/eq 12, v000002f091225e60_0, L_000002f091250430;
L_000002f091231b20 .cmp/eq 12, v000002f091203d90_0, L_000002f0912504c0;
L_000002f0912318a0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250550;
L_000002f091230360 .cmp/eq 12, v000002f091225e60_0, L_000002f091250598;
L_000002f091231bc0 .functor MUXZ 3, L_000002f091250628, L_000002f0912505e0, L_000002f091235d40, C4<>;
L_000002f091230400 .functor MUXZ 3, L_000002f091231bc0, L_000002f091250508, L_000002f091231b20, C4<>;
L_000002f091231080 .functor MUXZ 3, L_000002f091230400, L_000002f091250478, L_000002f091230220, C4<>;
L_000002f091231940 .functor MUXZ 3, L_000002f091231080, L_000002f0912503e8, L_000002f09129fff0, C4<>;
S_000002f091200ce0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002f0912006a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002f09120ee70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f09120eea8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f09120eee0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f09120ef18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f09120ef50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09120ef88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09120efc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09120eff8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09120f030 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09120f068 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09120f0a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09120f0d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09120f110 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09120f148 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09120f180 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09120f1b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09120f1f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09120f228 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09120f260 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09120f298 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09120f2d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09120f308 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09120f340 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09120f378 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09120f3b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002f0912351e0 .functor OR 1, L_000002f09122fbe0, L_000002f091230040, C4<0>, C4<0>;
L_000002f091235b80 .functor OR 1, L_000002f091230ea0, L_000002f0912302c0, C4<0>, C4<0>;
L_000002f091235fe0 .functor AND 1, L_000002f0912351e0, L_000002f091235b80, C4<1>, C4<1>;
L_000002f091236050 .functor NOT 1, L_000002f091235fe0, C4<0>, C4<0>, C4<0>;
L_000002f091235aa0 .functor OR 1, v000002f09122f780_0, L_000002f091236050, C4<0>, C4<0>;
L_000002f091235c60 .functor NOT 1, L_000002f091235aa0, C4<0>, C4<0>, C4<0>;
v000002f09120cea0_0 .net "EX_opcode", 11 0, v000002f091204ab0_0;  alias, 1 drivers
v000002f09120d4e0_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
v000002f09120b6e0_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  alias, 1 drivers
L_000002f0912502c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002f09120da80_0 .net/2u *"_ivl_0", 11 0, L_000002f0912502c8;  1 drivers
L_000002f091250358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002f09120cb80_0 .net/2u *"_ivl_10", 1 0, L_000002f091250358;  1 drivers
v000002f09120bf00_0 .net *"_ivl_12", 0 0, L_000002f091230ea0;  1 drivers
L_000002f0912503a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002f09120d9e0_0 .net/2u *"_ivl_14", 1 0, L_000002f0912503a0;  1 drivers
v000002f09120cfe0_0 .net *"_ivl_16", 0 0, L_000002f0912302c0;  1 drivers
v000002f09120be60_0 .net *"_ivl_19", 0 0, L_000002f091235b80;  1 drivers
v000002f09120baa0_0 .net *"_ivl_2", 0 0, L_000002f09122fbe0;  1 drivers
v000002f09120c0e0_0 .net *"_ivl_21", 0 0, L_000002f091235fe0;  1 drivers
v000002f09120d080_0 .net *"_ivl_22", 0 0, L_000002f091236050;  1 drivers
v000002f09120bc80_0 .net *"_ivl_25", 0 0, L_000002f091235aa0;  1 drivers
L_000002f091250310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002f09120c900_0 .net/2u *"_ivl_4", 11 0, L_000002f091250310;  1 drivers
v000002f09120c400_0 .net *"_ivl_6", 0 0, L_000002f091230040;  1 drivers
v000002f09120d8a0_0 .net *"_ivl_9", 0 0, L_000002f0912351e0;  1 drivers
v000002f09120cd60_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f09120cc20_0 .net "predicted", 0 0, L_000002f091235c60;  alias, 1 drivers
v000002f09120c4a0_0 .var "predicted_to_EX", 0 0;
v000002f09120bb40_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
v000002f09120c540_0 .var "state", 1 0;
E_000002f09117c9a0 .event posedge, v000002f09120cd60_0, v000002f0911f21b0_0;
L_000002f09122fbe0 .cmp/eq 12, v000002f091225e60_0, L_000002f0912502c8;
L_000002f091230040 .cmp/eq 12, v000002f091225e60_0, L_000002f091250310;
L_000002f091230ea0 .cmp/eq 2, v000002f09120c540_0, L_000002f091250358;
L_000002f0912302c0 .cmp/eq 2, v000002f09120c540_0, L_000002f0912503a0;
S_000002f091201000 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002f091201320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002f091219410 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f091219448 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f091219480 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f0912194b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f0912194f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f091219528 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f091219560 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f091219598 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f0912195d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f091219608 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f091219640 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f091219678 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f0912196b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f0912196e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f091219720 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f091219758 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f091219790 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f0912197c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f091219800 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f091219838 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f091219870 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f0912198a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f0912198e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f091219918 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f091219950 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f09120d440_0 .net "EX1_memread", 0 0, v000002f091202fd0_0;  alias, 1 drivers
v000002f09120d120_0 .net "EX1_rd_ind", 4 0, v000002f091202990_0;  alias, 1 drivers
v000002f09120d300_0 .net "EX1_rd_indzero", 0 0, v000002f091203a70_0;  alias, 1 drivers
v000002f09120d760_0 .net "EX2_memread", 0 0, v000002f0912041f0_0;  alias, 1 drivers
v000002f09120d800_0 .net "EX2_rd_ind", 4 0, v000002f091204b50_0;  alias, 1 drivers
v000002f09120db20_0 .net "EX2_rd_indzero", 0 0, v000002f091204bf0_0;  alias, 1 drivers
v000002f09120b5a0_0 .var "ID_EX1_flush", 0 0;
v000002f09120b3c0_0 .var "ID_EX2_flush", 0 0;
v000002f09120b500_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
v000002f09120b960_0 .net "ID_rs1_ind", 4 0, v000002f091227800_0;  alias, 1 drivers
v000002f09120ba00_0 .net "ID_rs2_ind", 4 0, v000002f091227620_0;  alias, 1 drivers
v000002f09120df80_0 .var "IF_ID_Write", 0 0;
v000002f09120dbc0_0 .var "IF_ID_flush", 0 0;
v000002f09120e2a0_0 .var "PC_Write", 0 0;
v000002f09120de40_0 .net "Wrong_prediction", 0 0, L_000002f09129fff0;  alias, 1 drivers
E_000002f09117d620/0 .event anyedge, v000002f0911f9640_0, v000002f091202fd0_0, v000002f091203a70_0, v000002f091203250_0;
E_000002f09117d620/1 .event anyedge, v000002f091202990_0, v000002f091203cf0_0, v000002f091116320_0, v000002f091204bf0_0;
E_000002f09117d620/2 .event anyedge, v000002f0911f30b0_0, v000002f0912020d0_0;
E_000002f09117d620 .event/or E_000002f09117d620/0, E_000002f09117d620/1, E_000002f09117d620/2;
S_000002f091200380 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002f091201320;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002f091219990 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f0912199c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f091219a00 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f091219a38 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f091219a70 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f091219aa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f091219ae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f091219b18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f091219b50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f091219b88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f091219bc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f091219bf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f091219c30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f091219c68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f091219ca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f091219cd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f091219d10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f091219d48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f091219d80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f091219db8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f091219df0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f091219e28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f091219e60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f091219e98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f091219ed0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002f091235cd0 .functor OR 1, L_000002f0912304a0, L_000002f091231e40, C4<0>, C4<0>;
L_000002f091235db0 .functor OR 1, L_000002f091235cd0, L_000002f09122f8c0, C4<0>, C4<0>;
L_000002f091235250 .functor OR 1, L_000002f091235db0, L_000002f091230540, C4<0>, C4<0>;
L_000002f091235f00 .functor OR 1, L_000002f091235250, L_000002f091231120, C4<0>, C4<0>;
L_000002f091235330 .functor OR 1, L_000002f091235f00, L_000002f091231260, C4<0>, C4<0>;
L_000002f0912352c0 .functor OR 1, L_000002f091235330, L_000002f0912305e0, C4<0>, C4<0>;
L_000002f0912356b0 .functor OR 1, L_000002f0912352c0, L_000002f091230680, C4<0>, C4<0>;
L_000002f091236670 .functor OR 1, L_000002f0912356b0, L_000002f091230720, C4<0>, C4<0>;
L_000002f091236280 .functor OR 1, L_000002f091233f60, L_000002f091233ce0, C4<0>, C4<0>;
L_000002f0912353a0 .functor OR 1, L_000002f091236280, L_000002f091234140, C4<0>, C4<0>;
L_000002f091235020 .functor OR 1, L_000002f0912353a0, L_000002f0912343c0, C4<0>, C4<0>;
L_000002f091235790 .functor OR 1, L_000002f091235020, L_000002f0912336a0, C4<0>, C4<0>;
v000002f09120dc60_0 .net "ID_opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
L_000002f091250670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002f09120dd00_0 .net/2u *"_ivl_0", 11 0, L_000002f091250670;  1 drivers
L_000002f091250700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002f09120dda0_0 .net/2u *"_ivl_10", 11 0, L_000002f091250700;  1 drivers
L_000002f091250bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002f09120dee0_0 .net/2u *"_ivl_102", 11 0, L_000002f091250bc8;  1 drivers
L_000002f091250c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002f09120e020_0 .net/2u *"_ivl_106", 11 0, L_000002f091250c10;  1 drivers
v000002f09120e200_0 .net *"_ivl_12", 0 0, L_000002f09122f8c0;  1 drivers
v000002f09120e0c0_0 .net *"_ivl_15", 0 0, L_000002f091235db0;  1 drivers
L_000002f091250748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002f09120e160_0 .net/2u *"_ivl_16", 11 0, L_000002f091250748;  1 drivers
v000002f091207fe0_0 .net *"_ivl_18", 0 0, L_000002f091230540;  1 drivers
v000002f091206500_0 .net *"_ivl_2", 0 0, L_000002f0912304a0;  1 drivers
v000002f0912063c0_0 .net *"_ivl_21", 0 0, L_000002f091235250;  1 drivers
L_000002f091250790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002f091208300_0 .net/2u *"_ivl_22", 11 0, L_000002f091250790;  1 drivers
v000002f091207f40_0 .net *"_ivl_24", 0 0, L_000002f091231120;  1 drivers
v000002f091206460_0 .net *"_ivl_27", 0 0, L_000002f091235f00;  1 drivers
L_000002f0912507d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002f0912066e0_0 .net/2u *"_ivl_28", 11 0, L_000002f0912507d8;  1 drivers
v000002f0912065a0_0 .net *"_ivl_30", 0 0, L_000002f091231260;  1 drivers
v000002f0912079a0_0 .net *"_ivl_33", 0 0, L_000002f091235330;  1 drivers
L_000002f091250820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002f0912075e0_0 .net/2u *"_ivl_34", 11 0, L_000002f091250820;  1 drivers
v000002f091206e60_0 .net *"_ivl_36", 0 0, L_000002f0912305e0;  1 drivers
v000002f091207040_0 .net *"_ivl_39", 0 0, L_000002f0912352c0;  1 drivers
L_000002f0912506b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002f091207400_0 .net/2u *"_ivl_4", 11 0, L_000002f0912506b8;  1 drivers
L_000002f091250868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002f091207360_0 .net/2u *"_ivl_40", 11 0, L_000002f091250868;  1 drivers
v000002f091207a40_0 .net *"_ivl_42", 0 0, L_000002f091230680;  1 drivers
v000002f0912074a0_0 .net *"_ivl_45", 0 0, L_000002f0912356b0;  1 drivers
L_000002f0912508b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002f091206f00_0 .net/2u *"_ivl_46", 11 0, L_000002f0912508b0;  1 drivers
v000002f091206fa0_0 .net *"_ivl_48", 0 0, L_000002f091230720;  1 drivers
L_000002f0912508f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002f0912070e0_0 .net/2u *"_ivl_52", 11 0, L_000002f0912508f8;  1 drivers
L_000002f091250940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002f091207d60_0 .net/2u *"_ivl_56", 11 0, L_000002f091250940;  1 drivers
v000002f091207720_0 .net *"_ivl_6", 0 0, L_000002f091231e40;  1 drivers
L_000002f091250988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002f091208b20_0 .net/2u *"_ivl_60", 11 0, L_000002f091250988;  1 drivers
L_000002f0912509d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002f091207900_0 .net/2u *"_ivl_64", 11 0, L_000002f0912509d0;  1 drivers
L_000002f091250a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002f091207220_0 .net/2u *"_ivl_68", 11 0, L_000002f091250a18;  1 drivers
L_000002f091250a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002f091206a00_0 .net/2u *"_ivl_72", 11 0, L_000002f091250a60;  1 drivers
v000002f091208080_0 .net *"_ivl_74", 0 0, L_000002f091233f60;  1 drivers
L_000002f091250aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002f091207180_0 .net/2u *"_ivl_76", 11 0, L_000002f091250aa8;  1 drivers
v000002f091206c80_0 .net *"_ivl_78", 0 0, L_000002f091233ce0;  1 drivers
v000002f0912072c0_0 .net *"_ivl_81", 0 0, L_000002f091236280;  1 drivers
L_000002f091250af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002f091207540_0 .net/2u *"_ivl_82", 11 0, L_000002f091250af0;  1 drivers
v000002f091206640_0 .net *"_ivl_84", 0 0, L_000002f091234140;  1 drivers
v000002f091208120_0 .net *"_ivl_87", 0 0, L_000002f0912353a0;  1 drivers
L_000002f091250b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002f091206780_0 .net/2u *"_ivl_88", 11 0, L_000002f091250b38;  1 drivers
v000002f0912081c0_0 .net *"_ivl_9", 0 0, L_000002f091235cd0;  1 drivers
v000002f091207860_0 .net *"_ivl_90", 0 0, L_000002f0912343c0;  1 drivers
v000002f091207ae0_0 .net *"_ivl_93", 0 0, L_000002f091235020;  1 drivers
L_000002f091250b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002f091208260_0 .net/2u *"_ivl_94", 11 0, L_000002f091250b80;  1 drivers
v000002f091206820_0 .net *"_ivl_96", 0 0, L_000002f0912336a0;  1 drivers
v000002f0912083a0_0 .net *"_ivl_99", 0 0, L_000002f091235790;  1 drivers
v000002f091208440_0 .net "is_beq", 0 0, L_000002f091230b80;  alias, 1 drivers
v000002f0912068c0_0 .net "is_bne", 0 0, L_000002f091230cc0;  alias, 1 drivers
v000002f0912084e0_0 .net "is_j", 0 0, L_000002f091232980;  alias, 1 drivers
v000002f091206960_0 .net "is_jal", 0 0, L_000002f091233d80;  alias, 1 drivers
v000002f091206aa0_0 .net "is_jr", 0 0, L_000002f091231300;  alias, 1 drivers
v000002f091207b80_0 .net "is_oper2_immed", 0 0, L_000002f091236670;  alias, 1 drivers
v000002f091207680_0 .net "memread", 0 0, L_000002f091233380;  alias, 1 drivers
v000002f091206b40_0 .net "memwrite", 0 0, L_000002f091233560;  alias, 1 drivers
v000002f0912077c0_0 .net "regwrite", 0 0, L_000002f091233740;  alias, 1 drivers
L_000002f0912304a0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250670;
L_000002f091231e40 .cmp/eq 12, v000002f091225e60_0, L_000002f0912506b8;
L_000002f09122f8c0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250700;
L_000002f091230540 .cmp/eq 12, v000002f091225e60_0, L_000002f091250748;
L_000002f091231120 .cmp/eq 12, v000002f091225e60_0, L_000002f091250790;
L_000002f091231260 .cmp/eq 12, v000002f091225e60_0, L_000002f0912507d8;
L_000002f0912305e0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250820;
L_000002f091230680 .cmp/eq 12, v000002f091225e60_0, L_000002f091250868;
L_000002f091230720 .cmp/eq 12, v000002f091225e60_0, L_000002f0912508b0;
L_000002f091230b80 .cmp/eq 12, v000002f091225e60_0, L_000002f0912508f8;
L_000002f091230cc0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250940;
L_000002f091231300 .cmp/eq 12, v000002f091225e60_0, L_000002f091250988;
L_000002f091233d80 .cmp/eq 12, v000002f091225e60_0, L_000002f0912509d0;
L_000002f091232980 .cmp/eq 12, v000002f091225e60_0, L_000002f091250a18;
L_000002f091233f60 .cmp/eq 12, v000002f091225e60_0, L_000002f091250a60;
L_000002f091233ce0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250aa8;
L_000002f091234140 .cmp/eq 12, v000002f091225e60_0, L_000002f091250af0;
L_000002f0912343c0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250b38;
L_000002f0912336a0 .cmp/eq 12, v000002f091225e60_0, L_000002f091250b80;
L_000002f091233740 .reduce/nor L_000002f091235790;
L_000002f091233380 .cmp/eq 12, v000002f091225e60_0, L_000002f091250bc8;
L_000002f091233560 .cmp/eq 12, v000002f091225e60_0, L_000002f091250c10;
S_000002f0911ff890 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002f091201320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002f091219f10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f091219f48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f091219f80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f091219fb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f091219ff0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09121a028 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09121a060 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09121a098 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09121a0d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09121a108 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09121a140 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09121a178 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09121a1b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09121a1e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09121a220 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09121a258 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09121a290 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09121a2c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09121a300 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09121a338 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09121a370 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09121a3a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09121a3e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09121a418 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09121a450 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f091207c20_0 .var "Immed", 31 0;
v000002f091208580_0 .net "Inst", 31 0, v000002f09120a6a0_0;  alias, 1 drivers
v000002f091206d20_0 .net "opcode", 11 0, v000002f091225e60_0;  alias, 1 drivers
E_000002f09117c920 .event anyedge, v000002f0912020d0_0, v000002f091208580_0;
S_000002f091200060 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002f091201320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002f091207ea0_0 .var "Read_data1", 31 0;
v000002f091208620_0 .var "Read_data2", 31 0;
v000002f0912086c0_0 .net "Read_reg1", 4 0, v000002f091227800_0;  alias, 1 drivers
v000002f091208760_0 .net "Read_reg2", 4 0, v000002f091227620_0;  alias, 1 drivers
v000002f0912088a0_0 .net "Write_data", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f091206be0_0 .net "Write_en", 0 0, v000002f0912280c0_0;  alias, 1 drivers
v000002f091208800_0 .net "Write_reg", 4 0, v000002f091229ce0_0;  alias, 1 drivers
v000002f091208940_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f0912089e0_0 .var/i "i", 31 0;
v000002f091208a80 .array "reg_file", 0 31, 31 0;
v000002f091206dc0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117c9e0 .event posedge, v000002f09120cd60_0;
S_000002f091200830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002f091200060;
 .timescale 0 0;
v000002f091207e00_0 .var/i "i", 31 0;
S_000002f091201190 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002f09121a490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f09121a4c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f09121a500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f09121a538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f09121a570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09121a5a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09121a5e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09121a618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09121a650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09121a688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09121a6c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09121a6f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09121a730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09121a768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09121a7a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09121a7d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09121a810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09121a848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09121a880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09121a8b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09121a8f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09121a928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09121a960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09121a998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09121a9d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f09120a6a0_0 .var "ID_INST", 31 0;
v000002f091209340_0 .var "ID_PC", 31 0;
v000002f091225e60_0 .var "ID_opcode", 11 0;
v000002f091225aa0_0 .var "ID_rd_ind", 4 0;
v000002f091227800_0 .var "ID_rs1_ind", 4 0;
v000002f091227620_0 .var "ID_rs2_ind", 4 0;
v000002f091225f00_0 .net "IF_FLUSH", 0 0, v000002f09120dbc0_0;  alias, 1 drivers
v000002f091226400_0 .net "IF_INST", 31 0, L_000002f091236590;  alias, 1 drivers
v000002f0912274e0_0 .net "IF_PC", 31 0, v000002f091226540_0;  alias, 1 drivers
v000002f0912278a0_0 .net "clk", 0 0, L_000002f091236b40;  1 drivers
v000002f0912256e0_0 .net "if_id_Write", 0 0, v000002f09120df80_0;  alias, 1 drivers
v000002f091226ea0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117caa0 .event posedge, v000002f0911f21b0_0, v000002f0912278a0_0;
S_000002f0912014b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002f091227c60_0 .net "EX1_PFC", 31 0, L_000002f091233240;  alias, 1 drivers
v000002f091227da0_0 .net "EX2_PFC", 31 0, v000002f091205230_0;  alias, 1 drivers
v000002f091229e20_0 .net "ID_PFC", 31 0, L_000002f091231a80;  alias, 1 drivers
v000002f091227a80_0 .net "PC_src", 2 0, L_000002f091231940;  alias, 1 drivers
v000002f091228020_0 .net "PC_write", 0 0, v000002f09120e2a0_0;  alias, 1 drivers
L_000002f091250088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002f091228a20_0 .net/2u *"_ivl_0", 31 0, L_000002f091250088;  1 drivers
v000002f091229100_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091227e40_0 .net "inst", 31 0, L_000002f091236590;  alias, 1 drivers
v000002f091228520_0 .net "inst_mem_in", 31 0, v000002f091226540_0;  alias, 1 drivers
v000002f091227f80_0 .net "pc_reg_in", 31 0, L_000002f091236520;  1 drivers
v000002f091228700_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
L_000002f091231f80 .arith/sum 32, v000002f091226540_0, L_000002f091250088;
S_000002f0911ffa20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002f0912014b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002f091236590 .functor BUFZ 32, L_000002f091230a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f091226040_0 .net "Data_Out", 31 0, L_000002f091236590;  alias, 1 drivers
v000002f0912253c0 .array "InstMem", 0 1023, 31 0;
v000002f091226f40_0 .net *"_ivl_0", 31 0, L_000002f091230a40;  1 drivers
v000002f091226720_0 .net *"_ivl_3", 9 0, L_000002f091230180;  1 drivers
v000002f091227440_0 .net *"_ivl_4", 11 0, L_000002f091230900;  1 drivers
L_000002f0912501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f091225be0_0 .net *"_ivl_7", 1 0, L_000002f0912501a8;  1 drivers
v000002f091226fe0_0 .net "addr", 31 0, v000002f091226540_0;  alias, 1 drivers
v000002f0912264a0_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091225280_0 .var/i "i", 31 0;
L_000002f091230a40 .array/port v000002f0912253c0, L_000002f091230900;
L_000002f091230180 .part v000002f091226540_0, 0, 10;
L_000002f091230900 .concat [ 10 2 0 0], L_000002f091230180, L_000002f0912501a8;
S_000002f0911ffd40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002f0912014b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002f09117c8e0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002f0912262c0_0 .net "DataIn", 31 0, L_000002f091236520;  alias, 1 drivers
v000002f091226540_0 .var "DataOut", 31 0;
v000002f091226a40_0 .net "PC_Write", 0 0, v000002f09120e2a0_0;  alias, 1 drivers
v000002f091226360_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091225820_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
S_000002f0911ffed0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002f0912014b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002f09117d6e0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002f0911723a0 .functor NOT 1, L_000002f091231c60, C4<0>, C4<0>, C4<0>;
L_000002f091172410 .functor NOT 1, L_000002f09122faa0, C4<0>, C4<0>, C4<0>;
L_000002f091106200 .functor AND 1, L_000002f0911723a0, L_000002f091172410, C4<1>, C4<1>;
L_000002f0911067b0 .functor NOT 1, L_000002f0912313a0, C4<0>, C4<0>, C4<0>;
L_000002f091106740 .functor AND 1, L_000002f091106200, L_000002f0911067b0, C4<1>, C4<1>;
L_000002f0911065f0 .functor AND 32, L_000002f09122f960, L_000002f091231f80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091235e20 .functor NOT 1, L_000002f0912307c0, C4<0>, C4<0>, C4<0>;
L_000002f091235bf0 .functor NOT 1, L_000002f09122fc80, C4<0>, C4<0>, C4<0>;
L_000002f091236360 .functor AND 1, L_000002f091235e20, L_000002f091235bf0, C4<1>, C4<1>;
L_000002f091236980 .functor AND 1, L_000002f091236360, L_000002f091231da0, C4<1>, C4<1>;
L_000002f091236a60 .functor AND 32, L_000002f091231620, L_000002f091231a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f0912363d0 .functor OR 32, L_000002f0911065f0, L_000002f091236a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f0912366e0 .functor NOT 1, L_000002f0912311c0, C4<0>, C4<0>, C4<0>;
L_000002f091235090 .functor AND 1, L_000002f0912366e0, L_000002f09122fb40, C4<1>, C4<1>;
L_000002f0912360c0 .functor NOT 1, L_000002f09122fdc0, C4<0>, C4<0>, C4<0>;
L_000002f091235100 .functor AND 1, L_000002f091235090, L_000002f0912360c0, C4<1>, C4<1>;
L_000002f091235870 .functor AND 32, L_000002f091230860, v000002f091226540_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091235950 .functor OR 32, L_000002f0912363d0, L_000002f091235870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f091235a30 .functor NOT 1, L_000002f091230d60, C4<0>, C4<0>, C4<0>;
L_000002f091235170 .functor AND 1, L_000002f091235a30, L_000002f0912319e0, C4<1>, C4<1>;
L_000002f0912364b0 .functor AND 1, L_000002f091235170, L_000002f091231ee0, C4<1>, C4<1>;
L_000002f0912362f0 .functor AND 32, L_000002f091231d00, L_000002f091233240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091236750 .functor OR 32, L_000002f091235950, L_000002f0912362f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f091236130 .functor NOT 1, L_000002f091230c20, C4<0>, C4<0>, C4<0>;
L_000002f091235800 .functor AND 1, L_000002f091230e00, L_000002f091236130, C4<1>, C4<1>;
L_000002f091236440 .functor NOT 1, L_000002f0912314e0, C4<0>, C4<0>, C4<0>;
L_000002f0912358e0 .functor AND 1, L_000002f091235800, L_000002f091236440, C4<1>, C4<1>;
L_000002f0912369f0 .functor AND 32, L_000002f0912300e0, v000002f091205230_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f091236520 .functor OR 32, L_000002f091236750, L_000002f0912369f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f091226c20_0 .net *"_ivl_1", 0 0, L_000002f091231c60;  1 drivers
v000002f0912265e0_0 .net *"_ivl_11", 0 0, L_000002f0912313a0;  1 drivers
v000002f0912267c0_0 .net *"_ivl_12", 0 0, L_000002f0911067b0;  1 drivers
v000002f091227300_0 .net *"_ivl_14", 0 0, L_000002f091106740;  1 drivers
v000002f0912273a0_0 .net *"_ivl_16", 31 0, L_000002f09122f960;  1 drivers
v000002f0912260e0_0 .net *"_ivl_18", 31 0, L_000002f0911065f0;  1 drivers
v000002f091225b40_0 .net *"_ivl_2", 0 0, L_000002f0911723a0;  1 drivers
v000002f091226180_0 .net *"_ivl_21", 0 0, L_000002f0912307c0;  1 drivers
v000002f091225780_0 .net *"_ivl_22", 0 0, L_000002f091235e20;  1 drivers
v000002f091227080_0 .net *"_ivl_25", 0 0, L_000002f09122fc80;  1 drivers
v000002f0912276c0_0 .net *"_ivl_26", 0 0, L_000002f091235bf0;  1 drivers
v000002f091226860_0 .net *"_ivl_28", 0 0, L_000002f091236360;  1 drivers
v000002f091226e00_0 .net *"_ivl_31", 0 0, L_000002f091231da0;  1 drivers
v000002f091225c80_0 .net *"_ivl_32", 0 0, L_000002f091236980;  1 drivers
v000002f091227760_0 .net *"_ivl_34", 31 0, L_000002f091231620;  1 drivers
v000002f091226220_0 .net *"_ivl_36", 31 0, L_000002f091236a60;  1 drivers
v000002f091226680_0 .net *"_ivl_38", 31 0, L_000002f0912363d0;  1 drivers
v000002f091226900_0 .net *"_ivl_41", 0 0, L_000002f0912311c0;  1 drivers
v000002f091225dc0_0 .net *"_ivl_42", 0 0, L_000002f0912366e0;  1 drivers
v000002f0912269a0_0 .net *"_ivl_45", 0 0, L_000002f09122fb40;  1 drivers
v000002f091225460_0 .net *"_ivl_46", 0 0, L_000002f091235090;  1 drivers
v000002f0912255a0_0 .net *"_ivl_49", 0 0, L_000002f09122fdc0;  1 drivers
v000002f091226ae0_0 .net *"_ivl_5", 0 0, L_000002f09122faa0;  1 drivers
v000002f091227580_0 .net *"_ivl_50", 0 0, L_000002f0912360c0;  1 drivers
v000002f091225d20_0 .net *"_ivl_52", 0 0, L_000002f091235100;  1 drivers
v000002f091225500_0 .net *"_ivl_54", 31 0, L_000002f091230860;  1 drivers
v000002f091227940_0 .net *"_ivl_56", 31 0, L_000002f091235870;  1 drivers
v000002f091226b80_0 .net *"_ivl_58", 31 0, L_000002f091235950;  1 drivers
v000002f091227120_0 .net *"_ivl_6", 0 0, L_000002f091172410;  1 drivers
v000002f091225960_0 .net *"_ivl_61", 0 0, L_000002f091230d60;  1 drivers
v000002f091226d60_0 .net *"_ivl_62", 0 0, L_000002f091235a30;  1 drivers
v000002f0912271c0_0 .net *"_ivl_65", 0 0, L_000002f0912319e0;  1 drivers
v000002f091226cc0_0 .net *"_ivl_66", 0 0, L_000002f091235170;  1 drivers
v000002f091227260_0 .net *"_ivl_69", 0 0, L_000002f091231ee0;  1 drivers
v000002f0912279e0_0 .net *"_ivl_70", 0 0, L_000002f0912364b0;  1 drivers
v000002f091225320_0 .net *"_ivl_72", 31 0, L_000002f091231d00;  1 drivers
v000002f091225640_0 .net *"_ivl_74", 31 0, L_000002f0912362f0;  1 drivers
v000002f0912258c0_0 .net *"_ivl_76", 31 0, L_000002f091236750;  1 drivers
v000002f091225a00_0 .net *"_ivl_79", 0 0, L_000002f091230e00;  1 drivers
v000002f091228f20_0 .net *"_ivl_8", 0 0, L_000002f091106200;  1 drivers
v000002f091229c40_0 .net *"_ivl_81", 0 0, L_000002f091230c20;  1 drivers
v000002f091229600_0 .net *"_ivl_82", 0 0, L_000002f091236130;  1 drivers
v000002f091228980_0 .net *"_ivl_84", 0 0, L_000002f091235800;  1 drivers
v000002f0912296a0_0 .net *"_ivl_87", 0 0, L_000002f0912314e0;  1 drivers
v000002f091227ee0_0 .net *"_ivl_88", 0 0, L_000002f091236440;  1 drivers
v000002f091228840_0 .net *"_ivl_90", 0 0, L_000002f0912358e0;  1 drivers
v000002f091227d00_0 .net *"_ivl_92", 31 0, L_000002f0912300e0;  1 drivers
v000002f091229060_0 .net *"_ivl_94", 31 0, L_000002f0912369f0;  1 drivers
v000002f091228200_0 .net "ina", 31 0, L_000002f091231f80;  1 drivers
v000002f091229d80_0 .net "inb", 31 0, L_000002f091231a80;  alias, 1 drivers
v000002f091229420_0 .net "inc", 31 0, v000002f091226540_0;  alias, 1 drivers
v000002f091229380_0 .net "ind", 31 0, L_000002f091233240;  alias, 1 drivers
v000002f091227b20_0 .net "ine", 31 0, v000002f091205230_0;  alias, 1 drivers
L_000002f0912500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f091228660_0 .net "inf", 31 0, L_000002f0912500d0;  1 drivers
L_000002f091250118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f0912282a0_0 .net "ing", 31 0, L_000002f091250118;  1 drivers
L_000002f091250160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f09122a000_0 .net "inh", 31 0, L_000002f091250160;  1 drivers
v000002f091229740_0 .net "out", 31 0, L_000002f091236520;  alias, 1 drivers
v000002f091227bc0_0 .net "sel", 2 0, L_000002f091231940;  alias, 1 drivers
L_000002f091231c60 .part L_000002f091231940, 2, 1;
L_000002f09122faa0 .part L_000002f091231940, 1, 1;
L_000002f0912313a0 .part L_000002f091231940, 0, 1;
LS_000002f09122f960_0_0 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_4 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_8 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_12 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_16 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_20 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_24 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_0_28 .concat [ 1 1 1 1], L_000002f091106740, L_000002f091106740, L_000002f091106740, L_000002f091106740;
LS_000002f09122f960_1_0 .concat [ 4 4 4 4], LS_000002f09122f960_0_0, LS_000002f09122f960_0_4, LS_000002f09122f960_0_8, LS_000002f09122f960_0_12;
LS_000002f09122f960_1_4 .concat [ 4 4 4 4], LS_000002f09122f960_0_16, LS_000002f09122f960_0_20, LS_000002f09122f960_0_24, LS_000002f09122f960_0_28;
L_000002f09122f960 .concat [ 16 16 0 0], LS_000002f09122f960_1_0, LS_000002f09122f960_1_4;
L_000002f0912307c0 .part L_000002f091231940, 2, 1;
L_000002f09122fc80 .part L_000002f091231940, 1, 1;
L_000002f091231da0 .part L_000002f091231940, 0, 1;
LS_000002f091231620_0_0 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_4 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_8 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_12 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_16 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_20 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_24 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_0_28 .concat [ 1 1 1 1], L_000002f091236980, L_000002f091236980, L_000002f091236980, L_000002f091236980;
LS_000002f091231620_1_0 .concat [ 4 4 4 4], LS_000002f091231620_0_0, LS_000002f091231620_0_4, LS_000002f091231620_0_8, LS_000002f091231620_0_12;
LS_000002f091231620_1_4 .concat [ 4 4 4 4], LS_000002f091231620_0_16, LS_000002f091231620_0_20, LS_000002f091231620_0_24, LS_000002f091231620_0_28;
L_000002f091231620 .concat [ 16 16 0 0], LS_000002f091231620_1_0, LS_000002f091231620_1_4;
L_000002f0912311c0 .part L_000002f091231940, 2, 1;
L_000002f09122fb40 .part L_000002f091231940, 1, 1;
L_000002f09122fdc0 .part L_000002f091231940, 0, 1;
LS_000002f091230860_0_0 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_4 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_8 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_12 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_16 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_20 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_24 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_0_28 .concat [ 1 1 1 1], L_000002f091235100, L_000002f091235100, L_000002f091235100, L_000002f091235100;
LS_000002f091230860_1_0 .concat [ 4 4 4 4], LS_000002f091230860_0_0, LS_000002f091230860_0_4, LS_000002f091230860_0_8, LS_000002f091230860_0_12;
LS_000002f091230860_1_4 .concat [ 4 4 4 4], LS_000002f091230860_0_16, LS_000002f091230860_0_20, LS_000002f091230860_0_24, LS_000002f091230860_0_28;
L_000002f091230860 .concat [ 16 16 0 0], LS_000002f091230860_1_0, LS_000002f091230860_1_4;
L_000002f091230d60 .part L_000002f091231940, 2, 1;
L_000002f0912319e0 .part L_000002f091231940, 1, 1;
L_000002f091231ee0 .part L_000002f091231940, 0, 1;
LS_000002f091231d00_0_0 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_4 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_8 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_12 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_16 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_20 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_24 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_0_28 .concat [ 1 1 1 1], L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0, L_000002f0912364b0;
LS_000002f091231d00_1_0 .concat [ 4 4 4 4], LS_000002f091231d00_0_0, LS_000002f091231d00_0_4, LS_000002f091231d00_0_8, LS_000002f091231d00_0_12;
LS_000002f091231d00_1_4 .concat [ 4 4 4 4], LS_000002f091231d00_0_16, LS_000002f091231d00_0_20, LS_000002f091231d00_0_24, LS_000002f091231d00_0_28;
L_000002f091231d00 .concat [ 16 16 0 0], LS_000002f091231d00_1_0, LS_000002f091231d00_1_4;
L_000002f091230e00 .part L_000002f091231940, 2, 1;
L_000002f091230c20 .part L_000002f091231940, 1, 1;
L_000002f0912314e0 .part L_000002f091231940, 0, 1;
LS_000002f0912300e0_0_0 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_4 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_8 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_12 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_16 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_20 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_24 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_0_28 .concat [ 1 1 1 1], L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0, L_000002f0912358e0;
LS_000002f0912300e0_1_0 .concat [ 4 4 4 4], LS_000002f0912300e0_0_0, LS_000002f0912300e0_0_4, LS_000002f0912300e0_0_8, LS_000002f0912300e0_0_12;
LS_000002f0912300e0_1_4 .concat [ 4 4 4 4], LS_000002f0912300e0_0_16, LS_000002f0912300e0_0_20, LS_000002f0912300e0_0_24, LS_000002f0912300e0_0_28;
L_000002f0912300e0 .concat [ 16 16 0 0], LS_000002f0912300e0_1_0, LS_000002f0912300e0_1_4;
S_000002f091200510 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002f091229f60_0 .net "Write_Data", 31 0, v000002f0911f24d0_0;  alias, 1 drivers
v000002f0912283e0_0 .net "addr", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f091229a60_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091229920_0 .net "mem_out", 31 0, v000002f091228ac0_0;  alias, 1 drivers
v000002f0912291a0_0 .net "mem_read", 0 0, v000002f0911f3a10_0;  alias, 1 drivers
v000002f091228e80_0 .net "mem_write", 0 0, v000002f0911f3dd0_0;  alias, 1 drivers
S_000002f0912009c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002f091200510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002f0912287a0 .array "DataMem", 1023 0, 31 0;
v000002f091228340_0 .net "Data_In", 31 0, v000002f0911f24d0_0;  alias, 1 drivers
v000002f091228ac0_0 .var "Data_Out", 31 0;
v000002f0912288e0_0 .net "Write_en", 0 0, v000002f0911f3dd0_0;  alias, 1 drivers
v000002f0912297e0_0 .net "addr", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f091229ec0_0 .net "clk", 0 0, L_000002f091170960;  alias, 1 drivers
v000002f091229880_0 .var/i "i", 31 0;
S_000002f091200b50 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002f09122ca40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002f09122ca78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002f09122cab0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002f09122cae8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002f09122cb20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002f09122cb58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002f09122cb90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002f09122cbc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002f09122cc00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002f09122cc38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002f09122cc70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002f09122cca8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002f09122cce0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002f09122cd18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002f09122cd50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002f09122cd88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002f09122cdc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002f09122cdf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002f09122ce30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002f09122ce68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002f09122cea0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002f09122ced8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002f09122cf10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002f09122cf48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002f09122cf80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002f091228160_0 .net "MEM_ALU_OUT", 31 0, v000002f0911f1df0_0;  alias, 1 drivers
v000002f0912292e0_0 .net "MEM_Data_mem_out", 31 0, v000002f091228ac0_0;  alias, 1 drivers
v000002f091228480_0 .net "MEM_memread", 0 0, v000002f0911f3a10_0;  alias, 1 drivers
v000002f091228b60_0 .net "MEM_opcode", 11 0, v000002f0911f2390_0;  alias, 1 drivers
v000002f0912285c0_0 .net "MEM_rd_ind", 4 0, v000002f0911f2430_0;  alias, 1 drivers
v000002f09122a0a0_0 .net "MEM_rd_indzero", 0 0, v000002f0911f3d30_0;  alias, 1 drivers
v000002f09122a140_0 .net "MEM_regwrite", 0 0, v000002f0911f2750_0;  alias, 1 drivers
v000002f091228c00_0 .var "WB_ALU_OUT", 31 0;
v000002f0912299c0_0 .var "WB_Data_mem_out", 31 0;
v000002f091229b00_0 .var "WB_memread", 0 0;
v000002f091229ce0_0 .var "WB_rd_ind", 4 0;
v000002f09122a1e0_0 .var "WB_rd_indzero", 0 0;
v000002f0912280c0_0 .var "WB_regwrite", 0 0;
v000002f091228ca0_0 .net "clk", 0 0, L_000002f0912a0140;  1 drivers
v000002f091228d40_0 .var "hlt", 0 0;
v000002f091228de0_0 .net "rst", 0 0, v000002f09122f780_0;  alias, 1 drivers
E_000002f09117ca20 .event posedge, v000002f0911f21b0_0, v000002f091228ca0_0;
S_000002f0912001f0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000002f090f4d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002f0912a00d0 .functor AND 32, v000002f0912299c0_0, L_000002f0912a6cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f0912a0290 .functor NOT 1, v000002f091229b00_0, C4<0>, C4<0>, C4<0>;
L_000002f0912bc120 .functor AND 32, v000002f091228c00_0, L_000002f0912a5b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002f0912bb470 .functor OR 32, L_000002f0912a00d0, L_000002f0912bc120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f091228fc0_0 .net "Write_Data_RegFile", 31 0, L_000002f0912bb470;  alias, 1 drivers
v000002f091229240_0 .net *"_ivl_0", 31 0, L_000002f0912a6cd0;  1 drivers
v000002f0912294c0_0 .net *"_ivl_2", 31 0, L_000002f0912a00d0;  1 drivers
v000002f091229560_0 .net *"_ivl_4", 0 0, L_000002f0912a0290;  1 drivers
v000002f091229ba0_0 .net *"_ivl_6", 31 0, L_000002f0912a5b50;  1 drivers
v000002f09122a640_0 .net *"_ivl_8", 31 0, L_000002f0912bc120;  1 drivers
v000002f09122a3c0_0 .net "alu_out", 31 0, v000002f091228c00_0;  alias, 1 drivers
v000002f09122a960_0 .net "mem_out", 31 0, v000002f0912299c0_0;  alias, 1 drivers
v000002f09122a5a0_0 .net "mem_read", 0 0, v000002f091229b00_0;  alias, 1 drivers
LS_000002f0912a6cd0_0_0 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_4 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_8 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_12 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_16 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_20 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_24 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_0_28 .concat [ 1 1 1 1], v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0, v000002f091229b00_0;
LS_000002f0912a6cd0_1_0 .concat [ 4 4 4 4], LS_000002f0912a6cd0_0_0, LS_000002f0912a6cd0_0_4, LS_000002f0912a6cd0_0_8, LS_000002f0912a6cd0_0_12;
LS_000002f0912a6cd0_1_4 .concat [ 4 4 4 4], LS_000002f0912a6cd0_0_16, LS_000002f0912a6cd0_0_20, LS_000002f0912a6cd0_0_24, LS_000002f0912a6cd0_0_28;
L_000002f0912a6cd0 .concat [ 16 16 0 0], LS_000002f0912a6cd0_1_0, LS_000002f0912a6cd0_1_4;
LS_000002f0912a5b50_0_0 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_4 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_8 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_12 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_16 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_20 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_24 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_0_28 .concat [ 1 1 1 1], L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290, L_000002f0912a0290;
LS_000002f0912a5b50_1_0 .concat [ 4 4 4 4], LS_000002f0912a5b50_0_0, LS_000002f0912a5b50_0_4, LS_000002f0912a5b50_0_8, LS_000002f0912a5b50_0_12;
LS_000002f0912a5b50_1_4 .concat [ 4 4 4 4], LS_000002f0912a5b50_0_16, LS_000002f0912a5b50_0_20, LS_000002f0912a5b50_0_24, LS_000002f0912a5b50_0_28;
L_000002f0912a5b50 .concat [ 16 16 0 0], LS_000002f0912a5b50_1_0, LS_000002f0912a5b50_1_4;
    .scope S_000002f0911ffd40;
T_0 ;
    %wait E_000002f09117c9a0;
    %load/vec4 v000002f091225820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002f091226540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002f091226a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002f0912262c0_0;
    %assign/vec4 v000002f091226540_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002f0911ffa20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f091225280_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002f091225280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f091225280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %load/vec4 v000002f091225280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f091225280_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912253c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002f091201190;
T_2 ;
    %wait E_000002f09117caa0;
    %load/vec4 v000002f091226ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002f091209340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f09120a6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091225aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091227620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091227800_0, 0;
    %assign/vec4 v000002f091225e60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002f0912256e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002f091225f00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002f091209340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f09120a6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091225aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091227620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091227800_0, 0;
    %assign/vec4 v000002f091225e60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002f0912256e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002f091226400_0;
    %assign/vec4 v000002f09120a6a0_0, 0;
    %load/vec4 v000002f0912274e0_0;
    %assign/vec4 v000002f091209340_0, 0;
    %load/vec4 v000002f091226400_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002f091227620_0, 0;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002f091225e60_0, 4, 5;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002f091225e60_0, 4, 5;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002f091226400_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002f091226400_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002f091227800_0, 0;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002f091226400_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002f091225aa0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002f091226400_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002f091225aa0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002f091226400_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002f091225aa0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002f091200060;
T_3 ;
    %wait E_000002f09117c9a0;
    %load/vec4 v000002f091206dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f0912089e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002f0912089e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f0912089e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f091208a80, 0, 4;
    %load/vec4 v000002f0912089e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f0912089e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002f091208800_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002f091206be0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002f0912088a0_0;
    %load/vec4 v000002f091208800_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f091208a80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f091208a80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002f091200060;
T_4 ;
    %wait E_000002f09117c9e0;
    %load/vec4 v000002f091208800_0;
    %load/vec4 v000002f0912086c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002f091208800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002f091206be0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002f0912088a0_0;
    %assign/vec4 v000002f091207ea0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002f0912086c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002f091208a80, 4;
    %assign/vec4 v000002f091207ea0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002f091200060;
T_5 ;
    %wait E_000002f09117c9e0;
    %load/vec4 v000002f091208800_0;
    %load/vec4 v000002f091208760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002f091208800_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002f091206be0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002f0912088a0_0;
    %assign/vec4 v000002f091208620_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002f091208760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002f091208a80, 4;
    %assign/vec4 v000002f091208620_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002f091200060;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002f091200830;
    %jmp t_0;
    .scope S_000002f091200830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f091207e00_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002f091207e00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002f091207e00_0;
    %ix/getv/s 4, v000002f091207e00_0;
    %load/vec4a v000002f091208a80, 4;
    %ix/getv/s 4, v000002f091207e00_0;
    %load/vec4a v000002f091208a80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002f091207e00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f091207e00_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002f091200060;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002f0911ff890;
T_7 ;
    %wait E_000002f09117c920;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f091207c20_0, 0, 32;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002f091208580_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002f091207c20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002f091208580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002f091207c20_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f091206d20_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000002f091208580_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002f091208580_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002f091207c20_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002f091200ce0;
T_8 ;
    %wait E_000002f09117c9a0;
    %load/vec4 v000002f09120bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002f09120cea0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002f09120cea0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002f09120c540_0;
    %load/vec4 v000002f09120b6e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002f09120c540_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002f091200ce0;
T_9 ;
    %wait E_000002f09117c9a0;
    %load/vec4 v000002f09120bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120c4a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002f09120cc20_0;
    %assign/vec4 v000002f09120c4a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002f091201000;
T_10 ;
    %wait E_000002f09117d620;
    %load/vec4 v000002f09120de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120b5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120b3c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002f09120d440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002f09120d300_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002f09120b960_0;
    %load/vec4 v000002f09120d120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002f09120ba00_0;
    %load/vec4 v000002f09120d120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002f09120d760_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002f09120db20_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002f09120b960_0;
    %load/vec4 v000002f09120d800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002f09120ba00_0;
    %load/vec4 v000002f09120d800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120dbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120b3c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002f09120b500_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120df80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120b3c0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002f09120df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120dbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f09120b3c0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002f0911ffbb0;
T_11 ;
    %wait E_000002f09117d5a0;
    %load/vec4 v000002f0912022b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002f091203a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091203750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091203430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091201f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912039d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0912036b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0912034d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091203110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091202990_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f0912028f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f0912027b0_0, 0;
    %assign/vec4 v000002f091203d90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002f091201e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002f0912020d0_0;
    %assign/vec4 v000002f091203d90_0, 0;
    %load/vec4 v000002f091203250_0;
    %assign/vec4 v000002f0912027b0_0, 0;
    %load/vec4 v000002f091203cf0_0;
    %assign/vec4 v000002f0912028f0_0, 0;
    %load/vec4 v000002f091202210_0;
    %assign/vec4 v000002f091202990_0, 0;
    %load/vec4 v000002f091202c10_0;
    %assign/vec4 v000002f091203110_0, 0;
    %load/vec4 v000002f0912025d0_0;
    %assign/vec4 v000002f0912034d0_0, 0;
    %load/vec4 v000002f091203c50_0;
    %assign/vec4 v000002f0912036b0_0, 0;
    %load/vec4 v000002f091203070_0;
    %assign/vec4 v000002f091202170_0, 0;
    %load/vec4 v000002f091202f30_0;
    %assign/vec4 v000002f091202fd0_0, 0;
    %load/vec4 v000002f091203b10_0;
    %assign/vec4 v000002f0912039d0_0, 0;
    %load/vec4 v000002f091201b30_0;
    %assign/vec4 v000002f091201f90_0, 0;
    %load/vec4 v000002f091201ef0_0;
    %assign/vec4 v000002f091202d50_0, 0;
    %load/vec4 v000002f091202cb0_0;
    %assign/vec4 v000002f091202530_0, 0;
    %load/vec4 v000002f091203bb0_0;
    %assign/vec4 v000002f091202030_0, 0;
    %load/vec4 v000002f0912031b0_0;
    %assign/vec4 v000002f091202490_0, 0;
    %load/vec4 v000002f0912032f0_0;
    %assign/vec4 v000002f091203430_0, 0;
    %load/vec4 v000002f091203610_0;
    %assign/vec4 v000002f091203750_0, 0;
    %load/vec4 v000002f091201c70_0;
    %assign/vec4 v000002f091204010_0, 0;
    %load/vec4 v000002f091202a30_0;
    %assign/vec4 v000002f091203a70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002f091203a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204010_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091203750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091203430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202530_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091201f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912039d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091202170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0912036b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0912034d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091203110_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091202990_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f0912028f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f0912027b0_0, 0;
    %assign/vec4 v000002f091203d90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002f091201640;
T_12 ;
    %wait E_000002f09117ce20;
    %load/vec4 v000002f09120d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002f091204bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091205230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912054b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912045b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091205370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912048d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912041f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091205410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204dd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002f091204ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204150_0, 0;
    %assign/vec4 v000002f091204c90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002f09120bfa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002f0912023f0_0;
    %assign/vec4 v000002f091204c90_0, 0;
    %load/vec4 v000002f091202710_0;
    %assign/vec4 v000002f091204150_0, 0;
    %load/vec4 v000002f091204a10_0;
    %assign/vec4 v000002f091204ab0_0, 0;
    %load/vec4 v000002f0912050f0_0;
    %assign/vec4 v000002f091204dd0_0, 0;
    %load/vec4 v000002f0912040b0_0;
    %assign/vec4 v000002f091204f10_0, 0;
    %load/vec4 v000002f091205050_0;
    %assign/vec4 v000002f091204b50_0, 0;
    %load/vec4 v000002f091203390_0;
    %assign/vec4 v000002f091205410_0, 0;
    %load/vec4 v000002f0912043d0_0;
    %assign/vec4 v000002f091204e70_0, 0;
    %load/vec4 v000002f091205190_0;
    %assign/vec4 v000002f091204fb0_0, 0;
    %load/vec4 v000002f091205730_0;
    %assign/vec4 v000002f091204d30_0, 0;
    %load/vec4 v000002f091205550_0;
    %assign/vec4 v000002f0912041f0_0, 0;
    %load/vec4 v000002f091204510_0;
    %assign/vec4 v000002f0912048d0_0, 0;
    %load/vec4 v000002f091205690_0;
    %assign/vec4 v000002f091204970_0, 0;
    %load/vec4 v000002f0912055f0_0;
    %assign/vec4 v000002f091204650_0, 0;
    %load/vec4 v000002f091204830_0;
    %assign/vec4 v000002f091205370_0, 0;
    %load/vec4 v000002f091204330_0;
    %assign/vec4 v000002f091204470_0, 0;
    %load/vec4 v000002f0912046f0_0;
    %assign/vec4 v000002f0912045b0_0, 0;
    %load/vec4 v000002f0912052d0_0;
    %assign/vec4 v000002f0912054b0_0, 0;
    %load/vec4 v000002f091203890_0;
    %assign/vec4 v000002f091204290_0, 0;
    %load/vec4 v000002f0912037f0_0;
    %assign/vec4 v000002f091205230_0, 0;
    %load/vec4 v000002f091204790_0;
    %assign/vec4 v000002f091204bf0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002f091204bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091205230_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204290_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912054b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912045b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204470_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091205370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912048d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912041f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091204d30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204e70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091205410_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091204dd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002f091204ab0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f091204150_0, 0;
    %assign/vec4 v000002f091204c90_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002f090fb8390;
T_13 ;
    %wait E_000002f09117d220;
    %load/vec4 v000002f0911f8100_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002f0911f8060_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002f090fb8200;
T_14 ;
    %wait E_000002f09117cba0;
    %load/vec4 v000002f0911f7c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002f0911f7b60_0;
    %pad/u 33;
    %load/vec4 v000002f0911f7200_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002f0911f7200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002f0911f73e0_0;
    %load/vec4 v000002f0911f7200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002f0911f7b60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002f0911f7200_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002f0911f7200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %load/vec4 v000002f0911f7b60_0;
    %ix/getv 4, v000002f0911f7200_0;
    %shiftl 4;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002f0911f7200_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002f0911f73e0_0;
    %load/vec4 v000002f0911f7200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002f0911f7b60_0;
    %load/vec4 v000002f0911f7200_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002f0911f7200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %load/vec4 v000002f0911f7b60_0;
    %ix/getv 4, v000002f0911f7200_0;
    %shiftr 4;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %load/vec4 v000002f0911f7b60_0;
    %load/vec4 v000002f0911f7200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002f0911f73e0_0, 0;
    %load/vec4 v000002f0911f7200_0;
    %load/vec4 v000002f0911f7b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002f0911f7fc0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002f090fb9aa0;
T_15 ;
    %wait E_000002f09117d2a0;
    %load/vec4 v000002f0911f21b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002f0911f3d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0911f2750_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0911f3dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0911f3a10_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002f0911f2390_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f0911f2430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0911f24d0_0, 0;
    %assign/vec4 v000002f0911f1df0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002f091116000_0;
    %assign/vec4 v000002f0911f1df0_0, 0;
    %load/vec4 v000002f0911f1cb0_0;
    %assign/vec4 v000002f0911f24d0_0, 0;
    %load/vec4 v000002f0911f30b0_0;
    %assign/vec4 v000002f0911f2430_0, 0;
    %load/vec4 v000002f091100020_0;
    %assign/vec4 v000002f0911f2390_0, 0;
    %load/vec4 v000002f091116320_0;
    %assign/vec4 v000002f0911f3a10_0, 0;
    %load/vec4 v000002f0910ff940_0;
    %assign/vec4 v000002f0911f3dd0_0, 0;
    %load/vec4 v000002f0911f4230_0;
    %assign/vec4 v000002f0911f2750_0, 0;
    %load/vec4 v000002f0911f40f0_0;
    %assign/vec4 v000002f0911f3d30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002f0912009c0;
T_16 ;
    %wait E_000002f09117c9e0;
    %load/vec4 v000002f0912288e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002f091228340_0;
    %load/vec4 v000002f0912297e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002f0912009c0;
T_17 ;
    %wait E_000002f09117c9e0;
    %load/vec4 v000002f0912297e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002f0912287a0, 4;
    %assign/vec4 v000002f091228ac0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002f0912009c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f091229880_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002f091229880_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002f091229880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %load/vec4 v000002f091229880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f091229880_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f0912287a0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002f0912009c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f091229880_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002f091229880_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002f091229880_0;
    %load/vec4a v000002f0912287a0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002f091229880_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002f091229880_0;
    %addi 1, 0, 32;
    %store/vec4 v000002f091229880_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002f091200b50;
T_20 ;
    %wait E_000002f09117ca20;
    %load/vec4 v000002f091228de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002f09122a1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091228d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f0912280c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002f091229b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002f091229ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002f0912299c0_0, 0;
    %assign/vec4 v000002f091228c00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002f091228160_0;
    %assign/vec4 v000002f091228c00_0, 0;
    %load/vec4 v000002f0912292e0_0;
    %assign/vec4 v000002f0912299c0_0, 0;
    %load/vec4 v000002f091228480_0;
    %assign/vec4 v000002f091229b00_0, 0;
    %load/vec4 v000002f0912285c0_0;
    %assign/vec4 v000002f091229ce0_0, 0;
    %load/vec4 v000002f09122a140_0;
    %assign/vec4 v000002f0912280c0_0, 0;
    %load/vec4 v000002f09122a0a0_0;
    %assign/vec4 v000002f09122a1e0_0, 0;
    %load/vec4 v000002f091228b60_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002f091228d40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002f090f4d800;
T_21 ;
    %wait E_000002f09117cb60;
    %load/vec4 v000002f09122da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002f09122dd40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002f09122dd40_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002f09122dd40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002f090fc9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f09122f640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f09122f780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002f090fc9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002f09122f640_0;
    %inv;
    %assign/vec4 v000002f09122f640_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002f090fc9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f09122f780_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f09122f780_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002f09122e100_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
