
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "ntt_flat:core:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2 -attr oid 1 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/clk}
load port {ensig.cgo_iro} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3 -attr oid 2 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo_iro}
load port {ensig.cgo_iro#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-4 -attr oid 3 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo_iro#1}
load portBus INNER_LOOP:tf:mul:cmp.z(9:0) input 10 {INNER_LOOP:tf:mul:cmp.z(9)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-5 -attr oid 4 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load portBus INNER_LOOP:idx1:mul:cmp.z(12:0) input 13 {INNER_LOOP:idx1:mul:cmp.z(12)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-6 -attr oid 5 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-7 -attr oid 6 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/core.wen}
load port {ensig.cgo} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-8 -attr oid 7 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo}
load port {mult:z_:mul:cmp.en} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-9 -attr oid 8 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:mul:cmp.en}
load port {ensig.cgo#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-10 -attr oid 9 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo#1}
load port {mult:z:mul:cmp.en} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-11 -attr oid 10 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:mul:cmp.en}
load portBus INNER_LOOP:tf:mul:cmp.z.oreg(9:0) output 10 {INNER_LOOP:tf:mul:cmp.z.oreg(9)} {INNER_LOOP:tf:mul:cmp.z.oreg(8)} {INNER_LOOP:tf:mul:cmp.z.oreg(7)} {INNER_LOOP:tf:mul:cmp.z.oreg(6)} {INNER_LOOP:tf:mul:cmp.z.oreg(5)} {INNER_LOOP:tf:mul:cmp.z.oreg(4)} {INNER_LOOP:tf:mul:cmp.z.oreg(3)} {INNER_LOOP:tf:mul:cmp.z.oreg(2)} {INNER_LOOP:tf:mul:cmp.z.oreg(1)} {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-12 -attr oid 11 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load portBus INNER_LOOP:idx1:mul:cmp.z.oreg(12:0) output 13 {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-13 -attr oid 12 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(13,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 -attr oid 13 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-15 -attr oid 14 -attr vt d
load net {ensig.cgo_iro} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-16 -attr oid 15 -attr vt d
load net {ensig.cgo_iro} -port {ensig.cgo_iro} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-17 -attr oid 16 -attr vt d
load net {ensig.cgo_iro#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-18 -attr oid 17 -attr vt d
load net {ensig.cgo_iro#1} -port {ensig.cgo_iro#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-19 -attr oid 18 -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z} 10 {INNER_LOOP:tf:mul:cmp.z(0)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-20 -attr oid 19 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -port {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(1)} -port {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(2)} -port {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(3)} -port {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(4)} -port {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(5)} -port {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(6)} -port {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(7)} -port {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(8)} -port {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(9)} -port {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z} 10 {INNER_LOOP:tf:mul:cmp.z(0)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-21 -attr oid 20 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z} 13 {INNER_LOOP:idx1:mul:cmp.z(0)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-22 -attr oid 21 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -port {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -port {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -port {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -port {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -port {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -port {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -port {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -port {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -port {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -port {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -port {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -port {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -port {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z} 13 {INNER_LOOP:idx1:mul:cmp.z(0)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-23 -attr oid 22 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-24 -attr oid 23 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-25 -attr oid 24 -attr vt d
load net {ensig.cgo} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-26 -attr oid 25 -attr vt d
load net {ensig.cgo} -port {ensig.cgo} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-27 -attr oid 26 -attr vt d
load net {mult:z_:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-28 -attr oid 27 -attr vt d
load net {mult:z_:mul:cmp.en} -port {mult:z_:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-29 -attr oid 28 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:mul:cmp.en}
load net {ensig.cgo#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-30 -attr oid 29 -attr vt d
load net {ensig.cgo#1} -port {ensig.cgo#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-31 -attr oid 30 -attr vt d
load net {mult:z:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-32 -attr oid 31 -attr vt d
load net {mult:z:mul:cmp.en} -port {mult:z:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-33 -attr oid 32 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:mul:cmp.en}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z.oreg} 10 {INNER_LOOP:tf:mul:cmp.z.oreg(0)} {INNER_LOOP:tf:mul:cmp.z.oreg(1)} {INNER_LOOP:tf:mul:cmp.z.oreg(2)} {INNER_LOOP:tf:mul:cmp.z.oreg(3)} {INNER_LOOP:tf:mul:cmp.z.oreg(4)} {INNER_LOOP:tf:mul:cmp.z.oreg(5)} {INNER_LOOP:tf:mul:cmp.z.oreg(6)} {INNER_LOOP:tf:mul:cmp.z.oreg(7)} {INNER_LOOP:tf:mul:cmp.z.oreg(8)} {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-34 -attr oid 33 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -port {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z.oreg} 13 {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-35 -attr oid 34 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -port {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load inst "mult:z_:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-36 -attr oid 35 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {ensig.cgo} -pin  "mult:z_:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo}
load net {ensig.cgo_iro} -pin  "mult:z_:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo_iro}
load net {mult:z_:or.itm} -pin  "mult:z_:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:or.itm}
load inst "mult:z_:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-37 -attr oid 36 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "mult:z_:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/core.wen}
load net {mult:z_:or.itm} -pin  "mult:z_:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:or.itm}
load net {mult:z_:mul:cmp.en} -pin  "mult:z_:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z_:mul:cmp.en}
load inst "mult:z:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-38 -attr oid 37 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {ensig.cgo#1} -pin  "mult:z:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo#1}
load net {ensig.cgo_iro#1} -pin  "mult:z:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/ensig.cgo_iro#1}
load net {mult:z:or.itm} -pin  "mult:z:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:or.itm}
load inst "mult:z:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-39 -attr oid 38 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "mult:z:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/core.wen}
load net {mult:z:or.itm} -pin  "mult:z:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:or.itm}
load net {mult:z:mul:cmp.en} -pin  "mult:z:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/mult:z:mul:cmp.en}
load inst "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-40 -attr oid 39 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {INNER_LOOP:tf:mul:cmp.z(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z}
load net {clk} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-41 -attr oid 40 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/core.wen}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.z.oreg)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z.oreg}
load inst "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" "reg(13,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-42 -attr oid 41 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(13,0,0,0,0,1,1)"
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {D(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z}
load net {clk} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-43 -attr oid 42 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/core.wen}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.z.oreg)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg}
### END MODULE 

module new "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-44 -attr oid 43 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-45 -attr oid 44 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load port {vec:rsci.biwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-46 -attr oid 45 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load port {vec:rsci.bdwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-47 -attr oid 46 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load port {vec:rsci.bcwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-48 -attr oid 47 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load port {vec:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-49 -attr oid 48 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_re.core.sct}
load port {vec:rsci.s_rrdy} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-50 -attr oid 49 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-51 -attr oid 50 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-52 -attr oid 51 -attr vt d
load net {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-53 -attr oid 52 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-54 -attr oid 53 -attr vt d
load net {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-55 -attr oid 54 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-56 -attr oid 55 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load net {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-57 -attr oid 56 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-58 -attr oid 57 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-59 -attr oid 58 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-60 -attr oid 59 -attr vt d
load net {vec:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-61 -attr oid 60 -attr vt d
load net {vec:rsci.ogwt} -port {vec:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-62 -attr oid 61 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_re.core.sct}
load net {vec:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-63 -attr oid 62 -attr vt d
load net {vec:rsci.s_rrdy} -port {vec:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-64 -attr oid 63 -attr vt d
load inst "for:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-65 -attr oid 64 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "for:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {core.wen} -pin  "for:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/core.wen}
load net {vec:rsci.bdwt} -pin  "for:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bdwt}
load inst "for:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-66 -attr oid 65 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {vec:rsci.ogwt} -pin  "for:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
load net {vec:rsci.s_rrdy} -pin  "for:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.s_rrdy}
load net {vec:rsci.biwt} -pin  "for:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.biwt}
load inst "for:not#1" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-67 -attr oid 66 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {vec:rsci.bcwt} -pin  "for:not#1" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.bcwt}
load net {for:not#1.itm} -pin  "for:not#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:not#1.itm}
load inst "for:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-68 -attr oid 67 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {vec:rsci.oswt} -pin  "for:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.oswt}
load net {for:not#1.itm} -pin  "for:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/for:not#1.itm}
load net {vec:rsci.ogwt} -pin  "for:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl/vec:rsci.ogwt}
### END MODULE 

module new "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-69 -attr oid 68 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-70 -attr oid 69 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-71 -attr oid 70 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-72 -attr oid 71 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-73 -attr oid 72 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load portBus vec:rsci.s_din.mxwt(31:0) output 32 {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-74 -attr oid 73 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load port {vec:rsci.biwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-75 -attr oid 74 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load port {vec:rsci.bdwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-76 -attr oid 75 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load port {vec:rsci.bcwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-77 -attr oid 76 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load portBus vec:rsci.s_raddr(9:0) output 10 {vec:rsci.s_raddr(9)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-78 -attr oid 77 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load port {vec:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-79 -attr oid 78 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core.sct}
load portBus vec:rsci.s_din(31:0) input 32 {vec:rsci.s_din(31)} {vec:rsci.s_din(30)} {vec:rsci.s_din(29)} {vec:rsci.s_din(28)} {vec:rsci.s_din(27)} {vec:rsci.s_din(26)} {vec:rsci.s_din(25)} {vec:rsci.s_din(24)} {vec:rsci.s_din(23)} {vec:rsci.s_din(22)} {vec:rsci.s_din(21)} {vec:rsci.s_din(20)} {vec:rsci.s_din(19)} {vec:rsci.s_din(18)} {vec:rsci.s_din(17)} {vec:rsci.s_din(16)} {vec:rsci.s_din(15)} {vec:rsci.s_din(14)} {vec:rsci.s_din(13)} {vec:rsci.s_din(12)} {vec:rsci.s_din(11)} {vec:rsci.s_din(10)} {vec:rsci.s_din(9)} {vec:rsci.s_din(8)} {vec:rsci.s_din(7)} {vec:rsci.s_din(6)} {vec:rsci.s_din(5)} {vec:rsci.s_din(4)} {vec:rsci.s_din(3)} {vec:rsci.s_din(2)} {vec:rsci.s_din(1)} {vec:rsci.s_din(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-80 -attr oid 79 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {vec:rsci.s_din.bfwt(0)} -attr vt d
load net {vec:rsci.s_din.bfwt(1)} -attr vt d
load net {vec:rsci.s_din.bfwt(2)} -attr vt d
load net {vec:rsci.s_din.bfwt(3)} -attr vt d
load net {vec:rsci.s_din.bfwt(4)} -attr vt d
load net {vec:rsci.s_din.bfwt(5)} -attr vt d
load net {vec:rsci.s_din.bfwt(6)} -attr vt d
load net {vec:rsci.s_din.bfwt(7)} -attr vt d
load net {vec:rsci.s_din.bfwt(8)} -attr vt d
load net {vec:rsci.s_din.bfwt(9)} -attr vt d
load net {vec:rsci.s_din.bfwt(10)} -attr vt d
load net {vec:rsci.s_din.bfwt(11)} -attr vt d
load net {vec:rsci.s_din.bfwt(12)} -attr vt d
load net {vec:rsci.s_din.bfwt(13)} -attr vt d
load net {vec:rsci.s_din.bfwt(14)} -attr vt d
load net {vec:rsci.s_din.bfwt(15)} -attr vt d
load net {vec:rsci.s_din.bfwt(16)} -attr vt d
load net {vec:rsci.s_din.bfwt(17)} -attr vt d
load net {vec:rsci.s_din.bfwt(18)} -attr vt d
load net {vec:rsci.s_din.bfwt(19)} -attr vt d
load net {vec:rsci.s_din.bfwt(20)} -attr vt d
load net {vec:rsci.s_din.bfwt(21)} -attr vt d
load net {vec:rsci.s_din.bfwt(22)} -attr vt d
load net {vec:rsci.s_din.bfwt(23)} -attr vt d
load net {vec:rsci.s_din.bfwt(24)} -attr vt d
load net {vec:rsci.s_din.bfwt(25)} -attr vt d
load net {vec:rsci.s_din.bfwt(26)} -attr vt d
load net {vec:rsci.s_din.bfwt(27)} -attr vt d
load net {vec:rsci.s_din.bfwt(28)} -attr vt d
load net {vec:rsci.s_din.bfwt(29)} -attr vt d
load net {vec:rsci.s_din.bfwt(30)} -attr vt d
load net {vec:rsci.s_din.bfwt(31)} -attr vt d
load netBundle {vec:rsci.s_din.bfwt} 32 {vec:rsci.s_din.bfwt(0)} {vec:rsci.s_din.bfwt(1)} {vec:rsci.s_din.bfwt(2)} {vec:rsci.s_din.bfwt(3)} {vec:rsci.s_din.bfwt(4)} {vec:rsci.s_din.bfwt(5)} {vec:rsci.s_din.bfwt(6)} {vec:rsci.s_din.bfwt(7)} {vec:rsci.s_din.bfwt(8)} {vec:rsci.s_din.bfwt(9)} {vec:rsci.s_din.bfwt(10)} {vec:rsci.s_din.bfwt(11)} {vec:rsci.s_din.bfwt(12)} {vec:rsci.s_din.bfwt(13)} {vec:rsci.s_din.bfwt(14)} {vec:rsci.s_din.bfwt(15)} {vec:rsci.s_din.bfwt(16)} {vec:rsci.s_din.bfwt(17)} {vec:rsci.s_din.bfwt(18)} {vec:rsci.s_din.bfwt(19)} {vec:rsci.s_din.bfwt(20)} {vec:rsci.s_din.bfwt(21)} {vec:rsci.s_din.bfwt(22)} {vec:rsci.s_din.bfwt(23)} {vec:rsci.s_din.bfwt(24)} {vec:rsci.s_din.bfwt(25)} {vec:rsci.s_din.bfwt(26)} {vec:rsci.s_din.bfwt(27)} {vec:rsci.s_din.bfwt(28)} {vec:rsci.s_din.bfwt(29)} {vec:rsci.s_din.bfwt(30)} {vec:rsci.s_din.bfwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-81 -attr oid 80 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {for:exs.itm(0)} -attr vt d
load net {for:exs.itm(1)} -attr vt d
load net {for:exs.itm(2)} -attr vt d
load net {for:exs.itm(3)} -attr vt d
load net {for:exs.itm(4)} -attr vt d
load net {for:exs.itm(5)} -attr vt d
load net {for:exs.itm(6)} -attr vt d
load net {for:exs.itm(7)} -attr vt d
load net {for:exs.itm(8)} -attr vt d
load net {for:exs.itm(9)} -attr vt d
load netBundle {for:exs.itm} 10 {for:exs.itm(0)} {for:exs.itm(1)} {for:exs.itm(2)} {for:exs.itm(3)} {for:exs.itm(4)} {for:exs.itm(5)} {for:exs.itm(6)} {for:exs.itm(7)} {for:exs.itm(8)} {for:exs.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-82 -attr oid 81 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-83 -attr oid 82 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-84 -attr oid 83 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-85 -attr oid 84 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-86 -attr oid 85 -attr vt d
load net {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-87 -attr oid 86 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-88 -attr oid 87 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-89 -attr oid 88 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-90 -attr oid 89 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-91 -attr oid 90 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(0)} -port {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -port {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -port {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -port {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -port {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -port {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -port {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -port {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -port {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -port {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-92 -attr oid 91 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 32 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-93 -attr oid 92 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(0)} -port {vec:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -port {vec:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -port {vec:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -port {vec:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -port {vec:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -port {vec:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -port {vec:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -port {vec:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -port {vec:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -port {vec:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -port {vec:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -port {vec:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -port {vec:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -port {vec:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -port {vec:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -port {vec:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -port {vec:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -port {vec:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -port {vec:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -port {vec:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -port {vec:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -port {vec:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -port {vec:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -port {vec:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -port {vec:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -port {vec:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -port {vec:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -port {vec:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -port {vec:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -port {vec:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -port {vec:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -port {vec:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-94 -attr oid 93 -attr vt d
load net {vec:rsci.biwt} -port {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-95 -attr oid 94 -attr vt d
load net {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-96 -attr oid 95 -attr vt d
load net {vec:rsci.bdwt} -port {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-97 -attr oid 96 -attr vt d
load net {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-98 -attr oid 97 -attr vt d
load net {vec:rsci.bcwt} -port {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-99 -attr oid 98 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.s_raddr(0)} -attr vt d
load net {vec:rsci.s_raddr(1)} -attr vt d
load net {vec:rsci.s_raddr(2)} -attr vt d
load net {vec:rsci.s_raddr(3)} -attr vt d
load net {vec:rsci.s_raddr(4)} -attr vt d
load net {vec:rsci.s_raddr(5)} -attr vt d
load net {vec:rsci.s_raddr(6)} -attr vt d
load net {vec:rsci.s_raddr(7)} -attr vt d
load net {vec:rsci.s_raddr(8)} -attr vt d
load net {vec:rsci.s_raddr(9)} -attr vt d
load netBundle {vec:rsci.s_raddr} 10 {vec:rsci.s_raddr(0)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-100 -attr oid 99 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(0)} -port {vec:rsci.s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -port {vec:rsci.s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -port {vec:rsci.s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -port {vec:rsci.s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -port {vec:rsci.s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -port {vec:rsci.s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -port {vec:rsci.s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -port {vec:rsci.s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -port {vec:rsci.s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -port {vec:rsci.s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-101 -attr oid 100 -attr vt d
load net {vec:rsci.s_raddr.core.sct} -port {vec:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-102 -attr oid 101 -attr vt d
load net {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -attr vt d
load netBundle {vec:rsci.s_din} 32 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-103 -attr oid 102 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(0)} -port {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -port {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -port {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -port {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -port {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -port {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -port {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -port {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -port {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -port {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -port {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -port {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -port {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -port {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -port {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -port {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -port {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -port {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -port {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -port {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -port {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -port {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -port {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -port {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -port {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -port {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -port {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -port {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -port {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -port {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -port {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -port {vec:rsci.s_din(31)} -attr vt d
load netBundle {vec:rsci.s_din} 32 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-104 -attr oid 103 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load inst "for:nor#1" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-105 -attr oid 104 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {vec:rsci.bcwt} -pin  "for:nor#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.biwt} -pin  "for:nor#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {for:nor#1.itm} -pin  "for:nor#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor#1.itm}
load inst "for:nor" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-106 -attr oid 105 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {for:nor#1.itm} -pin  "for:nor" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor#1.itm}
load net {vec:rsci.bdwt} -pin  "for:nor" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bdwt}
load net {for:nor.itm} -pin  "for:nor" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor.itm}
load inst "reg(vec:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-107 -attr oid 106 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {for:nor.itm} -pin  "reg(vec:rsci.bcwt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:nor.itm}
load net {GND} -pin  "reg(vec:rsci.bcwt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/0#6}
load net {clk} -pin  "reg(vec:rsci.bcwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-108 -attr oid 107 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(vec:rsci.bcwt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/rst}
load net {vec:rsci.bcwt} -pin  "reg(vec:rsci.bcwt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load inst "for:not#2" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-109 -attr oid 108 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {vec:rsci.oswt} -pin  "for:not#2" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.oswt}
load net {for:not#2.itm} -pin  "for:not#2" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:not#2.itm}
load inst "for:or#1" "or(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-110 -attr oid 109 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:or#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,3)"
load net {for:not#2.itm} -pin  "for:or#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:not#2.itm}
load net {vec:rsci.biwt} -pin  "for:or#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.bcwt} -pin  "for:or#1" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.wen_comp} -pin  "for:or#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.wen_comp}
load inst "for:for:and" "and(2,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-111 -attr oid 110 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:for:and} -attr area 10.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(10,2)"
load net {vec:rsci.s_raddr.core(0)} -pin  "for:for:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "for:for:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "for:for:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "for:for:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "for:for:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "for:for:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "for:for:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "for:for:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "for:for:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "for:for:and" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:exs.itm}
load net {vec:rsci.s_raddr(0)} -pin  "for:for:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "for:for:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "for:for:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "for:for:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "for:for:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "for:for:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "for:for:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "for:for:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "for:for:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "for:for:and" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_raddr}
load inst "reg(vec:rsci.s_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-112 -attr oid 111 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {vec:rsci.s_din(0)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "reg(vec:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {clk} -pin  "reg(vec:rsci.s_din.bfwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-113 -attr oid 112 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/clk}
load net {vec:rsci.biwt} -pin  "reg(vec:rsci.s_din.bfwt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.biwt}
load net {vec:rsci.s_din.bfwt(0)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(1)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(2)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(3)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(4)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(5)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(6)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(7)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(8)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(9)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(10)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(11)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(12)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(13)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(14)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(15)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(16)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(17)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(18)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(19)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(20)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(21)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(22)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(23)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(24)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(25)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(26)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(27)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(28)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(29)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(30)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(31)} -pin  "reg(vec:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load inst "for:mux#1" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-114 -attr oid 113 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/for:mux#1} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {vec:rsci.s_din(0)} -pin  "for:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "for:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "for:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "for:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "for:mux#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "for:mux#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "for:mux#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "for:mux#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "for:mux#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "for:mux#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "for:mux#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "for:mux#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "for:mux#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "for:mux#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "for:mux#1" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "for:mux#1" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "for:mux#1" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "for:mux#1" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "for:mux#1" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "for:mux#1" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "for:mux#1" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "for:mux#1" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "for:mux#1" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "for:mux#1" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "for:mux#1" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "for:mux#1" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "for:mux#1" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "for:mux#1" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "for:mux#1" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "for:mux#1" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "for:mux#1" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "for:mux#1" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din}
load net {vec:rsci.s_din.bfwt(0)} -pin  "for:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(1)} -pin  "for:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(2)} -pin  "for:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(3)} -pin  "for:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(4)} -pin  "for:mux#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(5)} -pin  "for:mux#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(6)} -pin  "for:mux#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(7)} -pin  "for:mux#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(8)} -pin  "for:mux#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(9)} -pin  "for:mux#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(10)} -pin  "for:mux#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(11)} -pin  "for:mux#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(12)} -pin  "for:mux#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(13)} -pin  "for:mux#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(14)} -pin  "for:mux#1" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(15)} -pin  "for:mux#1" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(16)} -pin  "for:mux#1" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(17)} -pin  "for:mux#1" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(18)} -pin  "for:mux#1" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(19)} -pin  "for:mux#1" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(20)} -pin  "for:mux#1" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(21)} -pin  "for:mux#1" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(22)} -pin  "for:mux#1" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(23)} -pin  "for:mux#1" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(24)} -pin  "for:mux#1" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(25)} -pin  "for:mux#1" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(26)} -pin  "for:mux#1" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(27)} -pin  "for:mux#1" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(28)} -pin  "for:mux#1" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(29)} -pin  "for:mux#1" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(30)} -pin  "for:mux#1" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.s_din.bfwt(31)} -pin  "for:mux#1" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.bfwt}
load net {vec:rsci.bcwt} -pin  "for:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.bcwt}
load net {vec:rsci.s_din.mxwt(0)} -pin  "for:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "for:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "for:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "for:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "for:mux#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "for:mux#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "for:mux#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "for:mux#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "for:mux#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "for:mux#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "for:mux#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "for:mux#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "for:mux#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "for:mux#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "for:mux#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "for:mux#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "for:mux#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "for:mux#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "for:mux#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "for:mux#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "for:mux#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "for:mux#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "for:mux#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "for:mux#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "for:mux#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "for:mux#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "for:mux#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "for:mux#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "for:mux#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "for:mux#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "for:mux#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "for:mux#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/vec:rsci.s_din.mxwt}
### END MODULE 

module new "ntt_flat:core:vec:rsci" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-13 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-116 -attr oid 114 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-117 -attr oid 115 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/rst}
load port {vec:rsc.s_tdone} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-118 -attr oid 116 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-119 -attr oid 117 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-120 -attr oid 118 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RREADY}
load port {vec:rsc.RVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-121 -attr oid 119 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RVALID}
load port {vec:rsc.RUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-122 -attr oid 120 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RUSER}
load port {vec:rsc.RLAST} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-123 -attr oid 121 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-124 -attr oid 122 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-125 -attr oid 123 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load port {vec:rsc.RID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-126 -attr oid 124 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RID}
load port {vec:rsc.ARREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-127 -attr oid 125 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-128 -attr oid 126 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-129 -attr oid 127 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-130 -attr oid 128 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-131 -attr oid 129 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-132 -attr oid 130 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-133 -attr oid 131 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-134 -attr oid 132 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-135 -attr oid 133 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-136 -attr oid 134 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-137 -attr oid 135 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-138 -attr oid 136 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-139 -attr oid 137 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-140 -attr oid 138 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BREADY}
load port {vec:rsc.BVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-141 -attr oid 139 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BVALID}
load port {vec:rsc.BUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-142 -attr oid 140 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-143 -attr oid 141 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load port {vec:rsc.BID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-144 -attr oid 142 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BID}
load port {vec:rsc.WREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-145 -attr oid 143 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-146 -attr oid 144 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-147 -attr oid 145 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-148 -attr oid 146 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-149 -attr oid 147 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-150 -attr oid 148 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-151 -attr oid 149 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-152 -attr oid 150 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-153 -attr oid 151 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-154 -attr oid 152 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-155 -attr oid 153 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-156 -attr oid 154 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-157 -attr oid 155 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-158 -attr oid 156 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-159 -attr oid 157 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-160 -attr oid 158 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-161 -attr oid 159 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-162 -attr oid 160 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-163 -attr oid 161 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-164 -attr oid 162 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/core.wen}
load port {vec:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-165 -attr oid 163 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.oswt}
load port {vec:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-166 -attr oid 164 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.wen_comp}
load portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-167 -attr oid 165 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load portBus vec:rsci.s_din.mxwt(31:0) output 32 {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-168 -attr oid 166 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 12 {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 12 {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 10 {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 10 {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 32 {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 32 {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.biwt} output \
     port {vec:rsci.bdwt} output \
     port {vec:rsci.bcwt} input \
     port {vec:rsci.s_re.core.sct} output \
     port {vec:rsci.s_rrdy} input \

load symbol "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     portBus vec:rsci.s_raddr.core input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} \
     portBus vec:rsci.s_din.mxwt output 32 {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} \
     port {vec:rsci.biwt} input \
     port {vec:rsci.bdwt} input \
     port {vec:rsci.bcwt} output \
     portBus vec:rsci.s_raddr output 10 {vec:rsci.s_raddr(9)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(0)} \
     port {vec:rsci.s_raddr.core.sct} input \
     portBus vec:rsci.s_din input 32 {vec:rsci.s_din(31)} {vec:rsci.s_din(30)} {vec:rsci.s_din(29)} {vec:rsci.s_din(28)} {vec:rsci.s_din(27)} {vec:rsci.s_din(26)} {vec:rsci.s_din(25)} {vec:rsci.s_din(24)} {vec:rsci.s_din(23)} {vec:rsci.s_din(22)} {vec:rsci.s_din(21)} {vec:rsci.s_din(20)} {vec:rsci.s_din(19)} {vec:rsci.s_din(18)} {vec:rsci.s_din(17)} {vec:rsci.s_din(16)} {vec:rsci.s_din(15)} {vec:rsci.s_din(14)} {vec:rsci.s_din(13)} {vec:rsci.s_din(12)} {vec:rsci.s_din(11)} {vec:rsci.s_din(10)} {vec:rsci.s_din(9)} {vec:rsci.s_din(8)} {vec:rsci.s_din(7)} {vec:rsci.s_din(6)} {vec:rsci.s_din(5)} {vec:rsci.s_din(4)} {vec:rsci.s_din(3)} {vec:rsci.s_din(2)} {vec:rsci.s_din(1)} {vec:rsci.s_din(0)} \

load net {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-169 -attr oid 167 -attr vt d
load net {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-170 -attr oid 168 -attr vt d
load net {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-171 -attr oid 169 -attr vt d
load net {vec:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-172 -attr oid 170 -attr vt d
load net {vec:rsci.s_raddr(0)} -attr vt d
load net {vec:rsci.s_raddr(1)} -attr vt d
load net {vec:rsci.s_raddr(2)} -attr vt d
load net {vec:rsci.s_raddr(3)} -attr vt d
load net {vec:rsci.s_raddr(4)} -attr vt d
load net {vec:rsci.s_raddr(5)} -attr vt d
load net {vec:rsci.s_raddr(6)} -attr vt d
load net {vec:rsci.s_raddr(7)} -attr vt d
load net {vec:rsci.s_raddr(8)} -attr vt d
load net {vec:rsci.s_raddr(9)} -attr vt d
load netBundle {vec:rsci.s_raddr} 10 {vec:rsci.s_raddr(0)} {vec:rsci.s_raddr(1)} {vec:rsci.s_raddr(2)} {vec:rsci.s_raddr(3)} {vec:rsci.s_raddr(4)} {vec:rsci.s_raddr(5)} {vec:rsci.s_raddr(6)} {vec:rsci.s_raddr(7)} {vec:rsci.s_raddr(8)} {vec:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-173 -attr oid 171 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_din(0)} -attr vt d
load net {vec:rsci.s_din(1)} -attr vt d
load net {vec:rsci.s_din(2)} -attr vt d
load net {vec:rsci.s_din(3)} -attr vt d
load net {vec:rsci.s_din(4)} -attr vt d
load net {vec:rsci.s_din(5)} -attr vt d
load net {vec:rsci.s_din(6)} -attr vt d
load net {vec:rsci.s_din(7)} -attr vt d
load net {vec:rsci.s_din(8)} -attr vt d
load net {vec:rsci.s_din(9)} -attr vt d
load net {vec:rsci.s_din(10)} -attr vt d
load net {vec:rsci.s_din(11)} -attr vt d
load net {vec:rsci.s_din(12)} -attr vt d
load net {vec:rsci.s_din(13)} -attr vt d
load net {vec:rsci.s_din(14)} -attr vt d
load net {vec:rsci.s_din(15)} -attr vt d
load net {vec:rsci.s_din(16)} -attr vt d
load net {vec:rsci.s_din(17)} -attr vt d
load net {vec:rsci.s_din(18)} -attr vt d
load net {vec:rsci.s_din(19)} -attr vt d
load net {vec:rsci.s_din(20)} -attr vt d
load net {vec:rsci.s_din(21)} -attr vt d
load net {vec:rsci.s_din(22)} -attr vt d
load net {vec:rsci.s_din(23)} -attr vt d
load net {vec:rsci.s_din(24)} -attr vt d
load net {vec:rsci.s_din(25)} -attr vt d
load net {vec:rsci.s_din(26)} -attr vt d
load net {vec:rsci.s_din(27)} -attr vt d
load net {vec:rsci.s_din(28)} -attr vt d
load net {vec:rsci.s_din(29)} -attr vt d
load net {vec:rsci.s_din(30)} -attr vt d
load net {vec:rsci.s_din(31)} -attr vt d
load netBundle {vec:rsci.s_din} 32 {vec:rsci.s_din(0)} {vec:rsci.s_din(1)} {vec:rsci.s_din(2)} {vec:rsci.s_din(3)} {vec:rsci.s_din(4)} {vec:rsci.s_din(5)} {vec:rsci.s_din(6)} {vec:rsci.s_din(7)} {vec:rsci.s_din(8)} {vec:rsci.s_din(9)} {vec:rsci.s_din(10)} {vec:rsci.s_din(11)} {vec:rsci.s_din(12)} {vec:rsci.s_din(13)} {vec:rsci.s_din(14)} {vec:rsci.s_din(15)} {vec:rsci.s_din(16)} {vec:rsci.s_din(17)} {vec:rsci.s_din(18)} {vec:rsci.s_din(19)} {vec:rsci.s_din(20)} {vec:rsci.s_din(21)} {vec:rsci.s_din(22)} {vec:rsci.s_din(23)} {vec:rsci.s_din(24)} {vec:rsci.s_din(25)} {vec:rsci.s_din(26)} {vec:rsci.s_din(27)} {vec:rsci.s_din(28)} {vec:rsci.s_din(29)} {vec:rsci.s_din(30)} {vec:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-174 -attr oid 172 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-175 -attr oid 173 -attr vt d
load net {vec:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-176 -attr oid 174
load net {vec:rsc.is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-177 -attr oid 175
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-178 -attr oid 176 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-179 -attr oid 177 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-180 -attr oid 178 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-181 -attr oid 179 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-182 -attr oid 180 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-183 -attr oid 181 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-184 -attr oid 182 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-185 -attr oid 183 -attr vt d
load net {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-186 -attr oid 184 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-187 -attr oid 185 -attr vt d
load net {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-188 -attr oid 186 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-189 -attr oid 187 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-190 -attr oid 188 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-191 -attr oid 189 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-192 -attr oid 190 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-193 -attr oid 191 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-194 -attr oid 192 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-195 -attr oid 193 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-196 -attr oid 194 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-197 -attr oid 195 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-198 -attr oid 196 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-199 -attr oid 197 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-200 -attr oid 198 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-201 -attr oid 199 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-202 -attr oid 200 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-203 -attr oid 201 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-204 -attr oid 202 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-205 -attr oid 203 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-206 -attr oid 204 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-207 -attr oid 205 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-208 -attr oid 206 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-209 -attr oid 207 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-210 -attr oid 208 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-211 -attr oid 209 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-212 -attr oid 210 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-213 -attr oid 211 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-214 -attr oid 212 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-215 -attr oid 213 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-216 -attr oid 214 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-217 -attr oid 215 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-218 -attr oid 216 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-219 -attr oid 217 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-220 -attr oid 218 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-221 -attr oid 219 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-222 -attr oid 220 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-223 -attr oid 221 -attr vt d
load net {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-224 -attr oid 222 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-225 -attr oid 223 -attr vt d
load net {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-226 -attr oid 224 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-227 -attr oid 225 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-228 -attr oid 226 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-229 -attr oid 227 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-230 -attr oid 228 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-231 -attr oid 229 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-232 -attr oid 230 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-233 -attr oid 231 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-234 -attr oid 232 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-235 -attr oid 233 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-236 -attr oid 234 -attr vt d
load net {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-237 -attr oid 235 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-238 -attr oid 236 -attr vt d
load net {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-239 -attr oid 237 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-240 -attr oid 238 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-241 -attr oid 239 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-242 -attr oid 240 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-243 -attr oid 241 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-244 -attr oid 242 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-245 -attr oid 243 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-246 -attr oid 244 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-247 -attr oid 245 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-248 -attr oid 246 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-249 -attr oid 247 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-250 -attr oid 248 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-251 -attr oid 249 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-252 -attr oid 250 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-253 -attr oid 251 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-254 -attr oid 252 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-255 -attr oid 253 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-256 -attr oid 254 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-257 -attr oid 255 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-258 -attr oid 256 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-259 -attr oid 257 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-260 -attr oid 258 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-261 -attr oid 259 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-262 -attr oid 260 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-263 -attr oid 261 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-264 -attr oid 262 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-265 -attr oid 263 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-266 -attr oid 264 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-267 -attr oid 265 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-268 -attr oid 266 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-269 -attr oid 267 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-270 -attr oid 268 -attr vt d
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-271 -attr oid 269 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-272 -attr oid 270 -attr vt d
load net {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-273 -attr oid 271 -attr vt d
load net {vec:rsci.oswt} -port {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-274 -attr oid 272 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-275 -attr oid 273 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-276 -attr oid 274 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-277 -attr oid 275 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(0)} -port {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -port {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -port {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -port {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -port {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -port {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -port {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -port {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -port {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -port {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-278 -attr oid 276 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 32 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-279 -attr oid 277 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(0)} -port {vec:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -port {vec:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -port {vec:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -port {vec:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -port {vec:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -port {vec:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -port {vec:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -port {vec:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -port {vec:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -port {vec:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -port {vec:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -port {vec:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -port {vec:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -port {vec:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -port {vec:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -port {vec:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -port {vec:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -port {vec:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -port {vec:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -port {vec:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -port {vec:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -port {vec:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -port {vec:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -port {vec:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -port {vec:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -port {vec:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -port {vec:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -port {vec:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -port {vec:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -port {vec:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -port {vec:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -port {vec:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load inst "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-280 -attr oid 278 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.120001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl"
load net {core.wen} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-281 -attr oid 279 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/core.wen}
load net {vec:rsci.oswt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-282 -attr oid 280 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.biwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-283 -attr oid 281 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-284 -attr oid 282 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-285 -attr oid 283 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.s_re.core.sct} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-286 -attr oid 284 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {vec:rsci.s_rrdy} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_ctrl:inst" {vec:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-287 -attr oid 285 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_rrdy}
load inst "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-288 -attr oid 286 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst} -attr area 45.003000 -attr delay 0.950001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp"
load net {clk} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-289 -attr oid 287 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/clk}
load net {rst} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-290 -attr oid 288 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/rst}
load net {vec:rsci.oswt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-291 -attr oid 289 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.oswt}
load net {vec:rsci.wen_comp} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-292 -attr oid 290 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.wen_comp}
load net {vec:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr.core}
load net {vec:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din.mxwt}
load net {vec:rsci.biwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-293 -attr oid 291 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.biwt}
load net {vec:rsci.bdwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-294 -attr oid 292 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.bdwt}
load net {vec:rsci.bcwt} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-295 -attr oid 293 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.bcwt}
load net {vec:rsci.s_raddr(0)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_re.core.sct} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-296 -attr oid 294 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {vec:rsci.s_din(0)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp:inst" {vec:rsci.s_din(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load inst "vec:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-297 -attr oid 295 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci} -attr area 960.000000 -attr delay 0.950000 -attr qmod "amba.ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)"
load net {clk} -pin  "vec:rsci" {ACLK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-298 -attr oid 296 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/clk}
load net {PWR} -pin  "vec:rsci" {ARESETn} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-299 -attr oid 297 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/1}
load net {vec:rsc.AWID} -pin  "vec:rsci" {AWID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWID}
load net {vec:rsc.AWADDR(0)} -pin  "vec:rsci" {AWADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "vec:rsci" {AWADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "vec:rsci" {AWADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "vec:rsci" {AWADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "vec:rsci" {AWADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "vec:rsci" {AWADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "vec:rsci" {AWADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "vec:rsci" {AWADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "vec:rsci" {AWADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "vec:rsci" {AWADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "vec:rsci" {AWADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "vec:rsci" {AWADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWADDR}
load net {vec:rsc.AWLEN(0)} -pin  "vec:rsci" {AWLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "vec:rsci" {AWLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "vec:rsci" {AWLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "vec:rsci" {AWLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "vec:rsci" {AWLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "vec:rsci" {AWLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "vec:rsci" {AWLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "vec:rsci" {AWLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLEN}
load net {vec:rsc.AWSIZE(0)} -pin  "vec:rsci" {AWSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "vec:rsci" {AWSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "vec:rsci" {AWSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWSIZE}
load net {vec:rsc.AWBURST(0)} -pin  "vec:rsci" {AWBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "vec:rsci" {AWBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWBURST}
load net {vec:rsc.AWLOCK} -pin  "vec:rsci" {AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-300 -attr oid 298 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWLOCK}
load net {vec:rsc.AWCACHE(0)} -pin  "vec:rsci" {AWCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "vec:rsci" {AWCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "vec:rsci" {AWCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "vec:rsci" {AWCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWCACHE}
load net {vec:rsc.AWPROT(0)} -pin  "vec:rsci" {AWPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "vec:rsci" {AWPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "vec:rsci" {AWPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWPROT}
load net {vec:rsc.AWQOS(0)} -pin  "vec:rsci" {AWQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "vec:rsci" {AWQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "vec:rsci" {AWQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "vec:rsci" {AWQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWQOS}
load net {vec:rsc.AWREGION(0)} -pin  "vec:rsci" {AWREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "vec:rsci" {AWREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "vec:rsci" {AWREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "vec:rsci" {AWREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREGION}
load net {vec:rsc.AWUSER} -pin  "vec:rsci" {AWUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWUSER}
load net {vec:rsc.AWVALID} -pin  "vec:rsci" {AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-301 -attr oid 299 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWVALID}
load net {vec:rsc.AWREADY} -pin  "vec:rsci" {AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-302 -attr oid 300 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.AWREADY}
load net {vec:rsc.WDATA(0)} -pin  "vec:rsci" {WDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "vec:rsci" {WDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "vec:rsci" {WDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "vec:rsci" {WDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "vec:rsci" {WDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "vec:rsci" {WDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "vec:rsci" {WDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "vec:rsci" {WDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "vec:rsci" {WDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "vec:rsci" {WDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "vec:rsci" {WDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "vec:rsci" {WDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "vec:rsci" {WDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "vec:rsci" {WDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "vec:rsci" {WDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "vec:rsci" {WDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "vec:rsci" {WDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "vec:rsci" {WDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "vec:rsci" {WDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "vec:rsci" {WDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "vec:rsci" {WDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "vec:rsci" {WDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "vec:rsci" {WDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "vec:rsci" {WDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "vec:rsci" {WDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "vec:rsci" {WDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "vec:rsci" {WDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "vec:rsci" {WDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "vec:rsci" {WDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "vec:rsci" {WDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "vec:rsci" {WDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "vec:rsci" {WDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WDATA}
load net {vec:rsc.WSTRB(0)} -pin  "vec:rsci" {WSTRB(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "vec:rsci" {WSTRB(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "vec:rsci" {WSTRB(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "vec:rsci" {WSTRB(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WSTRB}
load net {vec:rsc.WLAST} -pin  "vec:rsci" {WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-303 -attr oid 301 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WLAST}
load net {vec:rsc.WUSER} -pin  "vec:rsci" {WUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WUSER}
load net {vec:rsc.WVALID} -pin  "vec:rsci" {WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-304 -attr oid 302 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WVALID}
load net {vec:rsc.WREADY} -pin  "vec:rsci" {WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-305 -attr oid 303 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.WREADY}
load net {vec:rsc.BID} -pin  "vec:rsci" {BID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BID}
load net {vec:rsc.BRESP(0)} -pin  "vec:rsci" {BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "vec:rsci" {BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BRESP}
load net {vec:rsc.BUSER} -pin  "vec:rsci" {BUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BUSER}
load net {vec:rsc.BVALID} -pin  "vec:rsci" {BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-306 -attr oid 304 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BVALID}
load net {vec:rsc.BREADY} -pin  "vec:rsci" {BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-307 -attr oid 305 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.BREADY}
load net {vec:rsc.ARID} -pin  "vec:rsci" {ARID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARID}
load net {vec:rsc.ARADDR(0)} -pin  "vec:rsci" {ARADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "vec:rsci" {ARADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "vec:rsci" {ARADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "vec:rsci" {ARADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "vec:rsci" {ARADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "vec:rsci" {ARADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "vec:rsci" {ARADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "vec:rsci" {ARADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "vec:rsci" {ARADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "vec:rsci" {ARADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "vec:rsci" {ARADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "vec:rsci" {ARADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARADDR}
load net {vec:rsc.ARLEN(0)} -pin  "vec:rsci" {ARLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "vec:rsci" {ARLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "vec:rsci" {ARLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "vec:rsci" {ARLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "vec:rsci" {ARLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "vec:rsci" {ARLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "vec:rsci" {ARLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "vec:rsci" {ARLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLEN}
load net {vec:rsc.ARSIZE(0)} -pin  "vec:rsci" {ARSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "vec:rsci" {ARSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "vec:rsci" {ARSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARSIZE}
load net {vec:rsc.ARBURST(0)} -pin  "vec:rsci" {ARBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "vec:rsci" {ARBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARBURST}
load net {vec:rsc.ARLOCK} -pin  "vec:rsci" {ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-308 -attr oid 306 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARLOCK}
load net {vec:rsc.ARCACHE(0)} -pin  "vec:rsci" {ARCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "vec:rsci" {ARCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "vec:rsci" {ARCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "vec:rsci" {ARCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARCACHE}
load net {vec:rsc.ARPROT(0)} -pin  "vec:rsci" {ARPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "vec:rsci" {ARPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "vec:rsci" {ARPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARPROT}
load net {vec:rsc.ARQOS(0)} -pin  "vec:rsci" {ARQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "vec:rsci" {ARQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "vec:rsci" {ARQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "vec:rsci" {ARQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARQOS}
load net {vec:rsc.ARREGION(0)} -pin  "vec:rsci" {ARREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "vec:rsci" {ARREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "vec:rsci" {ARREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "vec:rsci" {ARREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREGION}
load net {vec:rsc.ARUSER} -pin  "vec:rsci" {ARUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARUSER}
load net {vec:rsc.ARVALID} -pin  "vec:rsci" {ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-309 -attr oid 307 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARVALID}
load net {vec:rsc.ARREADY} -pin  "vec:rsci" {ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-310 -attr oid 308 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.ARREADY}
load net {vec:rsc.RID} -pin  "vec:rsci" {RID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RID}
load net {vec:rsc.RDATA(0)} -pin  "vec:rsci" {RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "vec:rsci" {RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "vec:rsci" {RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "vec:rsci" {RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "vec:rsci" {RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "vec:rsci" {RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "vec:rsci" {RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "vec:rsci" {RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "vec:rsci" {RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "vec:rsci" {RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "vec:rsci" {RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "vec:rsci" {RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "vec:rsci" {RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "vec:rsci" {RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "vec:rsci" {RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "vec:rsci" {RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "vec:rsci" {RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "vec:rsci" {RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "vec:rsci" {RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "vec:rsci" {RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "vec:rsci" {RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "vec:rsci" {RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "vec:rsci" {RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "vec:rsci" {RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "vec:rsci" {RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "vec:rsci" {RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "vec:rsci" {RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "vec:rsci" {RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "vec:rsci" {RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "vec:rsci" {RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "vec:rsci" {RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "vec:rsci" {RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RDATA}
load net {vec:rsc.RRESP(0)} -pin  "vec:rsci" {RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "vec:rsci" {RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RRESP}
load net {vec:rsc.RLAST} -pin  "vec:rsci" {RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-311 -attr oid 309 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RLAST}
load net {vec:rsc.RUSER} -pin  "vec:rsci" {RUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RUSER}
load net {vec:rsc.RVALID} -pin  "vec:rsci" {RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-312 -attr oid 310 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RVALID}
load net {vec:rsc.RREADY} -pin  "vec:rsci" {RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-313 -attr oid 311 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.RREADY}
load net {vec:rsci.s_re.core.sct} -pin  "vec:rsci" {s_re} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-314 -attr oid 312 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_re.core.sct}
load net {GND} -pin  "vec:rsci" {s_we} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-315 -attr oid 313 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0}
load net {vec:rsci.s_raddr(0)} -pin  "vec:rsci" {s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(1)} -pin  "vec:rsci" {s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(2)} -pin  "vec:rsci" {s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(3)} -pin  "vec:rsci" {s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(4)} -pin  "vec:rsci" {s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(5)} -pin  "vec:rsci" {s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(6)} -pin  "vec:rsci" {s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(7)} -pin  "vec:rsci" {s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(8)} -pin  "vec:rsci" {s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {vec:rsci.s_raddr(9)} -pin  "vec:rsci" {s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_raddr}
load net {GND} -pin  "vec:rsci" {s_waddr(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {GND} -pin  "vec:rsci" {s_waddr(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#60}
load net {vec:rsci.s_din(0)} -pin  "vec:rsci" {s_din(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(1)} -pin  "vec:rsci" {s_din(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(2)} -pin  "vec:rsci" {s_din(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(3)} -pin  "vec:rsci" {s_din(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(4)} -pin  "vec:rsci" {s_din(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(5)} -pin  "vec:rsci" {s_din(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(6)} -pin  "vec:rsci" {s_din(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(7)} -pin  "vec:rsci" {s_din(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(8)} -pin  "vec:rsci" {s_din(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(9)} -pin  "vec:rsci" {s_din(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(10)} -pin  "vec:rsci" {s_din(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(11)} -pin  "vec:rsci" {s_din(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(12)} -pin  "vec:rsci" {s_din(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(13)} -pin  "vec:rsci" {s_din(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(14)} -pin  "vec:rsci" {s_din(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(15)} -pin  "vec:rsci" {s_din(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(16)} -pin  "vec:rsci" {s_din(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(17)} -pin  "vec:rsci" {s_din(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(18)} -pin  "vec:rsci" {s_din(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(19)} -pin  "vec:rsci" {s_din(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(20)} -pin  "vec:rsci" {s_din(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(21)} -pin  "vec:rsci" {s_din(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(22)} -pin  "vec:rsci" {s_din(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(23)} -pin  "vec:rsci" {s_din(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(24)} -pin  "vec:rsci" {s_din(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(25)} -pin  "vec:rsci" {s_din(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(26)} -pin  "vec:rsci" {s_din(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(27)} -pin  "vec:rsci" {s_din(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(28)} -pin  "vec:rsci" {s_din(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(29)} -pin  "vec:rsci" {s_din(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(30)} -pin  "vec:rsci" {s_din(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {vec:rsci.s_din(31)} -pin  "vec:rsci" {s_din(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_din}
load net {GND} -pin  "vec:rsci" {s_dout(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(10)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(11)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(12)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(13)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(14)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(15)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(16)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(17)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(18)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(19)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(20)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(21)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(22)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(23)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(24)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(25)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(26)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(27)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(28)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(29)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(30)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {GND} -pin  "vec:rsci" {s_dout(31)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/0#61}
load net {vec:rsci.s_rrdy} -pin  "vec:rsci" {s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-316 -attr oid 314 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_rrdy}
load net {vec:rsci.s_wrdy} -pin  "vec:rsci" {s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-317 -attr oid 315 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsci.s_wrdy}
load net {vec:rsc.is_idle} -pin  "vec:rsci" {is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-318 -attr oid 316 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.is_idle}
load net {vec:rsc.tr_write_done} -pin  "vec:rsci" {tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-319 -attr oid 317 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.tr_write_done}
load net {vec:rsc.s_tdone} -pin  "vec:rsci" {s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-320 -attr oid 318 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci/vec:rsc.s_tdone}
### END MODULE 

module new "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-321 -attr oid 319 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/core.wen}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-322 -attr oid 320 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load port {twiddle:rsci.biwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-323 -attr oid 321 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-324 -attr oid 322 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load port {twiddle:rsci.bcwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-325 -attr oid 323 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bcwt}
load port {twiddle:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-326 -attr oid 324 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_re.core.sct}
load port {twiddle:rsci.s_rrdy} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-327 -attr oid 325 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-328 -attr oid 326 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-329 -attr oid 327 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-330 -attr oid 328 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-331 -attr oid 329 -attr vt d
load net {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-332 -attr oid 330 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-333 -attr oid 331 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-334 -attr oid 332 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-335 -attr oid 333 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-336 -attr oid 334 -attr vt d
load net {twiddle:rsci.bcwt} -port {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-337 -attr oid 335 -attr vt d
load net {twiddle:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-338 -attr oid 336 -attr vt d
load net {twiddle:rsci.ogwt} -port {twiddle:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-339 -attr oid 337 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-340 -attr oid 338 -attr vt d
load net {twiddle:rsci.s_rrdy} -port {twiddle:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-341 -attr oid 339 -attr vt d
load inst "INNER_LOOP:tf:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-342 -attr oid 340 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "INNER_LOOP:tf:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {core.wen} -pin  "INNER_LOOP:tf:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/core.wen}
load net {twiddle:rsci.bdwt} -pin  "INNER_LOOP:tf:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bdwt}
load inst "INNER_LOOP:tf:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-343 -attr oid 341 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle:rsci.ogwt} -pin  "INNER_LOOP:tf:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt}
load net {twiddle:rsci.s_rrdy} -pin  "INNER_LOOP:tf:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.s_rrdy}
load net {twiddle:rsci.biwt} -pin  "INNER_LOOP:tf:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.biwt}
load inst "INNER_LOOP:tf:not#1" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-344 -attr oid 342 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {twiddle:rsci.bcwt} -pin  "INNER_LOOP:tf:not#1" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.bcwt}
load net {INNER_LOOP:tf:not#1.itm} -pin  "INNER_LOOP:tf:not#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:not#1.itm}
load inst "INNER_LOOP:tf:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-345 -attr oid 343 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle:rsci.oswt} -pin  "INNER_LOOP:tf:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.oswt}
load net {INNER_LOOP:tf:not#1.itm} -pin  "INNER_LOOP:tf:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/INNER_LOOP:tf:not#1.itm}
load net {twiddle:rsci.ogwt} -pin  "INNER_LOOP:tf:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl/twiddle:rsci.ogwt}
### END MODULE 

module new "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-346 -attr oid 344 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-347 -attr oid 345 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/rst}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-348 -attr oid 346 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.oswt}
load port {twiddle:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-349 -attr oid 347 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-350 -attr oid 348 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load portBus twiddle:rsci.s_din.mxwt(31:0) output 32 {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-351 -attr oid 349 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load port {twiddle:rsci.biwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-352 -attr oid 350 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load port {twiddle:rsci.bdwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-353 -attr oid 351 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load port {twiddle:rsci.bcwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-354 -attr oid 352 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load portBus twiddle:rsci.s_raddr(9:0) output 10 {twiddle:rsci.s_raddr(9)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-355 -attr oid 353 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load port {twiddle:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-356 -attr oid 354 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core.sct}
load portBus twiddle:rsci.s_din(31:0) input 32 {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-357 -attr oid 355 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle:rsci.s_din.bfwt(0)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(1)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(2)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(3)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(4)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(5)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(6)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(7)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(8)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(9)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(10)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(11)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(12)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(13)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(14)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(15)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(16)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(17)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(18)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(19)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(20)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(21)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(22)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(23)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(24)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(25)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(26)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(27)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(28)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(29)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(30)} -attr vt d
load net {twiddle:rsci.s_din.bfwt(31)} -attr vt d
load netBundle {twiddle:rsci.s_din.bfwt} 32 {twiddle:rsci.s_din.bfwt(0)} {twiddle:rsci.s_din.bfwt(1)} {twiddle:rsci.s_din.bfwt(2)} {twiddle:rsci.s_din.bfwt(3)} {twiddle:rsci.s_din.bfwt(4)} {twiddle:rsci.s_din.bfwt(5)} {twiddle:rsci.s_din.bfwt(6)} {twiddle:rsci.s_din.bfwt(7)} {twiddle:rsci.s_din.bfwt(8)} {twiddle:rsci.s_din.bfwt(9)} {twiddle:rsci.s_din.bfwt(10)} {twiddle:rsci.s_din.bfwt(11)} {twiddle:rsci.s_din.bfwt(12)} {twiddle:rsci.s_din.bfwt(13)} {twiddle:rsci.s_din.bfwt(14)} {twiddle:rsci.s_din.bfwt(15)} {twiddle:rsci.s_din.bfwt(16)} {twiddle:rsci.s_din.bfwt(17)} {twiddle:rsci.s_din.bfwt(18)} {twiddle:rsci.s_din.bfwt(19)} {twiddle:rsci.s_din.bfwt(20)} {twiddle:rsci.s_din.bfwt(21)} {twiddle:rsci.s_din.bfwt(22)} {twiddle:rsci.s_din.bfwt(23)} {twiddle:rsci.s_din.bfwt(24)} {twiddle:rsci.s_din.bfwt(25)} {twiddle:rsci.s_din.bfwt(26)} {twiddle:rsci.s_din.bfwt(27)} {twiddle:rsci.s_din.bfwt(28)} {twiddle:rsci.s_din.bfwt(29)} {twiddle:rsci.s_din.bfwt(30)} {twiddle:rsci.s_din.bfwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-358 -attr oid 356 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {INNER_LOOP:tf:exs.itm(0)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(1)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(2)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(3)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(4)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(5)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(6)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(7)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(8)} -attr vt d
load net {INNER_LOOP:tf:exs.itm(9)} -attr vt d
load netBundle {INNER_LOOP:tf:exs.itm} 10 {INNER_LOOP:tf:exs.itm(0)} {INNER_LOOP:tf:exs.itm(1)} {INNER_LOOP:tf:exs.itm(2)} {INNER_LOOP:tf:exs.itm(3)} {INNER_LOOP:tf:exs.itm(4)} {INNER_LOOP:tf:exs.itm(5)} {INNER_LOOP:tf:exs.itm(6)} {INNER_LOOP:tf:exs.itm(7)} {INNER_LOOP:tf:exs.itm(8)} {INNER_LOOP:tf:exs.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-359 -attr oid 357 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-360 -attr oid 358 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-361 -attr oid 359 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-362 -attr oid 360 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-363 -attr oid 361 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-364 -attr oid 362 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-365 -attr oid 363 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-366 -attr oid 364 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-367 -attr oid 365 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-368 -attr oid 366 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(0)} -port {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -port {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -port {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -port {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -port {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -port {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -port {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -port {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -port {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -port {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-369 -attr oid 367 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 32 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-370 -attr oid 368 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(0)} -port {twiddle:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -port {twiddle:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -port {twiddle:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -port {twiddle:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -port {twiddle:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -port {twiddle:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -port {twiddle:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -port {twiddle:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -port {twiddle:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -port {twiddle:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -port {twiddle:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -port {twiddle:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -port {twiddle:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -port {twiddle:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -port {twiddle:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -port {twiddle:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -port {twiddle:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -port {twiddle:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -port {twiddle:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -port {twiddle:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -port {twiddle:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -port {twiddle:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -port {twiddle:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -port {twiddle:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -port {twiddle:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -port {twiddle:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -port {twiddle:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -port {twiddle:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -port {twiddle:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -port {twiddle:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -port {twiddle:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -port {twiddle:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-371 -attr oid 369 -attr vt d
load net {twiddle:rsci.biwt} -port {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-372 -attr oid 370 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-373 -attr oid 371 -attr vt d
load net {twiddle:rsci.bdwt} -port {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-374 -attr oid 372 -attr vt d
load net {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-375 -attr oid 373 -attr vt d
load net {twiddle:rsci.bcwt} -port {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-376 -attr oid 374 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_raddr(0)} -attr vt d
load net {twiddle:rsci.s_raddr(1)} -attr vt d
load net {twiddle:rsci.s_raddr(2)} -attr vt d
load net {twiddle:rsci.s_raddr(3)} -attr vt d
load net {twiddle:rsci.s_raddr(4)} -attr vt d
load net {twiddle:rsci.s_raddr(5)} -attr vt d
load net {twiddle:rsci.s_raddr(6)} -attr vt d
load net {twiddle:rsci.s_raddr(7)} -attr vt d
load net {twiddle:rsci.s_raddr(8)} -attr vt d
load net {twiddle:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr} 10 {twiddle:rsci.s_raddr(0)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-377 -attr oid 375 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(0)} -port {twiddle:rsci.s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -port {twiddle:rsci.s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -port {twiddle:rsci.s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -port {twiddle:rsci.s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -port {twiddle:rsci.s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -port {twiddle:rsci.s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -port {twiddle:rsci.s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -port {twiddle:rsci.s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -port {twiddle:rsci.s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -port {twiddle:rsci.s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-378 -attr oid 376 -attr vt d
load net {twiddle:rsci.s_raddr.core.sct} -port {twiddle:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-379 -attr oid 377 -attr vt d
load net {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -attr vt d
load netBundle {twiddle:rsci.s_din} 32 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-380 -attr oid 378 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(0)} -port {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -port {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -port {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -port {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -port {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -port {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -port {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -port {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -port {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -port {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -port {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -port {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -port {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -port {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -port {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -port {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -port {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -port {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -port {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -port {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -port {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -port {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -port {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -port {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -port {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -port {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -port {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -port {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -port {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -port {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -port {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -port {twiddle:rsci.s_din(31)} -attr vt d
load netBundle {twiddle:rsci.s_din} 32 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-381 -attr oid 379 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load inst "INNER_LOOP:tf:nor#1" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-382 -attr oid 380 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {twiddle:rsci.bcwt} -pin  "INNER_LOOP:tf:nor#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.biwt} -pin  "INNER_LOOP:tf:nor#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {INNER_LOOP:tf:nor#1.itm} -pin  "INNER_LOOP:tf:nor#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor#1.itm}
load inst "INNER_LOOP:tf:nor" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-383 -attr oid 381 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP:tf:nor#1.itm} -pin  "INNER_LOOP:tf:nor" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor#1.itm}
load net {twiddle:rsci.bdwt} -pin  "INNER_LOOP:tf:nor" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bdwt}
load net {INNER_LOOP:tf:nor.itm} -pin  "INNER_LOOP:tf:nor" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor.itm}
load inst "reg(twiddle:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-384 -attr oid 382 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {INNER_LOOP:tf:nor.itm} -pin  "reg(twiddle:rsci.bcwt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:nor.itm}
load net {GND} -pin  "reg(twiddle:rsci.bcwt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/0#6}
load net {clk} -pin  "reg(twiddle:rsci.bcwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-385 -attr oid 383 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle:rsci.bcwt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/rst}
load net {twiddle:rsci.bcwt} -pin  "reg(twiddle:rsci.bcwt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load inst "INNER_LOOP:tf:not#2" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-386 -attr oid 384 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {twiddle:rsci.oswt} -pin  "INNER_LOOP:tf:not#2" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.oswt}
load net {INNER_LOOP:tf:not#2.itm} -pin  "INNER_LOOP:tf:not#2" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:not#2.itm}
load inst "INNER_LOOP:tf:or#1" "or(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-387 -attr oid 385 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:or#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,3)"
load net {INNER_LOOP:tf:not#2.itm} -pin  "INNER_LOOP:tf:or#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:not#2.itm}
load net {twiddle:rsci.biwt} -pin  "INNER_LOOP:tf:or#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.bcwt} -pin  "INNER_LOOP:tf:or#1" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.wen_comp} -pin  "INNER_LOOP:tf:or#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.wen_comp}
load inst "INNER_LOOP:tf:INNER_LOOP:tf:and" "and(2,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-388 -attr oid 386 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:INNER_LOOP:tf:and} -attr area 10.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(10,2)"
load net {twiddle:rsci.s_raddr.core(0)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:exs.itm}
load net {twiddle:rsci.s_raddr(0)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "INNER_LOOP:tf:INNER_LOOP:tf:and" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_raddr}
load inst "reg(twiddle:rsci.s_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-389 -attr oid 387 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle:rsci.s_din(0)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {clk} -pin  "reg(twiddle:rsci.s_din.bfwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-390 -attr oid 388 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/clk}
load net {twiddle:rsci.biwt} -pin  "reg(twiddle:rsci.s_din.bfwt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.biwt}
load net {twiddle:rsci.s_din.bfwt(0)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(1)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(2)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(3)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(4)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(5)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(6)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(7)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(8)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(9)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(10)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(11)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(12)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(13)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(14)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(15)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(16)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(17)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(18)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(19)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(20)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(21)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(22)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(23)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(24)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(25)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(26)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(27)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(28)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(29)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(30)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(31)} -pin  "reg(twiddle:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load inst "INNER_LOOP:tf:mux#1" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-391 -attr oid 389 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/INNER_LOOP:tf:mux#1} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.s_din(0)} -pin  "INNER_LOOP:tf:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "INNER_LOOP:tf:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "INNER_LOOP:tf:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "INNER_LOOP:tf:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "INNER_LOOP:tf:mux#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "INNER_LOOP:tf:mux#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "INNER_LOOP:tf:mux#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "INNER_LOOP:tf:mux#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "INNER_LOOP:tf:mux#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "INNER_LOOP:tf:mux#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "INNER_LOOP:tf:mux#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "INNER_LOOP:tf:mux#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "INNER_LOOP:tf:mux#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "INNER_LOOP:tf:mux#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "INNER_LOOP:tf:mux#1" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "INNER_LOOP:tf:mux#1" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "INNER_LOOP:tf:mux#1" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "INNER_LOOP:tf:mux#1" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "INNER_LOOP:tf:mux#1" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "INNER_LOOP:tf:mux#1" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "INNER_LOOP:tf:mux#1" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "INNER_LOOP:tf:mux#1" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "INNER_LOOP:tf:mux#1" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "INNER_LOOP:tf:mux#1" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "INNER_LOOP:tf:mux#1" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "INNER_LOOP:tf:mux#1" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "INNER_LOOP:tf:mux#1" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "INNER_LOOP:tf:mux#1" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "INNER_LOOP:tf:mux#1" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "INNER_LOOP:tf:mux#1" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "INNER_LOOP:tf:mux#1" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "INNER_LOOP:tf:mux#1" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din.bfwt(0)} -pin  "INNER_LOOP:tf:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(1)} -pin  "INNER_LOOP:tf:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(2)} -pin  "INNER_LOOP:tf:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(3)} -pin  "INNER_LOOP:tf:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(4)} -pin  "INNER_LOOP:tf:mux#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(5)} -pin  "INNER_LOOP:tf:mux#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(6)} -pin  "INNER_LOOP:tf:mux#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(7)} -pin  "INNER_LOOP:tf:mux#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(8)} -pin  "INNER_LOOP:tf:mux#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(9)} -pin  "INNER_LOOP:tf:mux#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(10)} -pin  "INNER_LOOP:tf:mux#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(11)} -pin  "INNER_LOOP:tf:mux#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(12)} -pin  "INNER_LOOP:tf:mux#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(13)} -pin  "INNER_LOOP:tf:mux#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(14)} -pin  "INNER_LOOP:tf:mux#1" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(15)} -pin  "INNER_LOOP:tf:mux#1" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(16)} -pin  "INNER_LOOP:tf:mux#1" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(17)} -pin  "INNER_LOOP:tf:mux#1" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(18)} -pin  "INNER_LOOP:tf:mux#1" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(19)} -pin  "INNER_LOOP:tf:mux#1" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(20)} -pin  "INNER_LOOP:tf:mux#1" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(21)} -pin  "INNER_LOOP:tf:mux#1" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(22)} -pin  "INNER_LOOP:tf:mux#1" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(23)} -pin  "INNER_LOOP:tf:mux#1" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(24)} -pin  "INNER_LOOP:tf:mux#1" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(25)} -pin  "INNER_LOOP:tf:mux#1" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(26)} -pin  "INNER_LOOP:tf:mux#1" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(27)} -pin  "INNER_LOOP:tf:mux#1" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(28)} -pin  "INNER_LOOP:tf:mux#1" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(29)} -pin  "INNER_LOOP:tf:mux#1" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(30)} -pin  "INNER_LOOP:tf:mux#1" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.s_din.bfwt(31)} -pin  "INNER_LOOP:tf:mux#1" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.bfwt}
load net {twiddle:rsci.bcwt} -pin  "INNER_LOOP:tf:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "INNER_LOOP:tf:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "INNER_LOOP:tf:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "INNER_LOOP:tf:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "INNER_LOOP:tf:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "INNER_LOOP:tf:mux#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "INNER_LOOP:tf:mux#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "INNER_LOOP:tf:mux#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "INNER_LOOP:tf:mux#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "INNER_LOOP:tf:mux#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "INNER_LOOP:tf:mux#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "INNER_LOOP:tf:mux#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "INNER_LOOP:tf:mux#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "INNER_LOOP:tf:mux#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "INNER_LOOP:tf:mux#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "INNER_LOOP:tf:mux#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "INNER_LOOP:tf:mux#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "INNER_LOOP:tf:mux#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "INNER_LOOP:tf:mux#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "INNER_LOOP:tf:mux#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "INNER_LOOP:tf:mux#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "INNER_LOOP:tf:mux#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "INNER_LOOP:tf:mux#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "INNER_LOOP:tf:mux#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "INNER_LOOP:tf:mux#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "INNER_LOOP:tf:mux#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "INNER_LOOP:tf:mux#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "INNER_LOOP:tf:mux#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "INNER_LOOP:tf:mux#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "INNER_LOOP:tf:mux#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "INNER_LOOP:tf:mux#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "INNER_LOOP:tf:mux#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "INNER_LOOP:tf:mux#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/twiddle:rsci.s_din.mxwt}
### END MODULE 

module new "ntt_flat:core:twiddle:rsci" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-13 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-392 -attr oid 390 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-393 -attr oid 391 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/rst}
load port {twiddle:rsc.s_tdone} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-394 -attr oid 392 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-395 -attr oid 393 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-396 -attr oid 394 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-397 -attr oid 395 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-398 -attr oid 396 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-399 -attr oid 397 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) input 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-400 -attr oid 398 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(31:0) input 32 {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-401 -attr oid 399 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-402 -attr oid 400 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-403 -attr oid 401 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-404 -attr oid 402 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-405 -attr oid 403 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-406 -attr oid 404 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-407 -attr oid 405 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-408 -attr oid 406 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-409 -attr oid 407 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-410 -attr oid 408 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-411 -attr oid 409 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-412 -attr oid 410 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-413 -attr oid 411 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-414 -attr oid 412 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-415 -attr oid 413 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-416 -attr oid 414 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-417 -attr oid 415 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-418 -attr oid 416 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) input 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-419 -attr oid 417 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-420 -attr oid 418 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-421 -attr oid 419 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-422 -attr oid 420 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-423 -attr oid 421 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-424 -attr oid 422 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(3:0) input 4 {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-425 -attr oid 423 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(31:0) input 32 {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-426 -attr oid 424 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-427 -attr oid 425 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-428 -attr oid 426 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-429 -attr oid 427 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-430 -attr oid 428 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-431 -attr oid 429 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-432 -attr oid 430 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-433 -attr oid 431 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-434 -attr oid 432 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-435 -attr oid 433 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-436 -attr oid 434 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-437 -attr oid 435 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-438 -attr oid 436 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-439 -attr oid 437 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-440 -attr oid 438 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/core.wen}
load port {twiddle:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-441 -attr oid 439 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.oswt}
load port {twiddle:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-442 -attr oid 440 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.wen_comp}
load portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-443 -attr oid 441 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load portBus twiddle:rsci.s_din.mxwt(31:0) output 32 {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-444 -attr oid 442 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 12 {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 12 {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 10 {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 10 {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 32 {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 32 {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.biwt} output \
     port {twiddle:rsci.bdwt} output \
     port {twiddle:rsci.bcwt} input \
     port {twiddle:rsci.s_re.core.sct} output \
     port {twiddle:rsci.s_rrdy} input \

load symbol "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.wen_comp} output \
     portBus twiddle:rsci.s_raddr.core input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} \
     portBus twiddle:rsci.s_din.mxwt output 32 {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} \
     port {twiddle:rsci.biwt} input \
     port {twiddle:rsci.bdwt} input \
     port {twiddle:rsci.bcwt} output \
     portBus twiddle:rsci.s_raddr output 10 {twiddle:rsci.s_raddr(9)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(0)} \
     port {twiddle:rsci.s_raddr.core.sct} input \
     portBus twiddle:rsci.s_din input 32 {twiddle:rsci.s_din(31)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(0)} \

load net {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-445 -attr oid 443 -attr vt d
load net {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-446 -attr oid 444 -attr vt d
load net {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-447 -attr oid 445 -attr vt d
load net {twiddle:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-448 -attr oid 446 -attr vt d
load net {twiddle:rsci.s_raddr(0)} -attr vt d
load net {twiddle:rsci.s_raddr(1)} -attr vt d
load net {twiddle:rsci.s_raddr(2)} -attr vt d
load net {twiddle:rsci.s_raddr(3)} -attr vt d
load net {twiddle:rsci.s_raddr(4)} -attr vt d
load net {twiddle:rsci.s_raddr(5)} -attr vt d
load net {twiddle:rsci.s_raddr(6)} -attr vt d
load net {twiddle:rsci.s_raddr(7)} -attr vt d
load net {twiddle:rsci.s_raddr(8)} -attr vt d
load net {twiddle:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr} 10 {twiddle:rsci.s_raddr(0)} {twiddle:rsci.s_raddr(1)} {twiddle:rsci.s_raddr(2)} {twiddle:rsci.s_raddr(3)} {twiddle:rsci.s_raddr(4)} {twiddle:rsci.s_raddr(5)} {twiddle:rsci.s_raddr(6)} {twiddle:rsci.s_raddr(7)} {twiddle:rsci.s_raddr(8)} {twiddle:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-449 -attr oid 447 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_din(0)} -attr vt d
load net {twiddle:rsci.s_din(1)} -attr vt d
load net {twiddle:rsci.s_din(2)} -attr vt d
load net {twiddle:rsci.s_din(3)} -attr vt d
load net {twiddle:rsci.s_din(4)} -attr vt d
load net {twiddle:rsci.s_din(5)} -attr vt d
load net {twiddle:rsci.s_din(6)} -attr vt d
load net {twiddle:rsci.s_din(7)} -attr vt d
load net {twiddle:rsci.s_din(8)} -attr vt d
load net {twiddle:rsci.s_din(9)} -attr vt d
load net {twiddle:rsci.s_din(10)} -attr vt d
load net {twiddle:rsci.s_din(11)} -attr vt d
load net {twiddle:rsci.s_din(12)} -attr vt d
load net {twiddle:rsci.s_din(13)} -attr vt d
load net {twiddle:rsci.s_din(14)} -attr vt d
load net {twiddle:rsci.s_din(15)} -attr vt d
load net {twiddle:rsci.s_din(16)} -attr vt d
load net {twiddle:rsci.s_din(17)} -attr vt d
load net {twiddle:rsci.s_din(18)} -attr vt d
load net {twiddle:rsci.s_din(19)} -attr vt d
load net {twiddle:rsci.s_din(20)} -attr vt d
load net {twiddle:rsci.s_din(21)} -attr vt d
load net {twiddle:rsci.s_din(22)} -attr vt d
load net {twiddle:rsci.s_din(23)} -attr vt d
load net {twiddle:rsci.s_din(24)} -attr vt d
load net {twiddle:rsci.s_din(25)} -attr vt d
load net {twiddle:rsci.s_din(26)} -attr vt d
load net {twiddle:rsci.s_din(27)} -attr vt d
load net {twiddle:rsci.s_din(28)} -attr vt d
load net {twiddle:rsci.s_din(29)} -attr vt d
load net {twiddle:rsci.s_din(30)} -attr vt d
load net {twiddle:rsci.s_din(31)} -attr vt d
load netBundle {twiddle:rsci.s_din} 32 {twiddle:rsci.s_din(0)} {twiddle:rsci.s_din(1)} {twiddle:rsci.s_din(2)} {twiddle:rsci.s_din(3)} {twiddle:rsci.s_din(4)} {twiddle:rsci.s_din(5)} {twiddle:rsci.s_din(6)} {twiddle:rsci.s_din(7)} {twiddle:rsci.s_din(8)} {twiddle:rsci.s_din(9)} {twiddle:rsci.s_din(10)} {twiddle:rsci.s_din(11)} {twiddle:rsci.s_din(12)} {twiddle:rsci.s_din(13)} {twiddle:rsci.s_din(14)} {twiddle:rsci.s_din(15)} {twiddle:rsci.s_din(16)} {twiddle:rsci.s_din(17)} {twiddle:rsci.s_din(18)} {twiddle:rsci.s_din(19)} {twiddle:rsci.s_din(20)} {twiddle:rsci.s_din(21)} {twiddle:rsci.s_din(22)} {twiddle:rsci.s_din(23)} {twiddle:rsci.s_din(24)} {twiddle:rsci.s_din(25)} {twiddle:rsci.s_din(26)} {twiddle:rsci.s_din(27)} {twiddle:rsci.s_din(28)} {twiddle:rsci.s_din(29)} {twiddle:rsci.s_din(30)} {twiddle:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-450 -attr oid 448 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-451 -attr oid 449 -attr vt d
load net {twiddle:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-452 -attr oid 450
load net {twiddle:rsc.is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-453 -attr oid 451
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-454 -attr oid 452 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-455 -attr oid 453 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-456 -attr oid 454 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-457 -attr oid 455 -attr vt d
load net {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-458 -attr oid 456 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-459 -attr oid 457 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-460 -attr oid 458 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-461 -attr oid 459 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-462 -attr oid 460 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-463 -attr oid 461 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-464 -attr oid 462 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-465 -attr oid 463 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-466 -attr oid 464 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-467 -attr oid 465 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-468 -attr oid 466 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-469 -attr oid 467 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-470 -attr oid 468 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 32 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-471 -attr oid 469 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-472 -attr oid 470 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-473 -attr oid 471 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-474 -attr oid 472 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-475 -attr oid 473 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-476 -attr oid 474 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-477 -attr oid 475 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-478 -attr oid 476 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-479 -attr oid 477 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-480 -attr oid 478 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-481 -attr oid 479 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-482 -attr oid 480 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-483 -attr oid 481 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-484 -attr oid 482 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-485 -attr oid 483 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-486 -attr oid 484 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-487 -attr oid 485 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-488 -attr oid 486 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-489 -attr oid 487 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-490 -attr oid 488 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-491 -attr oid 489 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-492 -attr oid 490 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-493 -attr oid 491 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-494 -attr oid 492 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-495 -attr oid 493 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-496 -attr oid 494 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-497 -attr oid 495 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-498 -attr oid 496 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-499 -attr oid 497 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-500 -attr oid 498 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-501 -attr oid 499 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-502 -attr oid 500 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-503 -attr oid 501 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-504 -attr oid 502 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-505 -attr oid 503 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-506 -attr oid 504 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-507 -attr oid 505 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-508 -attr oid 506 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-509 -attr oid 507 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-510 -attr oid 508 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-511 -attr oid 509 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-512 -attr oid 510 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-513 -attr oid 511 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-514 -attr oid 512 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-515 -attr oid 513 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-516 -attr oid 514 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-517 -attr oid 515 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-518 -attr oid 516 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-519 -attr oid 517 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-520 -attr oid 518 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-521 -attr oid 519 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-522 -attr oid 520 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-523 -attr oid 521 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-524 -attr oid 522 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-525 -attr oid 523 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-526 -attr oid 524 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-527 -attr oid 525 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-528 -attr oid 526 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-529 -attr oid 527 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-530 -attr oid 528 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-531 -attr oid 529 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-532 -attr oid 530 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-533 -attr oid 531 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-534 -attr oid 532 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-535 -attr oid 533 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-536 -attr oid 534 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-537 -attr oid 535 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-538 -attr oid 536 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-539 -attr oid 537 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-540 -attr oid 538 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-541 -attr oid 539 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-542 -attr oid 540 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-543 -attr oid 541 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-544 -attr oid 542 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-545 -attr oid 543 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-546 -attr oid 544 -attr vt d
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-547 -attr oid 545 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-548 -attr oid 546 -attr vt d
load net {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-549 -attr oid 547 -attr vt d
load net {twiddle:rsci.oswt} -port {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-550 -attr oid 548 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-551 -attr oid 549 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-552 -attr oid 550 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-553 -attr oid 551 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(0)} -port {twiddle:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle:rsci.s_raddr.core(1)} -port {twiddle:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle:rsci.s_raddr.core(2)} -port {twiddle:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle:rsci.s_raddr.core(3)} -port {twiddle:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle:rsci.s_raddr.core(4)} -port {twiddle:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle:rsci.s_raddr.core(5)} -port {twiddle:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle:rsci.s_raddr.core(6)} -port {twiddle:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle:rsci.s_raddr.core(7)} -port {twiddle:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle:rsci.s_raddr.core(8)} -port {twiddle:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle:rsci.s_raddr.core(9)} -port {twiddle:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle:rsci.s_raddr.core} 10 {twiddle:rsci.s_raddr.core(0)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-554 -attr oid 552 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 32 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-555 -attr oid 553 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(0)} -port {twiddle:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -port {twiddle:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -port {twiddle:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -port {twiddle:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -port {twiddle:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -port {twiddle:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -port {twiddle:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -port {twiddle:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -port {twiddle:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -port {twiddle:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -port {twiddle:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -port {twiddle:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -port {twiddle:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -port {twiddle:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -port {twiddle:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -port {twiddle:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -port {twiddle:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -port {twiddle:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -port {twiddle:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -port {twiddle:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -port {twiddle:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -port {twiddle:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -port {twiddle:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -port {twiddle:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -port {twiddle:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -port {twiddle:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -port {twiddle:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -port {twiddle:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -port {twiddle:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -port {twiddle:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -port {twiddle:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -port {twiddle:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load inst "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-556 -attr oid 554 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.120001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl"
load net {core.wen} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-557 -attr oid 555 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/core.wen}
load net {twiddle:rsci.oswt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-558 -attr oid 556 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.oswt}
load net {twiddle:rsci.biwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-559 -attr oid 557 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-560 -attr oid 558 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-561 -attr oid 559 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_re.core.sct} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-562 -attr oid 560 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_rrdy} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_ctrl:inst" {twiddle:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-563 -attr oid 561 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_rrdy}
load inst "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-564 -attr oid 562 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst} -attr area 45.003000 -attr delay 0.950001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp"
load net {clk} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-565 -attr oid 563 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/clk}
load net {rst} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-566 -attr oid 564 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/rst}
load net {twiddle:rsci.oswt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-567 -attr oid 565 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.oswt}
load net {twiddle:rsci.wen_comp} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-568 -attr oid 566 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.wen_comp}
load net {twiddle:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(1)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(2)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(3)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(4)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(5)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(6)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(7)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(8)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_raddr.core(9)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr.core}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.biwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-569 -attr oid 567 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.biwt}
load net {twiddle:rsci.bdwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-570 -attr oid 568 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.bdwt}
load net {twiddle:rsci.bcwt} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-571 -attr oid 569 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.bcwt}
load net {twiddle:rsci.s_raddr(0)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_re.core.sct} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-572 -attr oid 570 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {twiddle:rsci.s_din(0)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp:inst" {twiddle:rsci.s_din(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load inst "twiddle:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-573 -attr oid 571 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci} -attr area 960.000000 -attr delay 0.950000 -attr qmod "amba.ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)"
load net {clk} -pin  "twiddle:rsci" {ACLK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-574 -attr oid 572 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/clk}
load net {PWR} -pin  "twiddle:rsci" {ARESETn} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-575 -attr oid 573 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/1}
load net {twiddle:rsc.AWID} -pin  "twiddle:rsci" {AWID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWID}
load net {twiddle:rsc.AWADDR(0)} -pin  "twiddle:rsci" {AWADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "twiddle:rsci" {AWADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "twiddle:rsci" {AWADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "twiddle:rsci" {AWADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "twiddle:rsci" {AWADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "twiddle:rsci" {AWADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "twiddle:rsci" {AWADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "twiddle:rsci" {AWADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "twiddle:rsci" {AWADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "twiddle:rsci" {AWADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "twiddle:rsci" {AWADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "twiddle:rsci" {AWADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWLEN(0)} -pin  "twiddle:rsci" {AWLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "twiddle:rsci" {AWLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "twiddle:rsci" {AWLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "twiddle:rsci" {AWLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "twiddle:rsci" {AWLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "twiddle:rsci" {AWLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "twiddle:rsci" {AWLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "twiddle:rsci" {AWLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWSIZE(0)} -pin  "twiddle:rsci" {AWSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "twiddle:rsci" {AWSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "twiddle:rsci" {AWSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWBURST(0)} -pin  "twiddle:rsci" {AWBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "twiddle:rsci" {AWBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWLOCK} -pin  "twiddle:rsci" {AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-576 -attr oid 574 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWCACHE(0)} -pin  "twiddle:rsci" {AWCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "twiddle:rsci" {AWCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "twiddle:rsci" {AWCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "twiddle:rsci" {AWCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWPROT(0)} -pin  "twiddle:rsci" {AWPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "twiddle:rsci" {AWPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "twiddle:rsci" {AWPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWQOS(0)} -pin  "twiddle:rsci" {AWQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "twiddle:rsci" {AWQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "twiddle:rsci" {AWQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "twiddle:rsci" {AWQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWREGION(0)} -pin  "twiddle:rsci" {AWREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "twiddle:rsci" {AWREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "twiddle:rsci" {AWREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "twiddle:rsci" {AWREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWUSER} -pin  "twiddle:rsci" {AWUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWVALID} -pin  "twiddle:rsci" {AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-577 -attr oid 575 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWREADY} -pin  "twiddle:rsci" {AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-578 -attr oid 576 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.AWREADY}
load net {twiddle:rsc.WDATA(0)} -pin  "twiddle:rsci" {WDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "twiddle:rsci" {WDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "twiddle:rsci" {WDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "twiddle:rsci" {WDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "twiddle:rsci" {WDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "twiddle:rsci" {WDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "twiddle:rsci" {WDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "twiddle:rsci" {WDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "twiddle:rsci" {WDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "twiddle:rsci" {WDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "twiddle:rsci" {WDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "twiddle:rsci" {WDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "twiddle:rsci" {WDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "twiddle:rsci" {WDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "twiddle:rsci" {WDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "twiddle:rsci" {WDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "twiddle:rsci" {WDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "twiddle:rsci" {WDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "twiddle:rsci" {WDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "twiddle:rsci" {WDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "twiddle:rsci" {WDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "twiddle:rsci" {WDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "twiddle:rsci" {WDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "twiddle:rsci" {WDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "twiddle:rsci" {WDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "twiddle:rsci" {WDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "twiddle:rsci" {WDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "twiddle:rsci" {WDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "twiddle:rsci" {WDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "twiddle:rsci" {WDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "twiddle:rsci" {WDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "twiddle:rsci" {WDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WDATA}
load net {twiddle:rsc.WSTRB(0)} -pin  "twiddle:rsci" {WSTRB(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "twiddle:rsci" {WSTRB(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "twiddle:rsci" {WSTRB(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "twiddle:rsci" {WSTRB(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WLAST} -pin  "twiddle:rsci" {WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-579 -attr oid 577 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WLAST}
load net {twiddle:rsc.WUSER} -pin  "twiddle:rsci" {WUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WUSER}
load net {twiddle:rsc.WVALID} -pin  "twiddle:rsci" {WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-580 -attr oid 578 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WVALID}
load net {twiddle:rsc.WREADY} -pin  "twiddle:rsci" {WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-581 -attr oid 579 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.WREADY}
load net {twiddle:rsc.BID} -pin  "twiddle:rsci" {BID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BID}
load net {twiddle:rsc.BRESP(0)} -pin  "twiddle:rsci" {BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "twiddle:rsci" {BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BRESP}
load net {twiddle:rsc.BUSER} -pin  "twiddle:rsci" {BUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BUSER}
load net {twiddle:rsc.BVALID} -pin  "twiddle:rsci" {BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-582 -attr oid 580 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BVALID}
load net {twiddle:rsc.BREADY} -pin  "twiddle:rsci" {BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-583 -attr oid 581 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.BREADY}
load net {twiddle:rsc.ARID} -pin  "twiddle:rsci" {ARID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARID}
load net {twiddle:rsc.ARADDR(0)} -pin  "twiddle:rsci" {ARADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "twiddle:rsci" {ARADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "twiddle:rsci" {ARADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "twiddle:rsci" {ARADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "twiddle:rsci" {ARADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "twiddle:rsci" {ARADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "twiddle:rsci" {ARADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "twiddle:rsci" {ARADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "twiddle:rsci" {ARADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "twiddle:rsci" {ARADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "twiddle:rsci" {ARADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "twiddle:rsci" {ARADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARLEN(0)} -pin  "twiddle:rsci" {ARLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "twiddle:rsci" {ARLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "twiddle:rsci" {ARLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "twiddle:rsci" {ARLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "twiddle:rsci" {ARLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "twiddle:rsci" {ARLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "twiddle:rsci" {ARLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "twiddle:rsci" {ARLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARSIZE(0)} -pin  "twiddle:rsci" {ARSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "twiddle:rsci" {ARSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "twiddle:rsci" {ARSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARBURST(0)} -pin  "twiddle:rsci" {ARBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "twiddle:rsci" {ARBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARLOCK} -pin  "twiddle:rsci" {ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-584 -attr oid 582 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARCACHE(0)} -pin  "twiddle:rsci" {ARCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "twiddle:rsci" {ARCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "twiddle:rsci" {ARCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "twiddle:rsci" {ARCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARPROT(0)} -pin  "twiddle:rsci" {ARPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "twiddle:rsci" {ARPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "twiddle:rsci" {ARPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARQOS(0)} -pin  "twiddle:rsci" {ARQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "twiddle:rsci" {ARQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "twiddle:rsci" {ARQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "twiddle:rsci" {ARQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARREGION(0)} -pin  "twiddle:rsci" {ARREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "twiddle:rsci" {ARREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "twiddle:rsci" {ARREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "twiddle:rsci" {ARREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARUSER} -pin  "twiddle:rsci" {ARUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARVALID} -pin  "twiddle:rsci" {ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-585 -attr oid 583 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARREADY} -pin  "twiddle:rsci" {ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-586 -attr oid 584 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.ARREADY}
load net {twiddle:rsc.RID} -pin  "twiddle:rsci" {RID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RID}
load net {twiddle:rsc.RDATA(0)} -pin  "twiddle:rsci" {RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "twiddle:rsci" {RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "twiddle:rsci" {RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "twiddle:rsci" {RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "twiddle:rsci" {RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "twiddle:rsci" {RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "twiddle:rsci" {RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "twiddle:rsci" {RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "twiddle:rsci" {RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "twiddle:rsci" {RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "twiddle:rsci" {RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "twiddle:rsci" {RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "twiddle:rsci" {RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "twiddle:rsci" {RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "twiddle:rsci" {RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "twiddle:rsci" {RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "twiddle:rsci" {RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "twiddle:rsci" {RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "twiddle:rsci" {RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "twiddle:rsci" {RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "twiddle:rsci" {RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "twiddle:rsci" {RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "twiddle:rsci" {RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "twiddle:rsci" {RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "twiddle:rsci" {RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "twiddle:rsci" {RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "twiddle:rsci" {RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "twiddle:rsci" {RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "twiddle:rsci" {RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "twiddle:rsci" {RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "twiddle:rsci" {RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "twiddle:rsci" {RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RDATA}
load net {twiddle:rsc.RRESP(0)} -pin  "twiddle:rsci" {RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "twiddle:rsci" {RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RRESP}
load net {twiddle:rsc.RLAST} -pin  "twiddle:rsci" {RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-587 -attr oid 585 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RLAST}
load net {twiddle:rsc.RUSER} -pin  "twiddle:rsci" {RUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RUSER}
load net {twiddle:rsc.RVALID} -pin  "twiddle:rsci" {RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-588 -attr oid 586 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RVALID}
load net {twiddle:rsc.RREADY} -pin  "twiddle:rsci" {RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-589 -attr oid 587 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.RREADY}
load net {twiddle:rsci.s_re.core.sct} -pin  "twiddle:rsci" {s_re} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-590 -attr oid 588 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_re.core.sct}
load net {GND} -pin  "twiddle:rsci" {s_we} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-591 -attr oid 589 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0}
load net {twiddle:rsci.s_raddr(0)} -pin  "twiddle:rsci" {s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(1)} -pin  "twiddle:rsci" {s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(2)} -pin  "twiddle:rsci" {s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(3)} -pin  "twiddle:rsci" {s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(4)} -pin  "twiddle:rsci" {s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(5)} -pin  "twiddle:rsci" {s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(6)} -pin  "twiddle:rsci" {s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(7)} -pin  "twiddle:rsci" {s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(8)} -pin  "twiddle:rsci" {s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {twiddle:rsci.s_raddr(9)} -pin  "twiddle:rsci" {s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_raddr}
load net {GND} -pin  "twiddle:rsci" {s_waddr(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {GND} -pin  "twiddle:rsci" {s_waddr(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#60}
load net {twiddle:rsci.s_din(0)} -pin  "twiddle:rsci" {s_din(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(1)} -pin  "twiddle:rsci" {s_din(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(2)} -pin  "twiddle:rsci" {s_din(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(3)} -pin  "twiddle:rsci" {s_din(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(4)} -pin  "twiddle:rsci" {s_din(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(5)} -pin  "twiddle:rsci" {s_din(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(6)} -pin  "twiddle:rsci" {s_din(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(7)} -pin  "twiddle:rsci" {s_din(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(8)} -pin  "twiddle:rsci" {s_din(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(9)} -pin  "twiddle:rsci" {s_din(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(10)} -pin  "twiddle:rsci" {s_din(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(11)} -pin  "twiddle:rsci" {s_din(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(12)} -pin  "twiddle:rsci" {s_din(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(13)} -pin  "twiddle:rsci" {s_din(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(14)} -pin  "twiddle:rsci" {s_din(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(15)} -pin  "twiddle:rsci" {s_din(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(16)} -pin  "twiddle:rsci" {s_din(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(17)} -pin  "twiddle:rsci" {s_din(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(18)} -pin  "twiddle:rsci" {s_din(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(19)} -pin  "twiddle:rsci" {s_din(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(20)} -pin  "twiddle:rsci" {s_din(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(21)} -pin  "twiddle:rsci" {s_din(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(22)} -pin  "twiddle:rsci" {s_din(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(23)} -pin  "twiddle:rsci" {s_din(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(24)} -pin  "twiddle:rsci" {s_din(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(25)} -pin  "twiddle:rsci" {s_din(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(26)} -pin  "twiddle:rsci" {s_din(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(27)} -pin  "twiddle:rsci" {s_din(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(28)} -pin  "twiddle:rsci" {s_din(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(29)} -pin  "twiddle:rsci" {s_din(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(30)} -pin  "twiddle:rsci" {s_din(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {twiddle:rsci.s_din(31)} -pin  "twiddle:rsci" {s_din(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_din}
load net {GND} -pin  "twiddle:rsci" {s_dout(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(10)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(11)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(12)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(13)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(14)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(15)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(16)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(17)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(18)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(19)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(20)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(21)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(22)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(23)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(24)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(25)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(26)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(27)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(28)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(29)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(30)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {GND} -pin  "twiddle:rsci" {s_dout(31)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/0#61}
load net {twiddle:rsci.s_rrdy} -pin  "twiddle:rsci" {s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-592 -attr oid 590 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_rrdy}
load net {twiddle:rsci.s_wrdy} -pin  "twiddle:rsci" {s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-593 -attr oid 591 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsci.s_wrdy}
load net {twiddle:rsc.is_idle} -pin  "twiddle:rsci" {is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-594 -attr oid 592 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.is_idle}
load net {twiddle:rsc.tr_write_done} -pin  "twiddle:rsci" {tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-595 -attr oid 593 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.s_tdone} -pin  "twiddle:rsci" {s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-596 -attr oid 594 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci/twiddle:rsc.s_tdone}
### END MODULE 

module new "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-597 -attr oid 595 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/core.wen}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-598 -attr oid 596 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.biwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-599 -attr oid 597 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-600 -attr oid 598 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.bcwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-601 -attr oid 599 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bcwt}
load port {twiddle_h:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-602 -attr oid 600 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.s_re.core.sct}
load port {twiddle_h:rsci.s_rrdy} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-603 -attr oid 601 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.s_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-604 -attr oid 602 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-605 -attr oid 603 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-606 -attr oid 604 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-607 -attr oid 605 -attr vt d
load net {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-608 -attr oid 606 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-609 -attr oid 607 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-610 -attr oid 608 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-611 -attr oid 609 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-612 -attr oid 610 -attr vt d
load net {twiddle_h:rsci.bcwt} -port {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-613 -attr oid 611 -attr vt d
load net {twiddle_h:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-614 -attr oid 612 -attr vt d
load net {twiddle_h:rsci.ogwt} -port {twiddle_h:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-615 -attr oid 613 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.s_re.core.sct}
load net {twiddle_h:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-616 -attr oid 614 -attr vt d
load net {twiddle_h:rsci.s_rrdy} -port {twiddle_h:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-617 -attr oid 615 -attr vt d
load inst "INNER_LOOP:tf_h:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-618 -attr oid 616 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "INNER_LOOP:tf_h:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {core.wen} -pin  "INNER_LOOP:tf_h:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/core.wen}
load net {twiddle_h:rsci.bdwt} -pin  "INNER_LOOP:tf_h:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bdwt}
load inst "INNER_LOOP:tf_h:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-619 -attr oid 617 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.ogwt} -pin  "INNER_LOOP:tf_h:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.ogwt}
load net {twiddle_h:rsci.s_rrdy} -pin  "INNER_LOOP:tf_h:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.s_rrdy}
load net {twiddle_h:rsci.biwt} -pin  "INNER_LOOP:tf_h:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.biwt}
load inst "INNER_LOOP:tf_h:not#1" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-620 -attr oid 618 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {twiddle_h:rsci.bcwt} -pin  "INNER_LOOP:tf_h:not#1" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.bcwt}
load net {INNER_LOOP:tf_h:not#1.itm} -pin  "INNER_LOOP:tf_h:not#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:not#1.itm}
load inst "INNER_LOOP:tf_h:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-621 -attr oid 619 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle_h:rsci.oswt} -pin  "INNER_LOOP:tf_h:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.oswt}
load net {INNER_LOOP:tf_h:not#1.itm} -pin  "INNER_LOOP:tf_h:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/INNER_LOOP:tf_h:not#1.itm}
load net {twiddle_h:rsci.ogwt} -pin  "INNER_LOOP:tf_h:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl/twiddle_h:rsci.ogwt}
### END MODULE 

module new "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-622 -attr oid 620 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-623 -attr oid 621 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/rst}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-624 -attr oid 622 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-625 -attr oid 623 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp}
load portBus twiddle_h:rsci.s_raddr.core(9:0) input 10 {twiddle_h:rsci.s_raddr.core(9)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-626 -attr oid 624 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load portBus twiddle_h:rsci.s_din.mxwt(31:0) output 32 {twiddle_h:rsci.s_din.mxwt(31)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-627 -attr oid 625 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load port {twiddle_h:rsci.biwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-628 -attr oid 626 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load port {twiddle_h:rsci.bdwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-629 -attr oid 627 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load port {twiddle_h:rsci.bcwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-630 -attr oid 628 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load portBus twiddle_h:rsci.s_raddr(9:0) output 10 {twiddle_h:rsci.s_raddr(9)} {twiddle_h:rsci.s_raddr(8)} {twiddle_h:rsci.s_raddr(7)} {twiddle_h:rsci.s_raddr(6)} {twiddle_h:rsci.s_raddr(5)} {twiddle_h:rsci.s_raddr(4)} {twiddle_h:rsci.s_raddr(3)} {twiddle_h:rsci.s_raddr(2)} {twiddle_h:rsci.s_raddr(1)} {twiddle_h:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-631 -attr oid 629 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load port {twiddle_h:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-632 -attr oid 630 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core.sct}
load portBus twiddle_h:rsci.s_din(31:0) input 32 {twiddle_h:rsci.s_din(31)} {twiddle_h:rsci.s_din(30)} {twiddle_h:rsci.s_din(29)} {twiddle_h:rsci.s_din(28)} {twiddle_h:rsci.s_din(27)} {twiddle_h:rsci.s_din(26)} {twiddle_h:rsci.s_din(25)} {twiddle_h:rsci.s_din(24)} {twiddle_h:rsci.s_din(23)} {twiddle_h:rsci.s_din(22)} {twiddle_h:rsci.s_din(21)} {twiddle_h:rsci.s_din(20)} {twiddle_h:rsci.s_din(19)} {twiddle_h:rsci.s_din(18)} {twiddle_h:rsci.s_din(17)} {twiddle_h:rsci.s_din(16)} {twiddle_h:rsci.s_din(15)} {twiddle_h:rsci.s_din(14)} {twiddle_h:rsci.s_din(13)} {twiddle_h:rsci.s_din(12)} {twiddle_h:rsci.s_din(11)} {twiddle_h:rsci.s_din(10)} {twiddle_h:rsci.s_din(9)} {twiddle_h:rsci.s_din(8)} {twiddle_h:rsci.s_din(7)} {twiddle_h:rsci.s_din(6)} {twiddle_h:rsci.s_din(5)} {twiddle_h:rsci.s_din(4)} {twiddle_h:rsci.s_din(3)} {twiddle_h:rsci.s_din(2)} {twiddle_h:rsci.s_din(1)} {twiddle_h:rsci.s_din(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-633 -attr oid 631 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {twiddle_h:rsci.s_din.bfwt(0)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(1)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(2)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(3)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(4)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(5)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(6)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(7)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(8)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(9)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(10)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(11)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(12)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(13)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(14)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(15)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(16)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(17)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(18)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(19)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(20)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(21)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(22)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(23)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(24)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(25)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(26)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(27)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(28)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(29)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(30)} -attr vt d
load net {twiddle_h:rsci.s_din.bfwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din.bfwt} 32 {twiddle_h:rsci.s_din.bfwt(0)} {twiddle_h:rsci.s_din.bfwt(1)} {twiddle_h:rsci.s_din.bfwt(2)} {twiddle_h:rsci.s_din.bfwt(3)} {twiddle_h:rsci.s_din.bfwt(4)} {twiddle_h:rsci.s_din.bfwt(5)} {twiddle_h:rsci.s_din.bfwt(6)} {twiddle_h:rsci.s_din.bfwt(7)} {twiddle_h:rsci.s_din.bfwt(8)} {twiddle_h:rsci.s_din.bfwt(9)} {twiddle_h:rsci.s_din.bfwt(10)} {twiddle_h:rsci.s_din.bfwt(11)} {twiddle_h:rsci.s_din.bfwt(12)} {twiddle_h:rsci.s_din.bfwt(13)} {twiddle_h:rsci.s_din.bfwt(14)} {twiddle_h:rsci.s_din.bfwt(15)} {twiddle_h:rsci.s_din.bfwt(16)} {twiddle_h:rsci.s_din.bfwt(17)} {twiddle_h:rsci.s_din.bfwt(18)} {twiddle_h:rsci.s_din.bfwt(19)} {twiddle_h:rsci.s_din.bfwt(20)} {twiddle_h:rsci.s_din.bfwt(21)} {twiddle_h:rsci.s_din.bfwt(22)} {twiddle_h:rsci.s_din.bfwt(23)} {twiddle_h:rsci.s_din.bfwt(24)} {twiddle_h:rsci.s_din.bfwt(25)} {twiddle_h:rsci.s_din.bfwt(26)} {twiddle_h:rsci.s_din.bfwt(27)} {twiddle_h:rsci.s_din.bfwt(28)} {twiddle_h:rsci.s_din.bfwt(29)} {twiddle_h:rsci.s_din.bfwt(30)} {twiddle_h:rsci.s_din.bfwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-634 -attr oid 632 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {INNER_LOOP:tf_h:exs.itm(0)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(1)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(2)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(3)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(4)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(5)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(6)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(7)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(8)} -attr vt d
load net {INNER_LOOP:tf_h:exs.itm(9)} -attr vt d
load netBundle {INNER_LOOP:tf_h:exs.itm} 10 {INNER_LOOP:tf_h:exs.itm(0)} {INNER_LOOP:tf_h:exs.itm(1)} {INNER_LOOP:tf_h:exs.itm(2)} {INNER_LOOP:tf_h:exs.itm(3)} {INNER_LOOP:tf_h:exs.itm(4)} {INNER_LOOP:tf_h:exs.itm(5)} {INNER_LOOP:tf_h:exs.itm(6)} {INNER_LOOP:tf_h:exs.itm(7)} {INNER_LOOP:tf_h:exs.itm(8)} {INNER_LOOP:tf_h:exs.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-635 -attr oid 633 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-636 -attr oid 634 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-637 -attr oid 635 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-638 -attr oid 636 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-639 -attr oid 637 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-640 -attr oid 638 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-641 -attr oid 639 -attr vt d
load net {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-642 -attr oid 640 -attr vt d
load net {twiddle_h:rsci.wen_comp} -port {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-643 -attr oid 641 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp}
load net {twiddle_h:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr.core} 10 {twiddle_h:rsci.s_raddr.core(0)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-644 -attr oid 642 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(0)} -port {twiddle_h:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(1)} -port {twiddle_h:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(2)} -port {twiddle_h:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(3)} -port {twiddle_h:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(4)} -port {twiddle_h:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(5)} -port {twiddle_h:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(6)} -port {twiddle_h:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(7)} -port {twiddle_h:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(8)} -port {twiddle_h:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(9)} -port {twiddle_h:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr.core} 10 {twiddle_h:rsci.s_raddr.core(0)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-645 -attr oid 643 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din.mxwt} 32 {twiddle_h:rsci.s_din.mxwt(0)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-646 -attr oid 644 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(0)} -port {twiddle_h:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -port {twiddle_h:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -port {twiddle_h:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -port {twiddle_h:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -port {twiddle_h:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -port {twiddle_h:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -port {twiddle_h:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -port {twiddle_h:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -port {twiddle_h:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -port {twiddle_h:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -port {twiddle_h:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -port {twiddle_h:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -port {twiddle_h:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -port {twiddle_h:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -port {twiddle_h:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -port {twiddle_h:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -port {twiddle_h:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -port {twiddle_h:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -port {twiddle_h:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -port {twiddle_h:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -port {twiddle_h:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -port {twiddle_h:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -port {twiddle_h:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -port {twiddle_h:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -port {twiddle_h:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -port {twiddle_h:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -port {twiddle_h:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -port {twiddle_h:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -port {twiddle_h:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -port {twiddle_h:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -port {twiddle_h:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -port {twiddle_h:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-647 -attr oid 645 -attr vt d
load net {twiddle_h:rsci.biwt} -port {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-648 -attr oid 646 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-649 -attr oid 647 -attr vt d
load net {twiddle_h:rsci.bdwt} -port {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-650 -attr oid 648 -attr vt d
load net {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-651 -attr oid 649 -attr vt d
load net {twiddle_h:rsci.bcwt} -port {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-652 -attr oid 650 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.s_raddr(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr} 10 {twiddle_h:rsci.s_raddr(0)} {twiddle_h:rsci.s_raddr(1)} {twiddle_h:rsci.s_raddr(2)} {twiddle_h:rsci.s_raddr(3)} {twiddle_h:rsci.s_raddr(4)} {twiddle_h:rsci.s_raddr(5)} {twiddle_h:rsci.s_raddr(6)} {twiddle_h:rsci.s_raddr(7)} {twiddle_h:rsci.s_raddr(8)} {twiddle_h:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-653 -attr oid 651 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(0)} -port {twiddle_h:rsci.s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(1)} -port {twiddle_h:rsci.s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(2)} -port {twiddle_h:rsci.s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(3)} -port {twiddle_h:rsci.s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(4)} -port {twiddle_h:rsci.s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(5)} -port {twiddle_h:rsci.s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(6)} -port {twiddle_h:rsci.s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(7)} -port {twiddle_h:rsci.s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(8)} -port {twiddle_h:rsci.s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(9)} -port {twiddle_h:rsci.s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-654 -attr oid 652 -attr vt d
load net {twiddle_h:rsci.s_raddr.core.sct} -port {twiddle_h:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-655 -attr oid 653 -attr vt d
load net {twiddle_h:rsci.s_din(0)} -attr vt d
load net {twiddle_h:rsci.s_din(1)} -attr vt d
load net {twiddle_h:rsci.s_din(2)} -attr vt d
load net {twiddle_h:rsci.s_din(3)} -attr vt d
load net {twiddle_h:rsci.s_din(4)} -attr vt d
load net {twiddle_h:rsci.s_din(5)} -attr vt d
load net {twiddle_h:rsci.s_din(6)} -attr vt d
load net {twiddle_h:rsci.s_din(7)} -attr vt d
load net {twiddle_h:rsci.s_din(8)} -attr vt d
load net {twiddle_h:rsci.s_din(9)} -attr vt d
load net {twiddle_h:rsci.s_din(10)} -attr vt d
load net {twiddle_h:rsci.s_din(11)} -attr vt d
load net {twiddle_h:rsci.s_din(12)} -attr vt d
load net {twiddle_h:rsci.s_din(13)} -attr vt d
load net {twiddle_h:rsci.s_din(14)} -attr vt d
load net {twiddle_h:rsci.s_din(15)} -attr vt d
load net {twiddle_h:rsci.s_din(16)} -attr vt d
load net {twiddle_h:rsci.s_din(17)} -attr vt d
load net {twiddle_h:rsci.s_din(18)} -attr vt d
load net {twiddle_h:rsci.s_din(19)} -attr vt d
load net {twiddle_h:rsci.s_din(20)} -attr vt d
load net {twiddle_h:rsci.s_din(21)} -attr vt d
load net {twiddle_h:rsci.s_din(22)} -attr vt d
load net {twiddle_h:rsci.s_din(23)} -attr vt d
load net {twiddle_h:rsci.s_din(24)} -attr vt d
load net {twiddle_h:rsci.s_din(25)} -attr vt d
load net {twiddle_h:rsci.s_din(26)} -attr vt d
load net {twiddle_h:rsci.s_din(27)} -attr vt d
load net {twiddle_h:rsci.s_din(28)} -attr vt d
load net {twiddle_h:rsci.s_din(29)} -attr vt d
load net {twiddle_h:rsci.s_din(30)} -attr vt d
load net {twiddle_h:rsci.s_din(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din} 32 {twiddle_h:rsci.s_din(0)} {twiddle_h:rsci.s_din(1)} {twiddle_h:rsci.s_din(2)} {twiddle_h:rsci.s_din(3)} {twiddle_h:rsci.s_din(4)} {twiddle_h:rsci.s_din(5)} {twiddle_h:rsci.s_din(6)} {twiddle_h:rsci.s_din(7)} {twiddle_h:rsci.s_din(8)} {twiddle_h:rsci.s_din(9)} {twiddle_h:rsci.s_din(10)} {twiddle_h:rsci.s_din(11)} {twiddle_h:rsci.s_din(12)} {twiddle_h:rsci.s_din(13)} {twiddle_h:rsci.s_din(14)} {twiddle_h:rsci.s_din(15)} {twiddle_h:rsci.s_din(16)} {twiddle_h:rsci.s_din(17)} {twiddle_h:rsci.s_din(18)} {twiddle_h:rsci.s_din(19)} {twiddle_h:rsci.s_din(20)} {twiddle_h:rsci.s_din(21)} {twiddle_h:rsci.s_din(22)} {twiddle_h:rsci.s_din(23)} {twiddle_h:rsci.s_din(24)} {twiddle_h:rsci.s_din(25)} {twiddle_h:rsci.s_din(26)} {twiddle_h:rsci.s_din(27)} {twiddle_h:rsci.s_din(28)} {twiddle_h:rsci.s_din(29)} {twiddle_h:rsci.s_din(30)} {twiddle_h:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-656 -attr oid 654 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(0)} -port {twiddle_h:rsci.s_din(0)} -attr vt d
load net {twiddle_h:rsci.s_din(1)} -port {twiddle_h:rsci.s_din(1)} -attr vt d
load net {twiddle_h:rsci.s_din(2)} -port {twiddle_h:rsci.s_din(2)} -attr vt d
load net {twiddle_h:rsci.s_din(3)} -port {twiddle_h:rsci.s_din(3)} -attr vt d
load net {twiddle_h:rsci.s_din(4)} -port {twiddle_h:rsci.s_din(4)} -attr vt d
load net {twiddle_h:rsci.s_din(5)} -port {twiddle_h:rsci.s_din(5)} -attr vt d
load net {twiddle_h:rsci.s_din(6)} -port {twiddle_h:rsci.s_din(6)} -attr vt d
load net {twiddle_h:rsci.s_din(7)} -port {twiddle_h:rsci.s_din(7)} -attr vt d
load net {twiddle_h:rsci.s_din(8)} -port {twiddle_h:rsci.s_din(8)} -attr vt d
load net {twiddle_h:rsci.s_din(9)} -port {twiddle_h:rsci.s_din(9)} -attr vt d
load net {twiddle_h:rsci.s_din(10)} -port {twiddle_h:rsci.s_din(10)} -attr vt d
load net {twiddle_h:rsci.s_din(11)} -port {twiddle_h:rsci.s_din(11)} -attr vt d
load net {twiddle_h:rsci.s_din(12)} -port {twiddle_h:rsci.s_din(12)} -attr vt d
load net {twiddle_h:rsci.s_din(13)} -port {twiddle_h:rsci.s_din(13)} -attr vt d
load net {twiddle_h:rsci.s_din(14)} -port {twiddle_h:rsci.s_din(14)} -attr vt d
load net {twiddle_h:rsci.s_din(15)} -port {twiddle_h:rsci.s_din(15)} -attr vt d
load net {twiddle_h:rsci.s_din(16)} -port {twiddle_h:rsci.s_din(16)} -attr vt d
load net {twiddle_h:rsci.s_din(17)} -port {twiddle_h:rsci.s_din(17)} -attr vt d
load net {twiddle_h:rsci.s_din(18)} -port {twiddle_h:rsci.s_din(18)} -attr vt d
load net {twiddle_h:rsci.s_din(19)} -port {twiddle_h:rsci.s_din(19)} -attr vt d
load net {twiddle_h:rsci.s_din(20)} -port {twiddle_h:rsci.s_din(20)} -attr vt d
load net {twiddle_h:rsci.s_din(21)} -port {twiddle_h:rsci.s_din(21)} -attr vt d
load net {twiddle_h:rsci.s_din(22)} -port {twiddle_h:rsci.s_din(22)} -attr vt d
load net {twiddle_h:rsci.s_din(23)} -port {twiddle_h:rsci.s_din(23)} -attr vt d
load net {twiddle_h:rsci.s_din(24)} -port {twiddle_h:rsci.s_din(24)} -attr vt d
load net {twiddle_h:rsci.s_din(25)} -port {twiddle_h:rsci.s_din(25)} -attr vt d
load net {twiddle_h:rsci.s_din(26)} -port {twiddle_h:rsci.s_din(26)} -attr vt d
load net {twiddle_h:rsci.s_din(27)} -port {twiddle_h:rsci.s_din(27)} -attr vt d
load net {twiddle_h:rsci.s_din(28)} -port {twiddle_h:rsci.s_din(28)} -attr vt d
load net {twiddle_h:rsci.s_din(29)} -port {twiddle_h:rsci.s_din(29)} -attr vt d
load net {twiddle_h:rsci.s_din(30)} -port {twiddle_h:rsci.s_din(30)} -attr vt d
load net {twiddle_h:rsci.s_din(31)} -port {twiddle_h:rsci.s_din(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din} 32 {twiddle_h:rsci.s_din(0)} {twiddle_h:rsci.s_din(1)} {twiddle_h:rsci.s_din(2)} {twiddle_h:rsci.s_din(3)} {twiddle_h:rsci.s_din(4)} {twiddle_h:rsci.s_din(5)} {twiddle_h:rsci.s_din(6)} {twiddle_h:rsci.s_din(7)} {twiddle_h:rsci.s_din(8)} {twiddle_h:rsci.s_din(9)} {twiddle_h:rsci.s_din(10)} {twiddle_h:rsci.s_din(11)} {twiddle_h:rsci.s_din(12)} {twiddle_h:rsci.s_din(13)} {twiddle_h:rsci.s_din(14)} {twiddle_h:rsci.s_din(15)} {twiddle_h:rsci.s_din(16)} {twiddle_h:rsci.s_din(17)} {twiddle_h:rsci.s_din(18)} {twiddle_h:rsci.s_din(19)} {twiddle_h:rsci.s_din(20)} {twiddle_h:rsci.s_din(21)} {twiddle_h:rsci.s_din(22)} {twiddle_h:rsci.s_din(23)} {twiddle_h:rsci.s_din(24)} {twiddle_h:rsci.s_din(25)} {twiddle_h:rsci.s_din(26)} {twiddle_h:rsci.s_din(27)} {twiddle_h:rsci.s_din(28)} {twiddle_h:rsci.s_din(29)} {twiddle_h:rsci.s_din(30)} {twiddle_h:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-657 -attr oid 655 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load inst "INNER_LOOP:tf_h:nor#1" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-658 -attr oid 656 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {twiddle_h:rsci.bcwt} -pin  "INNER_LOOP:tf_h:nor#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.biwt} -pin  "INNER_LOOP:tf_h:nor#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {INNER_LOOP:tf_h:nor#1.itm} -pin  "INNER_LOOP:tf_h:nor#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor#1.itm}
load inst "INNER_LOOP:tf_h:nor" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-659 -attr oid 657 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP:tf_h:nor#1.itm} -pin  "INNER_LOOP:tf_h:nor" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor#1.itm}
load net {twiddle_h:rsci.bdwt} -pin  "INNER_LOOP:tf_h:nor" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bdwt}
load net {INNER_LOOP:tf_h:nor.itm} -pin  "INNER_LOOP:tf_h:nor" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor.itm}
load inst "reg(twiddle_h:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-660 -attr oid 658 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {INNER_LOOP:tf_h:nor.itm} -pin  "reg(twiddle_h:rsci.bcwt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:nor.itm}
load net {GND} -pin  "reg(twiddle_h:rsci.bcwt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/0#6}
load net {clk} -pin  "reg(twiddle_h:rsci.bcwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-661 -attr oid 659 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(twiddle_h:rsci.bcwt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/rst}
load net {twiddle_h:rsci.bcwt} -pin  "reg(twiddle_h:rsci.bcwt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load inst "INNER_LOOP:tf_h:not#2" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-662 -attr oid 660 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {twiddle_h:rsci.oswt} -pin  "INNER_LOOP:tf_h:not#2" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.oswt}
load net {INNER_LOOP:tf_h:not#2.itm} -pin  "INNER_LOOP:tf_h:not#2" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:not#2.itm}
load inst "INNER_LOOP:tf_h:or#1" "or(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-663 -attr oid 661 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:or#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,3)"
load net {INNER_LOOP:tf_h:not#2.itm} -pin  "INNER_LOOP:tf_h:or#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:not#2.itm}
load net {twiddle_h:rsci.biwt} -pin  "INNER_LOOP:tf_h:or#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bcwt} -pin  "INNER_LOOP:tf_h:or#1" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.wen_comp} -pin  "INNER_LOOP:tf_h:or#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.wen_comp}
load inst "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" "and(2,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-664 -attr oid 662 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:INNER_LOOP:tf_h:and} -attr area 10.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(10,2)"
load net {twiddle_h:rsci.s_raddr.core(0)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(1)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(2)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(3)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(4)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(5)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(6)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(7)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(8)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(9)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr.core.sct} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:exs.itm}
load net {twiddle_h:rsci.s_raddr(0)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(1)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(2)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(3)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(4)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(5)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(6)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(7)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(8)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(9)} -pin  "INNER_LOOP:tf_h:INNER_LOOP:tf_h:and" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_raddr}
load inst "reg(twiddle_h:rsci.s_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-665 -attr oid 663 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.s_din(0)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(1)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(2)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(3)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(4)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(5)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(6)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(7)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(8)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(9)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(10)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(11)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(12)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(13)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(14)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(15)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(16)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(17)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(18)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(19)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(20)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(21)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(22)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(23)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(24)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(25)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(26)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(27)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(28)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(29)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(30)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(31)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {clk} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-666 -attr oid 664 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/clk}
load net {twiddle_h:rsci.biwt} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.s_din.bfwt(0)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(1)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(2)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(3)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(4)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(5)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(6)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(7)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(8)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(9)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(10)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(11)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(12)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(13)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(14)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(15)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(16)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(17)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(18)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(19)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(20)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(21)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(22)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(23)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(24)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(25)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(26)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(27)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(28)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(29)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(30)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(31)} -pin  "reg(twiddle_h:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load inst "INNER_LOOP:tf_h:mux#1" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-667 -attr oid 665 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/INNER_LOOP:tf_h:mux#1} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {twiddle_h:rsci.s_din(0)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(1)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(2)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(3)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(4)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(5)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(6)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(7)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(8)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(9)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(10)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(11)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(12)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(13)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(14)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(15)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(16)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(17)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(18)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(19)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(20)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(21)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(22)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(23)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(24)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(25)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(26)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(27)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(28)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(29)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(30)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(31)} -pin  "INNER_LOOP:tf_h:mux#1" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din.bfwt(0)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(1)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(2)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(3)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(4)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(5)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(6)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(7)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(8)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(9)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(10)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(11)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(12)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(13)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(14)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(15)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(16)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(17)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(18)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(19)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(20)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(21)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(22)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(23)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(24)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(25)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(26)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(27)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(28)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(29)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(30)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.s_din.bfwt(31)} -pin  "INNER_LOOP:tf_h:mux#1" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.bfwt}
load net {twiddle_h:rsci.bcwt} -pin  "INNER_LOOP:tf_h:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.s_din.mxwt(0)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -pin  "INNER_LOOP:tf_h:mux#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/twiddle_h:rsci.s_din.mxwt}
### END MODULE 

module new "ntt_flat:core:twiddle_h:rsci" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-13 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-668 -attr oid 666 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-669 -attr oid 667 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/rst}
load port {twiddle_h:rsc.s_tdone} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-670 -attr oid 668 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.s_tdone}
load port {twiddle_h:rsc.tr_write_done} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-671 -attr oid 669 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.tr_write_done}
load port {twiddle_h:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-672 -attr oid 670 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RREADY}
load port {twiddle_h:rsc.RVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-673 -attr oid 671 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RVALID}
load port {twiddle_h:rsc.RUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-674 -attr oid 672 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RUSER}
load port {twiddle_h:rsc.RLAST} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-675 -attr oid 673 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RLAST}
load portBus twiddle_h:rsc.RRESP(1:0) input 2 {twiddle_h:rsc.RRESP(1)} {twiddle_h:rsc.RRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-676 -attr oid 674 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load portBus twiddle_h:rsc.RDATA(31:0) input 32 {twiddle_h:rsc.RDATA(31)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-677 -attr oid 675 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load port {twiddle_h:rsc.RID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-678 -attr oid 676 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RID}
load port {twiddle_h:rsc.ARREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-679 -attr oid 677 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREADY}
load port {twiddle_h:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-680 -attr oid 678 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARVALID}
load port {twiddle_h:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-681 -attr oid 679 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARUSER}
load portBus twiddle_h:rsc.ARREGION(3:0) input 4 {twiddle_h:rsc.ARREGION(3)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-682 -attr oid 680 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load portBus twiddle_h:rsc.ARQOS(3:0) input 4 {twiddle_h:rsc.ARQOS(3)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-683 -attr oid 681 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load portBus twiddle_h:rsc.ARPROT(2:0) input 3 {twiddle_h:rsc.ARPROT(2)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-684 -attr oid 682 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load portBus twiddle_h:rsc.ARCACHE(3:0) input 4 {twiddle_h:rsc.ARCACHE(3)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-685 -attr oid 683 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load port {twiddle_h:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-686 -attr oid 684 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLOCK}
load portBus twiddle_h:rsc.ARBURST(1:0) input 2 {twiddle_h:rsc.ARBURST(1)} {twiddle_h:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-687 -attr oid 685 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARBURST}
load portBus twiddle_h:rsc.ARSIZE(2:0) input 3 {twiddle_h:rsc.ARSIZE(2)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-688 -attr oid 686 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load portBus twiddle_h:rsc.ARLEN(7:0) input 8 {twiddle_h:rsc.ARLEN(7)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-689 -attr oid 687 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load portBus twiddle_h:rsc.ARADDR(11:0) input 12 {twiddle_h:rsc.ARADDR(11)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-690 -attr oid 688 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load port {twiddle_h:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-691 -attr oid 689 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARID}
load port {twiddle_h:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-692 -attr oid 690 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BREADY}
load port {twiddle_h:rsc.BVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-693 -attr oid 691 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BVALID}
load port {twiddle_h:rsc.BUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-694 -attr oid 692 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BUSER}
load portBus twiddle_h:rsc.BRESP(1:0) input 2 {twiddle_h:rsc.BRESP(1)} {twiddle_h:rsc.BRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-695 -attr oid 693 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load port {twiddle_h:rsc.BID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-696 -attr oid 694 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BID}
load port {twiddle_h:rsc.WREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-697 -attr oid 695 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WREADY}
load port {twiddle_h:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-698 -attr oid 696 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WVALID}
load port {twiddle_h:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-699 -attr oid 697 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WUSER}
load port {twiddle_h:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-700 -attr oid 698 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WLAST}
load portBus twiddle_h:rsc.WSTRB(3:0) input 4 {twiddle_h:rsc.WSTRB(3)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-701 -attr oid 699 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load portBus twiddle_h:rsc.WDATA(31:0) input 32 {twiddle_h:rsc.WDATA(31)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-702 -attr oid 700 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load port {twiddle_h:rsc.AWREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-703 -attr oid 701 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREADY}
load port {twiddle_h:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-704 -attr oid 702 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWVALID}
load port {twiddle_h:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-705 -attr oid 703 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWUSER}
load portBus twiddle_h:rsc.AWREGION(3:0) input 4 {twiddle_h:rsc.AWREGION(3)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-706 -attr oid 704 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load portBus twiddle_h:rsc.AWQOS(3:0) input 4 {twiddle_h:rsc.AWQOS(3)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-707 -attr oid 705 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load portBus twiddle_h:rsc.AWPROT(2:0) input 3 {twiddle_h:rsc.AWPROT(2)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-708 -attr oid 706 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load portBus twiddle_h:rsc.AWCACHE(3:0) input 4 {twiddle_h:rsc.AWCACHE(3)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-709 -attr oid 707 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load port {twiddle_h:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-710 -attr oid 708 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLOCK}
load portBus twiddle_h:rsc.AWBURST(1:0) input 2 {twiddle_h:rsc.AWBURST(1)} {twiddle_h:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-711 -attr oid 709 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWBURST}
load portBus twiddle_h:rsc.AWSIZE(2:0) input 3 {twiddle_h:rsc.AWSIZE(2)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-712 -attr oid 710 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load portBus twiddle_h:rsc.AWLEN(7:0) input 8 {twiddle_h:rsc.AWLEN(7)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-713 -attr oid 711 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load portBus twiddle_h:rsc.AWADDR(11:0) input 12 {twiddle_h:rsc.AWADDR(11)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-714 -attr oid 712 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load port {twiddle_h:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-715 -attr oid 713 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-716 -attr oid 714 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/core.wen}
load port {twiddle_h:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-717 -attr oid 715 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.oswt}
load port {twiddle_h:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-718 -attr oid 716 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp}
load portBus twiddle_h:rsci.s_raddr.core(9:0) input 10 {twiddle_h:rsci.s_raddr.core(9)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-719 -attr oid 717 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load portBus twiddle_h:rsci.s_din.mxwt(31:0) output 32 {twiddle_h:rsci.s_din.mxwt(31)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-720 -attr oid 718 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 12 {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 12 {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 10 {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 10 {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 32 {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 32 {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.biwt} output \
     port {twiddle_h:rsci.bdwt} output \
     port {twiddle_h:rsci.bcwt} input \
     port {twiddle_h:rsci.s_re.core.sct} output \
     port {twiddle_h:rsci.s_rrdy} input \

load symbol "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.wen_comp} output \
     portBus twiddle_h:rsci.s_raddr.core input 10 {twiddle_h:rsci.s_raddr.core(9)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(0)} \
     portBus twiddle_h:rsci.s_din.mxwt output 32 {twiddle_h:rsci.s_din.mxwt(31)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(0)} \
     port {twiddle_h:rsci.biwt} input \
     port {twiddle_h:rsci.bdwt} input \
     port {twiddle_h:rsci.bcwt} output \
     portBus twiddle_h:rsci.s_raddr output 10 {twiddle_h:rsci.s_raddr(9)} {twiddle_h:rsci.s_raddr(8)} {twiddle_h:rsci.s_raddr(7)} {twiddle_h:rsci.s_raddr(6)} {twiddle_h:rsci.s_raddr(5)} {twiddle_h:rsci.s_raddr(4)} {twiddle_h:rsci.s_raddr(3)} {twiddle_h:rsci.s_raddr(2)} {twiddle_h:rsci.s_raddr(1)} {twiddle_h:rsci.s_raddr(0)} \
     port {twiddle_h:rsci.s_raddr.core.sct} input \
     portBus twiddle_h:rsci.s_din input 32 {twiddle_h:rsci.s_din(31)} {twiddle_h:rsci.s_din(30)} {twiddle_h:rsci.s_din(29)} {twiddle_h:rsci.s_din(28)} {twiddle_h:rsci.s_din(27)} {twiddle_h:rsci.s_din(26)} {twiddle_h:rsci.s_din(25)} {twiddle_h:rsci.s_din(24)} {twiddle_h:rsci.s_din(23)} {twiddle_h:rsci.s_din(22)} {twiddle_h:rsci.s_din(21)} {twiddle_h:rsci.s_din(20)} {twiddle_h:rsci.s_din(19)} {twiddle_h:rsci.s_din(18)} {twiddle_h:rsci.s_din(17)} {twiddle_h:rsci.s_din(16)} {twiddle_h:rsci.s_din(15)} {twiddle_h:rsci.s_din(14)} {twiddle_h:rsci.s_din(13)} {twiddle_h:rsci.s_din(12)} {twiddle_h:rsci.s_din(11)} {twiddle_h:rsci.s_din(10)} {twiddle_h:rsci.s_din(9)} {twiddle_h:rsci.s_din(8)} {twiddle_h:rsci.s_din(7)} {twiddle_h:rsci.s_din(6)} {twiddle_h:rsci.s_din(5)} {twiddle_h:rsci.s_din(4)} {twiddle_h:rsci.s_din(3)} {twiddle_h:rsci.s_din(2)} {twiddle_h:rsci.s_din(1)} {twiddle_h:rsci.s_din(0)} \

load net {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-721 -attr oid 719 -attr vt d
load net {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-722 -attr oid 720 -attr vt d
load net {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-723 -attr oid 721 -attr vt d
load net {twiddle_h:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-724 -attr oid 722 -attr vt d
load net {twiddle_h:rsci.s_raddr(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr} 10 {twiddle_h:rsci.s_raddr(0)} {twiddle_h:rsci.s_raddr(1)} {twiddle_h:rsci.s_raddr(2)} {twiddle_h:rsci.s_raddr(3)} {twiddle_h:rsci.s_raddr(4)} {twiddle_h:rsci.s_raddr(5)} {twiddle_h:rsci.s_raddr(6)} {twiddle_h:rsci.s_raddr(7)} {twiddle_h:rsci.s_raddr(8)} {twiddle_h:rsci.s_raddr(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-725 -attr oid 723 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_din(0)} -attr vt d
load net {twiddle_h:rsci.s_din(1)} -attr vt d
load net {twiddle_h:rsci.s_din(2)} -attr vt d
load net {twiddle_h:rsci.s_din(3)} -attr vt d
load net {twiddle_h:rsci.s_din(4)} -attr vt d
load net {twiddle_h:rsci.s_din(5)} -attr vt d
load net {twiddle_h:rsci.s_din(6)} -attr vt d
load net {twiddle_h:rsci.s_din(7)} -attr vt d
load net {twiddle_h:rsci.s_din(8)} -attr vt d
load net {twiddle_h:rsci.s_din(9)} -attr vt d
load net {twiddle_h:rsci.s_din(10)} -attr vt d
load net {twiddle_h:rsci.s_din(11)} -attr vt d
load net {twiddle_h:rsci.s_din(12)} -attr vt d
load net {twiddle_h:rsci.s_din(13)} -attr vt d
load net {twiddle_h:rsci.s_din(14)} -attr vt d
load net {twiddle_h:rsci.s_din(15)} -attr vt d
load net {twiddle_h:rsci.s_din(16)} -attr vt d
load net {twiddle_h:rsci.s_din(17)} -attr vt d
load net {twiddle_h:rsci.s_din(18)} -attr vt d
load net {twiddle_h:rsci.s_din(19)} -attr vt d
load net {twiddle_h:rsci.s_din(20)} -attr vt d
load net {twiddle_h:rsci.s_din(21)} -attr vt d
load net {twiddle_h:rsci.s_din(22)} -attr vt d
load net {twiddle_h:rsci.s_din(23)} -attr vt d
load net {twiddle_h:rsci.s_din(24)} -attr vt d
load net {twiddle_h:rsci.s_din(25)} -attr vt d
load net {twiddle_h:rsci.s_din(26)} -attr vt d
load net {twiddle_h:rsci.s_din(27)} -attr vt d
load net {twiddle_h:rsci.s_din(28)} -attr vt d
load net {twiddle_h:rsci.s_din(29)} -attr vt d
load net {twiddle_h:rsci.s_din(30)} -attr vt d
load net {twiddle_h:rsci.s_din(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din} 32 {twiddle_h:rsci.s_din(0)} {twiddle_h:rsci.s_din(1)} {twiddle_h:rsci.s_din(2)} {twiddle_h:rsci.s_din(3)} {twiddle_h:rsci.s_din(4)} {twiddle_h:rsci.s_din(5)} {twiddle_h:rsci.s_din(6)} {twiddle_h:rsci.s_din(7)} {twiddle_h:rsci.s_din(8)} {twiddle_h:rsci.s_din(9)} {twiddle_h:rsci.s_din(10)} {twiddle_h:rsci.s_din(11)} {twiddle_h:rsci.s_din(12)} {twiddle_h:rsci.s_din(13)} {twiddle_h:rsci.s_din(14)} {twiddle_h:rsci.s_din(15)} {twiddle_h:rsci.s_din(16)} {twiddle_h:rsci.s_din(17)} {twiddle_h:rsci.s_din(18)} {twiddle_h:rsci.s_din(19)} {twiddle_h:rsci.s_din(20)} {twiddle_h:rsci.s_din(21)} {twiddle_h:rsci.s_din(22)} {twiddle_h:rsci.s_din(23)} {twiddle_h:rsci.s_din(24)} {twiddle_h:rsci.s_din(25)} {twiddle_h:rsci.s_din(26)} {twiddle_h:rsci.s_din(27)} {twiddle_h:rsci.s_din(28)} {twiddle_h:rsci.s_din(29)} {twiddle_h:rsci.s_din(30)} {twiddle_h:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-726 -attr oid 724 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-727 -attr oid 725 -attr vt d
load net {twiddle_h:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-728 -attr oid 726
load net {twiddle_h:rsc.is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-729 -attr oid 727
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-730 -attr oid 728 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-731 -attr oid 729 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-732 -attr oid 730 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-733 -attr oid 731 -attr vt d
load net {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-734 -attr oid 732 -attr vt d
load net {twiddle_h:rsc.s_tdone} -port {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-735 -attr oid 733 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-736 -attr oid 734 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -port {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-737 -attr oid 735 -attr vt d
load net {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-738 -attr oid 736 -attr vt d
load net {twiddle_h:rsc.RREADY} -port {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-739 -attr oid 737 -attr vt d
load net {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-740 -attr oid 738 -attr vt d
load net {twiddle_h:rsc.RVALID} -port {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-741 -attr oid 739 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-742 -attr oid 740 -attr vt d
load net {twiddle_h:rsc.RUSER} -port {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-743 -attr oid 741 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-744 -attr oid 742 -attr vt d
load net {twiddle_h:rsc.RLAST} -port {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-745 -attr oid 743 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RRESP(0)} -attr vt d
load net {twiddle_h:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.RRESP} 2 {twiddle_h:rsc.RRESP(0)} {twiddle_h:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-746 -attr oid 744 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(0)} -port {twiddle_h:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -port {twiddle_h:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RDATA(0)} -attr vt d
load net {twiddle_h:rsc.RDATA(1)} -attr vt d
load net {twiddle_h:rsc.RDATA(2)} -attr vt d
load net {twiddle_h:rsc.RDATA(3)} -attr vt d
load net {twiddle_h:rsc.RDATA(4)} -attr vt d
load net {twiddle_h:rsc.RDATA(5)} -attr vt d
load net {twiddle_h:rsc.RDATA(6)} -attr vt d
load net {twiddle_h:rsc.RDATA(7)} -attr vt d
load net {twiddle_h:rsc.RDATA(8)} -attr vt d
load net {twiddle_h:rsc.RDATA(9)} -attr vt d
load net {twiddle_h:rsc.RDATA(10)} -attr vt d
load net {twiddle_h:rsc.RDATA(11)} -attr vt d
load net {twiddle_h:rsc.RDATA(12)} -attr vt d
load net {twiddle_h:rsc.RDATA(13)} -attr vt d
load net {twiddle_h:rsc.RDATA(14)} -attr vt d
load net {twiddle_h:rsc.RDATA(15)} -attr vt d
load net {twiddle_h:rsc.RDATA(16)} -attr vt d
load net {twiddle_h:rsc.RDATA(17)} -attr vt d
load net {twiddle_h:rsc.RDATA(18)} -attr vt d
load net {twiddle_h:rsc.RDATA(19)} -attr vt d
load net {twiddle_h:rsc.RDATA(20)} -attr vt d
load net {twiddle_h:rsc.RDATA(21)} -attr vt d
load net {twiddle_h:rsc.RDATA(22)} -attr vt d
load net {twiddle_h:rsc.RDATA(23)} -attr vt d
load net {twiddle_h:rsc.RDATA(24)} -attr vt d
load net {twiddle_h:rsc.RDATA(25)} -attr vt d
load net {twiddle_h:rsc.RDATA(26)} -attr vt d
load net {twiddle_h:rsc.RDATA(27)} -attr vt d
load net {twiddle_h:rsc.RDATA(28)} -attr vt d
load net {twiddle_h:rsc.RDATA(29)} -attr vt d
load net {twiddle_h:rsc.RDATA(30)} -attr vt d
load net {twiddle_h:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.RDATA} 32 {twiddle_h:rsc.RDATA(0)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-747 -attr oid 745 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(0)} -port {twiddle_h:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -port {twiddle_h:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -port {twiddle_h:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -port {twiddle_h:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -port {twiddle_h:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -port {twiddle_h:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -port {twiddle_h:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -port {twiddle_h:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -port {twiddle_h:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -port {twiddle_h:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -port {twiddle_h:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -port {twiddle_h:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -port {twiddle_h:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -port {twiddle_h:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -port {twiddle_h:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -port {twiddle_h:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -port {twiddle_h:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -port {twiddle_h:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -port {twiddle_h:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -port {twiddle_h:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -port {twiddle_h:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -port {twiddle_h:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -port {twiddle_h:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -port {twiddle_h:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -port {twiddle_h:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -port {twiddle_h:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -port {twiddle_h:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -port {twiddle_h:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -port {twiddle_h:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -port {twiddle_h:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -port {twiddle_h:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -port {twiddle_h:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-748 -attr oid 746 -attr vt d
load net {twiddle_h:rsc.RID} -port {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-749 -attr oid 747 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-750 -attr oid 748 -attr vt d
load net {twiddle_h:rsc.ARREADY} -port {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-751 -attr oid 749 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-752 -attr oid 750 -attr vt d
load net {twiddle_h:rsc.ARVALID} -port {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-753 -attr oid 751 -attr vt d
load net {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-754 -attr oid 752 -attr vt d
load net {twiddle_h:rsc.ARUSER} -port {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-755 -attr oid 753 -attr vt d
load net {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-756 -attr oid 754 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(0)} -port {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -port {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -port {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -port {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-757 -attr oid 755 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-758 -attr oid 756 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(0)} -port {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -port {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -port {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -port {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-759 -attr oid 757 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-760 -attr oid 758 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(0)} -port {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -port {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -port {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-761 -attr oid 759 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-762 -attr oid 760 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(0)} -port {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -port {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -port {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -port {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-763 -attr oid 761 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-764 -attr oid 762 -attr vt d
load net {twiddle_h:rsc.ARLOCK} -port {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-765 -attr oid 763 -attr vt d
load net {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-766 -attr oid 764 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(0)} -port {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -port {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-767 -attr oid 765 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-768 -attr oid 766 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(0)} -port {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -port {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -port {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-769 -attr oid 767 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-770 -attr oid 768 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(0)} -port {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -port {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -port {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -port {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -port {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -port {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -port {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -port {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-771 -attr oid 769 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-772 -attr oid 770 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(0)} -port {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -port {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -port {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -port {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -port {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -port {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -port {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -port {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -port {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -port {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -port {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -port {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-773 -attr oid 771 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-774 -attr oid 772 -attr vt d
load net {twiddle_h:rsc.ARID} -port {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-775 -attr oid 773 -attr vt d
load net {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-776 -attr oid 774 -attr vt d
load net {twiddle_h:rsc.BREADY} -port {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-777 -attr oid 775 -attr vt d
load net {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-778 -attr oid 776 -attr vt d
load net {twiddle_h:rsc.BVALID} -port {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-779 -attr oid 777 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-780 -attr oid 778 -attr vt d
load net {twiddle_h:rsc.BUSER} -port {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-781 -attr oid 779 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BRESP(0)} -attr vt d
load net {twiddle_h:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.BRESP} 2 {twiddle_h:rsc.BRESP(0)} {twiddle_h:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-782 -attr oid 780 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(0)} -port {twiddle_h:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -port {twiddle_h:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-783 -attr oid 781 -attr vt d
load net {twiddle_h:rsc.BID} -port {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-784 -attr oid 782 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-785 -attr oid 783 -attr vt d
load net {twiddle_h:rsc.WREADY} -port {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-786 -attr oid 784 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-787 -attr oid 785 -attr vt d
load net {twiddle_h:rsc.WVALID} -port {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-788 -attr oid 786 -attr vt d
load net {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-789 -attr oid 787 -attr vt d
load net {twiddle_h:rsc.WUSER} -port {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-790 -attr oid 788 -attr vt d
load net {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-791 -attr oid 789 -attr vt d
load net {twiddle_h:rsc.WLAST} -port {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-792 -attr oid 790 -attr vt d
load net {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-793 -attr oid 791 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(0)} -port {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -port {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -port {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -port {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-794 -attr oid 792 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-795 -attr oid 793 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(0)} -port {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -port {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -port {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -port {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -port {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -port {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -port {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -port {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -port {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -port {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -port {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -port {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -port {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -port {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -port {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -port {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -port {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -port {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -port {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -port {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -port {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -port {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -port {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -port {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -port {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -port {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -port {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -port {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -port {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -port {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -port {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -port {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-796 -attr oid 794 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-797 -attr oid 795 -attr vt d
load net {twiddle_h:rsc.AWREADY} -port {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-798 -attr oid 796 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-799 -attr oid 797 -attr vt d
load net {twiddle_h:rsc.AWVALID} -port {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-800 -attr oid 798 -attr vt d
load net {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-801 -attr oid 799 -attr vt d
load net {twiddle_h:rsc.AWUSER} -port {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-802 -attr oid 800 -attr vt d
load net {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-803 -attr oid 801 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(0)} -port {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -port {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -port {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -port {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-804 -attr oid 802 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-805 -attr oid 803 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(0)} -port {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -port {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -port {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -port {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-806 -attr oid 804 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-807 -attr oid 805 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(0)} -port {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -port {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -port {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-808 -attr oid 806 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-809 -attr oid 807 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(0)} -port {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -port {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -port {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -port {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-810 -attr oid 808 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-811 -attr oid 809 -attr vt d
load net {twiddle_h:rsc.AWLOCK} -port {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-812 -attr oid 810 -attr vt d
load net {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-813 -attr oid 811 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(0)} -port {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -port {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-814 -attr oid 812 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-815 -attr oid 813 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(0)} -port {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -port {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -port {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-816 -attr oid 814 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-817 -attr oid 815 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(0)} -port {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -port {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -port {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -port {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -port {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -port {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -port {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -port {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-818 -attr oid 816 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-819 -attr oid 817 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(0)} -port {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -port {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -port {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -port {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -port {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -port {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -port {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -port {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -port {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -port {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -port {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -port {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-820 -attr oid 818 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-821 -attr oid 819 -attr vt d
load net {twiddle_h:rsc.AWID} -port {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-822 -attr oid 820 -attr vt d
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-823 -attr oid 821 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-824 -attr oid 822 -attr vt d
load net {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-825 -attr oid 823 -attr vt d
load net {twiddle_h:rsci.oswt} -port {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-826 -attr oid 824 -attr vt d
load net {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-827 -attr oid 825 -attr vt d
load net {twiddle_h:rsci.wen_comp} -port {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-828 -attr oid 826 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp}
load net {twiddle_h:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr.core} 10 {twiddle_h:rsci.s_raddr.core(0)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-829 -attr oid 827 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(0)} -port {twiddle_h:rsci.s_raddr.core(0)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(1)} -port {twiddle_h:rsci.s_raddr.core(1)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(2)} -port {twiddle_h:rsci.s_raddr.core(2)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(3)} -port {twiddle_h:rsci.s_raddr.core(3)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(4)} -port {twiddle_h:rsci.s_raddr.core(4)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(5)} -port {twiddle_h:rsci.s_raddr.core(5)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(6)} -port {twiddle_h:rsci.s_raddr.core(6)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(7)} -port {twiddle_h:rsci.s_raddr.core(7)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(8)} -port {twiddle_h:rsci.s_raddr.core(8)} -attr vt d
load net {twiddle_h:rsci.s_raddr.core(9)} -port {twiddle_h:rsci.s_raddr.core(9)} -attr vt d
load netBundle {twiddle_h:rsci.s_raddr.core} 10 {twiddle_h:rsci.s_raddr.core(0)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-830 -attr oid 828 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din.mxwt} 32 {twiddle_h:rsci.s_din.mxwt(0)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-831 -attr oid 829 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(0)} -port {twiddle_h:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -port {twiddle_h:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -port {twiddle_h:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -port {twiddle_h:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -port {twiddle_h:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -port {twiddle_h:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -port {twiddle_h:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -port {twiddle_h:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -port {twiddle_h:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -port {twiddle_h:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -port {twiddle_h:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -port {twiddle_h:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -port {twiddle_h:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -port {twiddle_h:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -port {twiddle_h:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -port {twiddle_h:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -port {twiddle_h:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -port {twiddle_h:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -port {twiddle_h:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -port {twiddle_h:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -port {twiddle_h:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -port {twiddle_h:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -port {twiddle_h:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -port {twiddle_h:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -port {twiddle_h:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -port {twiddle_h:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -port {twiddle_h:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -port {twiddle_h:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -port {twiddle_h:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -port {twiddle_h:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -port {twiddle_h:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -port {twiddle_h:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load inst "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-832 -attr oid 830 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst} -attr area 3.000000 -attr delay 1.120001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl"
load net {core.wen} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-833 -attr oid 831 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/core.wen}
load net {twiddle_h:rsci.oswt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-834 -attr oid 832 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.biwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-835 -attr oid 833 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-836 -attr oid 834 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.bcwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-837 -attr oid 835 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.s_re.core.sct} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-838 -attr oid 836 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_re.core.sct}
load net {twiddle_h:rsci.s_rrdy} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_ctrl:inst" {twiddle_h:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-839 -attr oid 837 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_rrdy}
load inst "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-840 -attr oid 838 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst} -attr area 45.003000 -attr delay 0.950001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp"
load net {clk} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-841 -attr oid 839 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/clk}
load net {rst} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-842 -attr oid 840 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/rst}
load net {twiddle_h:rsci.oswt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-843 -attr oid 841 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.oswt}
load net {twiddle_h:rsci.wen_comp} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-844 -attr oid 842 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.wen_comp}
load net {twiddle_h:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(1)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(2)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(3)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(4)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(5)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(6)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(7)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(8)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_raddr.core(9)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr.core}
load net {twiddle_h:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.biwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-845 -attr oid 843 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.biwt}
load net {twiddle_h:rsci.bdwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-846 -attr oid 844 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.bdwt}
load net {twiddle_h:rsci.bcwt} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-847 -attr oid 845 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.bcwt}
load net {twiddle_h:rsci.s_raddr(0)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(1)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(2)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(3)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(4)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(5)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(6)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(7)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(8)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(9)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_re.core.sct} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-848 -attr oid 846 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_re.core.sct}
load net {twiddle_h:rsci.s_din(0)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(1)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(2)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(3)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(4)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(5)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(6)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(7)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(8)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(9)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(10)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(11)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(12)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(13)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(14)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(15)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(16)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(17)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(18)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(19)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(20)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(21)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(22)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(23)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(24)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(25)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(26)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(27)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(28)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(29)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(30)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(31)} -pin  "ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp:inst" {twiddle_h:rsci.s_din(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load inst "twiddle_h:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-849 -attr oid 847 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci} -attr area 960.000000 -attr delay 0.950000 -attr qmod "amba.ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)"
load net {clk} -pin  "twiddle_h:rsci" {ACLK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-850 -attr oid 848 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/clk}
load net {PWR} -pin  "twiddle_h:rsci" {ARESETn} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-851 -attr oid 849 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/1}
load net {twiddle_h:rsc.AWID} -pin  "twiddle_h:rsci" {AWID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWID}
load net {twiddle_h:rsc.AWADDR(0)} -pin  "twiddle_h:rsci" {AWADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(1)} -pin  "twiddle_h:rsci" {AWADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(2)} -pin  "twiddle_h:rsci" {AWADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(3)} -pin  "twiddle_h:rsci" {AWADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(4)} -pin  "twiddle_h:rsci" {AWADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(5)} -pin  "twiddle_h:rsci" {AWADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(6)} -pin  "twiddle_h:rsci" {AWADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(7)} -pin  "twiddle_h:rsci" {AWADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(8)} -pin  "twiddle_h:rsci" {AWADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(9)} -pin  "twiddle_h:rsci" {AWADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(10)} -pin  "twiddle_h:rsci" {AWADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(11)} -pin  "twiddle_h:rsci" {AWADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWLEN(0)} -pin  "twiddle_h:rsci" {AWLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(1)} -pin  "twiddle_h:rsci" {AWLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(2)} -pin  "twiddle_h:rsci" {AWLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(3)} -pin  "twiddle_h:rsci" {AWLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(4)} -pin  "twiddle_h:rsci" {AWLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(5)} -pin  "twiddle_h:rsci" {AWLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(6)} -pin  "twiddle_h:rsci" {AWLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(7)} -pin  "twiddle_h:rsci" {AWLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWSIZE(0)} -pin  "twiddle_h:rsci" {AWSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(1)} -pin  "twiddle_h:rsci" {AWSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(2)} -pin  "twiddle_h:rsci" {AWSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWBURST(0)} -pin  "twiddle_h:rsci" {AWBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(1)} -pin  "twiddle_h:rsci" {AWBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWLOCK} -pin  "twiddle_h:rsci" {AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-852 -attr oid 850 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWLOCK}
load net {twiddle_h:rsc.AWCACHE(0)} -pin  "twiddle_h:rsci" {AWCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(1)} -pin  "twiddle_h:rsci" {AWCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(2)} -pin  "twiddle_h:rsci" {AWCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(3)} -pin  "twiddle_h:rsci" {AWCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWPROT(0)} -pin  "twiddle_h:rsci" {AWPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(1)} -pin  "twiddle_h:rsci" {AWPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(2)} -pin  "twiddle_h:rsci" {AWPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWQOS(0)} -pin  "twiddle_h:rsci" {AWQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(1)} -pin  "twiddle_h:rsci" {AWQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(2)} -pin  "twiddle_h:rsci" {AWQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(3)} -pin  "twiddle_h:rsci" {AWQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWREGION(0)} -pin  "twiddle_h:rsci" {AWREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(1)} -pin  "twiddle_h:rsci" {AWREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(2)} -pin  "twiddle_h:rsci" {AWREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(3)} -pin  "twiddle_h:rsci" {AWREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWUSER} -pin  "twiddle_h:rsci" {AWUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWUSER}
load net {twiddle_h:rsc.AWVALID} -pin  "twiddle_h:rsci" {AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-853 -attr oid 851 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWVALID}
load net {twiddle_h:rsc.AWREADY} -pin  "twiddle_h:rsci" {AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-854 -attr oid 852 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.WDATA(0)} -pin  "twiddle_h:rsci" {WDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(1)} -pin  "twiddle_h:rsci" {WDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(2)} -pin  "twiddle_h:rsci" {WDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(3)} -pin  "twiddle_h:rsci" {WDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(4)} -pin  "twiddle_h:rsci" {WDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(5)} -pin  "twiddle_h:rsci" {WDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(6)} -pin  "twiddle_h:rsci" {WDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(7)} -pin  "twiddle_h:rsci" {WDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(8)} -pin  "twiddle_h:rsci" {WDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(9)} -pin  "twiddle_h:rsci" {WDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(10)} -pin  "twiddle_h:rsci" {WDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(11)} -pin  "twiddle_h:rsci" {WDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(12)} -pin  "twiddle_h:rsci" {WDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(13)} -pin  "twiddle_h:rsci" {WDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(14)} -pin  "twiddle_h:rsci" {WDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(15)} -pin  "twiddle_h:rsci" {WDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(16)} -pin  "twiddle_h:rsci" {WDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(17)} -pin  "twiddle_h:rsci" {WDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(18)} -pin  "twiddle_h:rsci" {WDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(19)} -pin  "twiddle_h:rsci" {WDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(20)} -pin  "twiddle_h:rsci" {WDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(21)} -pin  "twiddle_h:rsci" {WDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(22)} -pin  "twiddle_h:rsci" {WDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(23)} -pin  "twiddle_h:rsci" {WDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(24)} -pin  "twiddle_h:rsci" {WDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(25)} -pin  "twiddle_h:rsci" {WDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(26)} -pin  "twiddle_h:rsci" {WDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(27)} -pin  "twiddle_h:rsci" {WDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(28)} -pin  "twiddle_h:rsci" {WDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(29)} -pin  "twiddle_h:rsci" {WDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(30)} -pin  "twiddle_h:rsci" {WDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(31)} -pin  "twiddle_h:rsci" {WDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WSTRB(0)} -pin  "twiddle_h:rsci" {WSTRB(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(1)} -pin  "twiddle_h:rsci" {WSTRB(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(2)} -pin  "twiddle_h:rsci" {WSTRB(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(3)} -pin  "twiddle_h:rsci" {WSTRB(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WLAST} -pin  "twiddle_h:rsci" {WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-855 -attr oid 853 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WLAST}
load net {twiddle_h:rsc.WUSER} -pin  "twiddle_h:rsci" {WUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WUSER}
load net {twiddle_h:rsc.WVALID} -pin  "twiddle_h:rsci" {WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-856 -attr oid 854 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WVALID}
load net {twiddle_h:rsc.WREADY} -pin  "twiddle_h:rsci" {WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-857 -attr oid 855 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.BID} -pin  "twiddle_h:rsci" {BID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.BRESP(0)} -pin  "twiddle_h:rsci" {BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -pin  "twiddle_h:rsci" {BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BUSER} -pin  "twiddle_h:rsci" {BUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BVALID} -pin  "twiddle_h:rsci" {BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-858 -attr oid 856 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BREADY} -pin  "twiddle_h:rsci" {BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-859 -attr oid 857 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.BREADY}
load net {twiddle_h:rsc.ARID} -pin  "twiddle_h:rsci" {ARID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARID}
load net {twiddle_h:rsc.ARADDR(0)} -pin  "twiddle_h:rsci" {ARADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(1)} -pin  "twiddle_h:rsci" {ARADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(2)} -pin  "twiddle_h:rsci" {ARADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(3)} -pin  "twiddle_h:rsci" {ARADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(4)} -pin  "twiddle_h:rsci" {ARADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(5)} -pin  "twiddle_h:rsci" {ARADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(6)} -pin  "twiddle_h:rsci" {ARADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(7)} -pin  "twiddle_h:rsci" {ARADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(8)} -pin  "twiddle_h:rsci" {ARADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(9)} -pin  "twiddle_h:rsci" {ARADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(10)} -pin  "twiddle_h:rsci" {ARADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(11)} -pin  "twiddle_h:rsci" {ARADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARLEN(0)} -pin  "twiddle_h:rsci" {ARLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(1)} -pin  "twiddle_h:rsci" {ARLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(2)} -pin  "twiddle_h:rsci" {ARLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(3)} -pin  "twiddle_h:rsci" {ARLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(4)} -pin  "twiddle_h:rsci" {ARLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(5)} -pin  "twiddle_h:rsci" {ARLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(6)} -pin  "twiddle_h:rsci" {ARLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(7)} -pin  "twiddle_h:rsci" {ARLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARSIZE(0)} -pin  "twiddle_h:rsci" {ARSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(1)} -pin  "twiddle_h:rsci" {ARSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(2)} -pin  "twiddle_h:rsci" {ARSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARBURST(0)} -pin  "twiddle_h:rsci" {ARBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(1)} -pin  "twiddle_h:rsci" {ARBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARLOCK} -pin  "twiddle_h:rsci" {ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-860 -attr oid 858 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARLOCK}
load net {twiddle_h:rsc.ARCACHE(0)} -pin  "twiddle_h:rsci" {ARCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(1)} -pin  "twiddle_h:rsci" {ARCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(2)} -pin  "twiddle_h:rsci" {ARCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(3)} -pin  "twiddle_h:rsci" {ARCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARPROT(0)} -pin  "twiddle_h:rsci" {ARPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(1)} -pin  "twiddle_h:rsci" {ARPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(2)} -pin  "twiddle_h:rsci" {ARPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARQOS(0)} -pin  "twiddle_h:rsci" {ARQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(1)} -pin  "twiddle_h:rsci" {ARQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(2)} -pin  "twiddle_h:rsci" {ARQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(3)} -pin  "twiddle_h:rsci" {ARQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARREGION(0)} -pin  "twiddle_h:rsci" {ARREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(1)} -pin  "twiddle_h:rsci" {ARREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(2)} -pin  "twiddle_h:rsci" {ARREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(3)} -pin  "twiddle_h:rsci" {ARREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARUSER} -pin  "twiddle_h:rsci" {ARUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARUSER}
load net {twiddle_h:rsc.ARVALID} -pin  "twiddle_h:rsci" {ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-861 -attr oid 859 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARVALID}
load net {twiddle_h:rsc.ARREADY} -pin  "twiddle_h:rsci" {ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-862 -attr oid 860 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.RID} -pin  "twiddle_h:rsci" {RID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.RDATA(0)} -pin  "twiddle_h:rsci" {RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -pin  "twiddle_h:rsci" {RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -pin  "twiddle_h:rsci" {RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -pin  "twiddle_h:rsci" {RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -pin  "twiddle_h:rsci" {RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -pin  "twiddle_h:rsci" {RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -pin  "twiddle_h:rsci" {RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -pin  "twiddle_h:rsci" {RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -pin  "twiddle_h:rsci" {RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -pin  "twiddle_h:rsci" {RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -pin  "twiddle_h:rsci" {RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -pin  "twiddle_h:rsci" {RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -pin  "twiddle_h:rsci" {RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -pin  "twiddle_h:rsci" {RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -pin  "twiddle_h:rsci" {RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -pin  "twiddle_h:rsci" {RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -pin  "twiddle_h:rsci" {RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -pin  "twiddle_h:rsci" {RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -pin  "twiddle_h:rsci" {RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -pin  "twiddle_h:rsci" {RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -pin  "twiddle_h:rsci" {RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -pin  "twiddle_h:rsci" {RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -pin  "twiddle_h:rsci" {RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -pin  "twiddle_h:rsci" {RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -pin  "twiddle_h:rsci" {RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -pin  "twiddle_h:rsci" {RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -pin  "twiddle_h:rsci" {RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -pin  "twiddle_h:rsci" {RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -pin  "twiddle_h:rsci" {RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -pin  "twiddle_h:rsci" {RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -pin  "twiddle_h:rsci" {RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -pin  "twiddle_h:rsci" {RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RRESP(0)} -pin  "twiddle_h:rsci" {RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -pin  "twiddle_h:rsci" {RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RLAST} -pin  "twiddle_h:rsci" {RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-863 -attr oid 861 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RUSER} -pin  "twiddle_h:rsci" {RUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RVALID} -pin  "twiddle_h:rsci" {RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-864 -attr oid 862 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RREADY} -pin  "twiddle_h:rsci" {RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-865 -attr oid 863 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.RREADY}
load net {twiddle_h:rsci.s_re.core.sct} -pin  "twiddle_h:rsci" {s_re} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-866 -attr oid 864 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_re.core.sct}
load net {GND} -pin  "twiddle_h:rsci" {s_we} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-867 -attr oid 865 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0}
load net {twiddle_h:rsci.s_raddr(0)} -pin  "twiddle_h:rsci" {s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(1)} -pin  "twiddle_h:rsci" {s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(2)} -pin  "twiddle_h:rsci" {s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(3)} -pin  "twiddle_h:rsci" {s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(4)} -pin  "twiddle_h:rsci" {s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(5)} -pin  "twiddle_h:rsci" {s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(6)} -pin  "twiddle_h:rsci" {s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(7)} -pin  "twiddle_h:rsci" {s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(8)} -pin  "twiddle_h:rsci" {s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {twiddle_h:rsci.s_raddr(9)} -pin  "twiddle_h:rsci" {s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_raddr}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {GND} -pin  "twiddle_h:rsci" {s_waddr(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#60}
load net {twiddle_h:rsci.s_din(0)} -pin  "twiddle_h:rsci" {s_din(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(1)} -pin  "twiddle_h:rsci" {s_din(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(2)} -pin  "twiddle_h:rsci" {s_din(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(3)} -pin  "twiddle_h:rsci" {s_din(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(4)} -pin  "twiddle_h:rsci" {s_din(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(5)} -pin  "twiddle_h:rsci" {s_din(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(6)} -pin  "twiddle_h:rsci" {s_din(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(7)} -pin  "twiddle_h:rsci" {s_din(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(8)} -pin  "twiddle_h:rsci" {s_din(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(9)} -pin  "twiddle_h:rsci" {s_din(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(10)} -pin  "twiddle_h:rsci" {s_din(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(11)} -pin  "twiddle_h:rsci" {s_din(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(12)} -pin  "twiddle_h:rsci" {s_din(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(13)} -pin  "twiddle_h:rsci" {s_din(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(14)} -pin  "twiddle_h:rsci" {s_din(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(15)} -pin  "twiddle_h:rsci" {s_din(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(16)} -pin  "twiddle_h:rsci" {s_din(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(17)} -pin  "twiddle_h:rsci" {s_din(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(18)} -pin  "twiddle_h:rsci" {s_din(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(19)} -pin  "twiddle_h:rsci" {s_din(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(20)} -pin  "twiddle_h:rsci" {s_din(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(21)} -pin  "twiddle_h:rsci" {s_din(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(22)} -pin  "twiddle_h:rsci" {s_din(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(23)} -pin  "twiddle_h:rsci" {s_din(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(24)} -pin  "twiddle_h:rsci" {s_din(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(25)} -pin  "twiddle_h:rsci" {s_din(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(26)} -pin  "twiddle_h:rsci" {s_din(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(27)} -pin  "twiddle_h:rsci" {s_din(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(28)} -pin  "twiddle_h:rsci" {s_din(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(29)} -pin  "twiddle_h:rsci" {s_din(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(30)} -pin  "twiddle_h:rsci" {s_din(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {twiddle_h:rsci.s_din(31)} -pin  "twiddle_h:rsci" {s_din(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_din}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(1)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(2)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(3)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(4)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(5)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(6)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(7)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(8)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(9)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(10)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(11)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(12)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(13)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(14)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(15)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(16)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(17)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(18)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(19)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(20)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(21)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(22)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(23)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(24)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(25)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(26)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(27)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(28)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(29)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(30)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {GND} -pin  "twiddle_h:rsci" {s_dout(31)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/0#61}
load net {twiddle_h:rsci.s_rrdy} -pin  "twiddle_h:rsci" {s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-868 -attr oid 866 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_rrdy}
load net {twiddle_h:rsci.s_wrdy} -pin  "twiddle_h:rsci" {s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-869 -attr oid 867 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsci.s_wrdy}
load net {twiddle_h:rsc.is_idle} -pin  "twiddle_h:rsci" {is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-870 -attr oid 868 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.is_idle}
load net {twiddle_h:rsc.tr_write_done} -pin  "twiddle_h:rsci" {tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-871 -attr oid 869 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.tr_write_done}
load net {twiddle_h:rsc.s_tdone} -pin  "twiddle_h:rsci" {s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-872 -attr oid 870 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci/twiddle_h:rsc.s_tdone}
### END MODULE 

module new "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-873 -attr oid 871 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/core.wen}
load port {result:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-874 -attr oid 872 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt}
load port {result:rsci.oswt#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-875 -attr oid 873 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt#1}
load port {result:rsci.biwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-876 -attr oid 874 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt}
load port {result:rsci.bdwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-877 -attr oid 875 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt}
load port {result:rsci.bcwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-878 -attr oid 876 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bcwt}
load port {result:rsci.s_re.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-879 -attr oid 877 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_re.core.sct}
load port {result:rsci.biwt#1} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-880 -attr oid 878 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt#1}
load port {result:rsci.bdwt#2} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-881 -attr oid 879 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt#2}
load port {result:rsci.bcwt#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-882 -attr oid 880 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bcwt#1}
load port {result:rsci.s_we.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-883 -attr oid 881 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_we.core.sct}
load port {result:rsci.s_rrdy} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-884 -attr oid 882 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_rrdy}
load port {result:rsci.s_wrdy} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-885 -attr oid 883 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_wrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-886 -attr oid 884 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-887 -attr oid 885 -attr vt d
load net {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-888 -attr oid 886 -attr vt d
load net {result:rsci.oswt} -port {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-889 -attr oid 887 -attr vt d
load net {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-890 -attr oid 888 -attr vt d
load net {result:rsci.oswt#1} -port {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-891 -attr oid 889 -attr vt d
load net {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-892 -attr oid 890 -attr vt d
load net {result:rsci.biwt} -port {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-893 -attr oid 891 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt}
load net {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-894 -attr oid 892 -attr vt d
load net {result:rsci.bdwt} -port {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-895 -attr oid 893 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt}
load net {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-896 -attr oid 894 -attr vt d
load net {result:rsci.bcwt} -port {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-897 -attr oid 895 -attr vt d
load net {result:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-898 -attr oid 896 -attr vt d
load net {result:rsci.ogwt} -port {result:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-899 -attr oid 897 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_re.core.sct}
load net {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-900 -attr oid 898 -attr vt d
load net {result:rsci.biwt#1} -port {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-901 -attr oid 899 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt#1}
load net {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-902 -attr oid 900 -attr vt d
load net {result:rsci.bdwt#2} -port {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-903 -attr oid 901 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt#2}
load net {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-904 -attr oid 902 -attr vt d
load net {result:rsci.bcwt#1} -port {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-905 -attr oid 903 -attr vt d
load net {result:rsci.s_we.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-906 -attr oid 904 -attr vt d
load net {result:rsci.ogwt#1} -port {result:rsci.s_we.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-907 -attr oid 905 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_we.core.sct}
load net {result:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-908 -attr oid 906 -attr vt d
load net {result:rsci.s_rrdy} -port {result:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-909 -attr oid 907 -attr vt d
load net {result:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-910 -attr oid 908 -attr vt d
load net {result:rsci.s_wrdy} -port {result:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-911 -attr oid 909 -attr vt d
load inst "for:and#6" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-912 -attr oid 910 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#6} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.oswt} -pin  "for:and#6" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt}
load net {core.wen} -pin  "for:and#6" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/core.wen}
load net {result:rsci.bdwt} -pin  "for:and#6" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt}
load inst "for:and#7" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-913 -attr oid 911 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#7} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.ogwt} -pin  "for:and#7" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.ogwt}
load net {result:rsci.s_rrdy} -pin  "for:and#7" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_rrdy}
load net {result:rsci.biwt} -pin  "for:and#7" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt}
load inst "for:not#4" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-914 -attr oid 912 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {result:rsci.bcwt} -pin  "for:not#4" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bcwt}
load net {for:not#4.itm} -pin  "for:not#4" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#4.itm}
load inst "for:and#9" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-915 -attr oid 913 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#9} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.oswt} -pin  "for:and#9" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt}
load net {for:not#4.itm} -pin  "for:and#9" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#4.itm}
load net {result:rsci.ogwt} -pin  "for:and#9" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.ogwt}
load inst "for:and#11" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-916 -attr oid 914 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#11} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.oswt#1} -pin  "for:and#11" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt#1}
load net {core.wen} -pin  "for:and#11" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/core.wen}
load net {result:rsci.bdwt#2} -pin  "for:and#11" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bdwt#2}
load inst "for:and#12" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-917 -attr oid 915 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#12} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.ogwt#1} -pin  "for:and#12" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.ogwt#1}
load net {result:rsci.s_wrdy} -pin  "for:and#12" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.s_wrdy}
load net {result:rsci.biwt#1} -pin  "for:and#12" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.biwt#1}
load inst "for:not#7" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-918 -attr oid 916 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#7} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {result:rsci.bcwt#1} -pin  "for:not#7" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.bcwt#1}
load net {for:not#7.itm} -pin  "for:not#7" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#7.itm}
load inst "for:and#14" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-919 -attr oid 917 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:and#14} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsci.oswt#1} -pin  "for:and#14" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.oswt#1}
load net {for:not#7.itm} -pin  "for:and#14" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/for:not#7.itm}
load net {result:rsci.ogwt#1} -pin  "for:and#14" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl/result:rsci.ogwt#1}
### END MODULE 

module new "ntt_flat:core:result:rsci:result:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-920 -attr oid 918 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-921 -attr oid 919 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/rst}
load port {result:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-922 -attr oid 920 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.oswt}
load port {result:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-923 -attr oid 921 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp}
load port {result:rsci.oswt#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-924 -attr oid 922 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.oswt#1}
load port {result:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-925 -attr oid 923 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp#1}
load portBus result:rsci.s_raddr.core(13:0) input 14 {result:rsci.s_raddr.core(13)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-926 -attr oid 924 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load portBus result:rsci.s_waddr.core(13:0) input 14 {result:rsci.s_waddr.core(13)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-927 -attr oid 925 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load portBus result:rsci.s_din.mxwt(31:0) output 32 {result:rsci.s_din.mxwt(31)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-928 -attr oid 926 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load portBus result:rsci.s_dout.core(31:0) input 32 {result:rsci.s_dout.core(31)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-929 -attr oid 927 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load port {result:rsci.biwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-930 -attr oid 928 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt}
load port {result:rsci.bdwt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-931 -attr oid 929 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bdwt}
load port {result:rsci.bcwt} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-932 -attr oid 930 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load port {result:rsci.biwt#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-933 -attr oid 931 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt#1}
load port {result:rsci.bdwt#2} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-934 -attr oid 932 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bdwt#2}
load port {result:rsci.bcwt#1} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-935 -attr oid 933 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt#1}
load portBus result:rsci.s_raddr(13:0) output 14 {result:rsci.s_raddr(13)} {result:rsci.s_raddr(12)} {result:rsci.s_raddr(11)} {result:rsci.s_raddr(10)} {result:rsci.s_raddr(9)} {result:rsci.s_raddr(8)} {result:rsci.s_raddr(7)} {result:rsci.s_raddr(6)} {result:rsci.s_raddr(5)} {result:rsci.s_raddr(4)} {result:rsci.s_raddr(3)} {result:rsci.s_raddr(2)} {result:rsci.s_raddr(1)} {result:rsci.s_raddr(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-936 -attr oid 934 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load port {result:rsci.s_raddr.core.sct} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-937 -attr oid 935 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core.sct}
load portBus result:rsci.s_waddr(13:0) output 14 {result:rsci.s_waddr(13)} {result:rsci.s_waddr(12)} {result:rsci.s_waddr(11)} {result:rsci.s_waddr(10)} {result:rsci.s_waddr(9)} {result:rsci.s_waddr(8)} {result:rsci.s_waddr(7)} {result:rsci.s_waddr(6)} {result:rsci.s_waddr(5)} {result:rsci.s_waddr(4)} {result:rsci.s_waddr(3)} {result:rsci.s_waddr(2)} {result:rsci.s_waddr(1)} {result:rsci.s_waddr(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-938 -attr oid 936 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load port {result:rsci.s_waddr.core.sct} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-939 -attr oid 937 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core.sct}
load portBus result:rsci.s_din(31:0) input 32 {result:rsci.s_din(31)} {result:rsci.s_din(30)} {result:rsci.s_din(29)} {result:rsci.s_din(28)} {result:rsci.s_din(27)} {result:rsci.s_din(26)} {result:rsci.s_din(25)} {result:rsci.s_din(24)} {result:rsci.s_din(23)} {result:rsci.s_din(22)} {result:rsci.s_din(21)} {result:rsci.s_din(20)} {result:rsci.s_din(19)} {result:rsci.s_din(18)} {result:rsci.s_din(17)} {result:rsci.s_din(16)} {result:rsci.s_din(15)} {result:rsci.s_din(14)} {result:rsci.s_din(13)} {result:rsci.s_din(12)} {result:rsci.s_din(11)} {result:rsci.s_din(10)} {result:rsci.s_din(9)} {result:rsci.s_din(8)} {result:rsci.s_din(7)} {result:rsci.s_din(6)} {result:rsci.s_din(5)} {result:rsci.s_din(4)} {result:rsci.s_din(3)} {result:rsci.s_din(2)} {result:rsci.s_din(1)} {result:rsci.s_din(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-940 -attr oid 938 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load portBus result:rsci.s_dout(31:0) output 32 {result:rsci.s_dout(31)} {result:rsci.s_dout(30)} {result:rsci.s_dout(29)} {result:rsci.s_dout(28)} {result:rsci.s_dout(27)} {result:rsci.s_dout(26)} {result:rsci.s_dout(25)} {result:rsci.s_dout(24)} {result:rsci.s_dout(23)} {result:rsci.s_dout(22)} {result:rsci.s_dout(21)} {result:rsci.s_dout(20)} {result:rsci.s_dout(19)} {result:rsci.s_dout(18)} {result:rsci.s_dout(17)} {result:rsci.s_dout(16)} {result:rsci.s_dout(15)} {result:rsci.s_dout(14)} {result:rsci.s_dout(13)} {result:rsci.s_dout(12)} {result:rsci.s_dout(11)} {result:rsci.s_dout(10)} {result:rsci.s_dout(9)} {result:rsci.s_dout(8)} {result:rsci.s_dout(7)} {result:rsci.s_dout(6)} {result:rsci.s_dout(5)} {result:rsci.s_dout(4)} {result:rsci.s_dout(3)} {result:rsci.s_dout(2)} {result:rsci.s_dout(1)} {result:rsci.s_dout(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-941 -attr oid 939 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,14)" "INTERFACE" AND boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {result:rsci.s_din.bfwt(0)} -attr vt d
load net {result:rsci.s_din.bfwt(1)} -attr vt d
load net {result:rsci.s_din.bfwt(2)} -attr vt d
load net {result:rsci.s_din.bfwt(3)} -attr vt d
load net {result:rsci.s_din.bfwt(4)} -attr vt d
load net {result:rsci.s_din.bfwt(5)} -attr vt d
load net {result:rsci.s_din.bfwt(6)} -attr vt d
load net {result:rsci.s_din.bfwt(7)} -attr vt d
load net {result:rsci.s_din.bfwt(8)} -attr vt d
load net {result:rsci.s_din.bfwt(9)} -attr vt d
load net {result:rsci.s_din.bfwt(10)} -attr vt d
load net {result:rsci.s_din.bfwt(11)} -attr vt d
load net {result:rsci.s_din.bfwt(12)} -attr vt d
load net {result:rsci.s_din.bfwt(13)} -attr vt d
load net {result:rsci.s_din.bfwt(14)} -attr vt d
load net {result:rsci.s_din.bfwt(15)} -attr vt d
load net {result:rsci.s_din.bfwt(16)} -attr vt d
load net {result:rsci.s_din.bfwt(17)} -attr vt d
load net {result:rsci.s_din.bfwt(18)} -attr vt d
load net {result:rsci.s_din.bfwt(19)} -attr vt d
load net {result:rsci.s_din.bfwt(20)} -attr vt d
load net {result:rsci.s_din.bfwt(21)} -attr vt d
load net {result:rsci.s_din.bfwt(22)} -attr vt d
load net {result:rsci.s_din.bfwt(23)} -attr vt d
load net {result:rsci.s_din.bfwt(24)} -attr vt d
load net {result:rsci.s_din.bfwt(25)} -attr vt d
load net {result:rsci.s_din.bfwt(26)} -attr vt d
load net {result:rsci.s_din.bfwt(27)} -attr vt d
load net {result:rsci.s_din.bfwt(28)} -attr vt d
load net {result:rsci.s_din.bfwt(29)} -attr vt d
load net {result:rsci.s_din.bfwt(30)} -attr vt d
load net {result:rsci.s_din.bfwt(31)} -attr vt d
load netBundle {result:rsci.s_din.bfwt} 32 {result:rsci.s_din.bfwt(0)} {result:rsci.s_din.bfwt(1)} {result:rsci.s_din.bfwt(2)} {result:rsci.s_din.bfwt(3)} {result:rsci.s_din.bfwt(4)} {result:rsci.s_din.bfwt(5)} {result:rsci.s_din.bfwt(6)} {result:rsci.s_din.bfwt(7)} {result:rsci.s_din.bfwt(8)} {result:rsci.s_din.bfwt(9)} {result:rsci.s_din.bfwt(10)} {result:rsci.s_din.bfwt(11)} {result:rsci.s_din.bfwt(12)} {result:rsci.s_din.bfwt(13)} {result:rsci.s_din.bfwt(14)} {result:rsci.s_din.bfwt(15)} {result:rsci.s_din.bfwt(16)} {result:rsci.s_din.bfwt(17)} {result:rsci.s_din.bfwt(18)} {result:rsci.s_din.bfwt(19)} {result:rsci.s_din.bfwt(20)} {result:rsci.s_din.bfwt(21)} {result:rsci.s_din.bfwt(22)} {result:rsci.s_din.bfwt(23)} {result:rsci.s_din.bfwt(24)} {result:rsci.s_din.bfwt(25)} {result:rsci.s_din.bfwt(26)} {result:rsci.s_din.bfwt(27)} {result:rsci.s_din.bfwt(28)} {result:rsci.s_din.bfwt(29)} {result:rsci.s_din.bfwt(30)} {result:rsci.s_din.bfwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-942 -attr oid 940 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {for:exs.itm(0)} -attr vt d
load net {for:exs.itm(1)} -attr vt d
load net {for:exs.itm(2)} -attr vt d
load net {for:exs.itm(3)} -attr vt d
load net {for:exs.itm(4)} -attr vt d
load net {for:exs.itm(5)} -attr vt d
load net {for:exs.itm(6)} -attr vt d
load net {for:exs.itm(7)} -attr vt d
load net {for:exs.itm(8)} -attr vt d
load net {for:exs.itm(9)} -attr vt d
load net {for:exs.itm(10)} -attr vt d
load net {for:exs.itm(11)} -attr vt d
load net {for:exs.itm(12)} -attr vt d
load net {for:exs.itm(13)} -attr vt d
load netBundle {for:exs.itm} 14 {for:exs.itm(0)} {for:exs.itm(1)} {for:exs.itm(2)} {for:exs.itm(3)} {for:exs.itm(4)} {for:exs.itm(5)} {for:exs.itm(6)} {for:exs.itm(7)} {for:exs.itm(8)} {for:exs.itm(9)} {for:exs.itm(10)} {for:exs.itm(11)} {for:exs.itm(12)} {for:exs.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-943 -attr oid 941 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {for:exs#1.itm(0)} -attr vt d
load net {for:exs#1.itm(1)} -attr vt d
load net {for:exs#1.itm(2)} -attr vt d
load net {for:exs#1.itm(3)} -attr vt d
load net {for:exs#1.itm(4)} -attr vt d
load net {for:exs#1.itm(5)} -attr vt d
load net {for:exs#1.itm(6)} -attr vt d
load net {for:exs#1.itm(7)} -attr vt d
load net {for:exs#1.itm(8)} -attr vt d
load net {for:exs#1.itm(9)} -attr vt d
load net {for:exs#1.itm(10)} -attr vt d
load net {for:exs#1.itm(11)} -attr vt d
load net {for:exs#1.itm(12)} -attr vt d
load net {for:exs#1.itm(13)} -attr vt d
load netBundle {for:exs#1.itm} 14 {for:exs#1.itm(0)} {for:exs#1.itm(1)} {for:exs#1.itm(2)} {for:exs#1.itm(3)} {for:exs#1.itm(4)} {for:exs#1.itm(5)} {for:exs#1.itm(6)} {for:exs#1.itm(7)} {for:exs#1.itm(8)} {for:exs#1.itm(9)} {for:exs#1.itm(10)} {for:exs#1.itm(11)} {for:exs#1.itm(12)} {for:exs#1.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-944 -attr oid 942 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {for:exs#2.itm(0)} -attr vt d
load net {for:exs#2.itm(1)} -attr vt d
load net {for:exs#2.itm(2)} -attr vt d
load net {for:exs#2.itm(3)} -attr vt d
load net {for:exs#2.itm(4)} -attr vt d
load net {for:exs#2.itm(5)} -attr vt d
load net {for:exs#2.itm(6)} -attr vt d
load net {for:exs#2.itm(7)} -attr vt d
load net {for:exs#2.itm(8)} -attr vt d
load net {for:exs#2.itm(9)} -attr vt d
load net {for:exs#2.itm(10)} -attr vt d
load net {for:exs#2.itm(11)} -attr vt d
load net {for:exs#2.itm(12)} -attr vt d
load net {for:exs#2.itm(13)} -attr vt d
load net {for:exs#2.itm(14)} -attr vt d
load net {for:exs#2.itm(15)} -attr vt d
load net {for:exs#2.itm(16)} -attr vt d
load net {for:exs#2.itm(17)} -attr vt d
load net {for:exs#2.itm(18)} -attr vt d
load net {for:exs#2.itm(19)} -attr vt d
load net {for:exs#2.itm(20)} -attr vt d
load net {for:exs#2.itm(21)} -attr vt d
load net {for:exs#2.itm(22)} -attr vt d
load net {for:exs#2.itm(23)} -attr vt d
load net {for:exs#2.itm(24)} -attr vt d
load net {for:exs#2.itm(25)} -attr vt d
load net {for:exs#2.itm(26)} -attr vt d
load net {for:exs#2.itm(27)} -attr vt d
load net {for:exs#2.itm(28)} -attr vt d
load net {for:exs#2.itm(29)} -attr vt d
load net {for:exs#2.itm(30)} -attr vt d
load net {for:exs#2.itm(31)} -attr vt d
load netBundle {for:exs#2.itm} 32 {for:exs#2.itm(0)} {for:exs#2.itm(1)} {for:exs#2.itm(2)} {for:exs#2.itm(3)} {for:exs#2.itm(4)} {for:exs#2.itm(5)} {for:exs#2.itm(6)} {for:exs#2.itm(7)} {for:exs#2.itm(8)} {for:exs#2.itm(9)} {for:exs#2.itm(10)} {for:exs#2.itm(11)} {for:exs#2.itm(12)} {for:exs#2.itm(13)} {for:exs#2.itm(14)} {for:exs#2.itm(15)} {for:exs#2.itm(16)} {for:exs#2.itm(17)} {for:exs#2.itm(18)} {for:exs#2.itm(19)} {for:exs#2.itm(20)} {for:exs#2.itm(21)} {for:exs#2.itm(22)} {for:exs#2.itm(23)} {for:exs#2.itm(24)} {for:exs#2.itm(25)} {for:exs#2.itm(26)} {for:exs#2.itm(27)} {for:exs#2.itm(28)} {for:exs#2.itm(29)} {for:exs#2.itm(30)} {for:exs#2.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-945 -attr oid 943 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-946 -attr oid 944 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-947 -attr oid 945 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-948 -attr oid 946 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-949 -attr oid 947 -attr vt d
load net {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-950 -attr oid 948 -attr vt d
load net {result:rsci.oswt} -port {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-951 -attr oid 949 -attr vt d
load net {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-952 -attr oid 950 -attr vt d
load net {result:rsci.wen_comp} -port {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-953 -attr oid 951 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp}
load net {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-954 -attr oid 952 -attr vt d
load net {result:rsci.oswt#1} -port {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-955 -attr oid 953 -attr vt d
load net {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-956 -attr oid 954 -attr vt d
load net {result:rsci.wen_comp#1} -port {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-957 -attr oid 955 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp#1}
load net {result:rsci.s_raddr.core(0)} -attr vt d
load net {result:rsci.s_raddr.core(1)} -attr vt d
load net {result:rsci.s_raddr.core(2)} -attr vt d
load net {result:rsci.s_raddr.core(3)} -attr vt d
load net {result:rsci.s_raddr.core(4)} -attr vt d
load net {result:rsci.s_raddr.core(5)} -attr vt d
load net {result:rsci.s_raddr.core(6)} -attr vt d
load net {result:rsci.s_raddr.core(7)} -attr vt d
load net {result:rsci.s_raddr.core(8)} -attr vt d
load net {result:rsci.s_raddr.core(9)} -attr vt d
load net {result:rsci.s_raddr.core(10)} -attr vt d
load net {result:rsci.s_raddr.core(11)} -attr vt d
load net {result:rsci.s_raddr.core(12)} -attr vt d
load net {result:rsci.s_raddr.core(13)} -attr vt d
load netBundle {result:rsci.s_raddr.core} 14 {result:rsci.s_raddr.core(0)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-958 -attr oid 956 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(0)} -port {result:rsci.s_raddr.core(0)} -attr vt d
load net {result:rsci.s_raddr.core(1)} -port {result:rsci.s_raddr.core(1)} -attr vt d
load net {result:rsci.s_raddr.core(2)} -port {result:rsci.s_raddr.core(2)} -attr vt d
load net {result:rsci.s_raddr.core(3)} -port {result:rsci.s_raddr.core(3)} -attr vt d
load net {result:rsci.s_raddr.core(4)} -port {result:rsci.s_raddr.core(4)} -attr vt d
load net {result:rsci.s_raddr.core(5)} -port {result:rsci.s_raddr.core(5)} -attr vt d
load net {result:rsci.s_raddr.core(6)} -port {result:rsci.s_raddr.core(6)} -attr vt d
load net {result:rsci.s_raddr.core(7)} -port {result:rsci.s_raddr.core(7)} -attr vt d
load net {result:rsci.s_raddr.core(8)} -port {result:rsci.s_raddr.core(8)} -attr vt d
load net {result:rsci.s_raddr.core(9)} -port {result:rsci.s_raddr.core(9)} -attr vt d
load net {result:rsci.s_raddr.core(10)} -port {result:rsci.s_raddr.core(10)} -attr vt d
load net {result:rsci.s_raddr.core(11)} -port {result:rsci.s_raddr.core(11)} -attr vt d
load net {result:rsci.s_raddr.core(12)} -port {result:rsci.s_raddr.core(12)} -attr vt d
load net {result:rsci.s_raddr.core(13)} -port {result:rsci.s_raddr.core(13)} -attr vt d
load netBundle {result:rsci.s_raddr.core} 14 {result:rsci.s_raddr.core(0)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-959 -attr oid 957 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_waddr.core(0)} -attr vt d
load net {result:rsci.s_waddr.core(1)} -attr vt d
load net {result:rsci.s_waddr.core(2)} -attr vt d
load net {result:rsci.s_waddr.core(3)} -attr vt d
load net {result:rsci.s_waddr.core(4)} -attr vt d
load net {result:rsci.s_waddr.core(5)} -attr vt d
load net {result:rsci.s_waddr.core(6)} -attr vt d
load net {result:rsci.s_waddr.core(7)} -attr vt d
load net {result:rsci.s_waddr.core(8)} -attr vt d
load net {result:rsci.s_waddr.core(9)} -attr vt d
load net {result:rsci.s_waddr.core(10)} -attr vt d
load net {result:rsci.s_waddr.core(11)} -attr vt d
load net {result:rsci.s_waddr.core(12)} -attr vt d
load net {result:rsci.s_waddr.core(13)} -attr vt d
load netBundle {result:rsci.s_waddr.core} 14 {result:rsci.s_waddr.core(0)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-960 -attr oid 958 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(0)} -port {result:rsci.s_waddr.core(0)} -attr vt d
load net {result:rsci.s_waddr.core(1)} -port {result:rsci.s_waddr.core(1)} -attr vt d
load net {result:rsci.s_waddr.core(2)} -port {result:rsci.s_waddr.core(2)} -attr vt d
load net {result:rsci.s_waddr.core(3)} -port {result:rsci.s_waddr.core(3)} -attr vt d
load net {result:rsci.s_waddr.core(4)} -port {result:rsci.s_waddr.core(4)} -attr vt d
load net {result:rsci.s_waddr.core(5)} -port {result:rsci.s_waddr.core(5)} -attr vt d
load net {result:rsci.s_waddr.core(6)} -port {result:rsci.s_waddr.core(6)} -attr vt d
load net {result:rsci.s_waddr.core(7)} -port {result:rsci.s_waddr.core(7)} -attr vt d
load net {result:rsci.s_waddr.core(8)} -port {result:rsci.s_waddr.core(8)} -attr vt d
load net {result:rsci.s_waddr.core(9)} -port {result:rsci.s_waddr.core(9)} -attr vt d
load net {result:rsci.s_waddr.core(10)} -port {result:rsci.s_waddr.core(10)} -attr vt d
load net {result:rsci.s_waddr.core(11)} -port {result:rsci.s_waddr.core(11)} -attr vt d
load net {result:rsci.s_waddr.core(12)} -port {result:rsci.s_waddr.core(12)} -attr vt d
load net {result:rsci.s_waddr.core(13)} -port {result:rsci.s_waddr.core(13)} -attr vt d
load netBundle {result:rsci.s_waddr.core} 14 {result:rsci.s_waddr.core(0)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-961 -attr oid 959 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_din.mxwt(0)} -attr vt d
load net {result:rsci.s_din.mxwt(1)} -attr vt d
load net {result:rsci.s_din.mxwt(2)} -attr vt d
load net {result:rsci.s_din.mxwt(3)} -attr vt d
load net {result:rsci.s_din.mxwt(4)} -attr vt d
load net {result:rsci.s_din.mxwt(5)} -attr vt d
load net {result:rsci.s_din.mxwt(6)} -attr vt d
load net {result:rsci.s_din.mxwt(7)} -attr vt d
load net {result:rsci.s_din.mxwt(8)} -attr vt d
load net {result:rsci.s_din.mxwt(9)} -attr vt d
load net {result:rsci.s_din.mxwt(10)} -attr vt d
load net {result:rsci.s_din.mxwt(11)} -attr vt d
load net {result:rsci.s_din.mxwt(12)} -attr vt d
load net {result:rsci.s_din.mxwt(13)} -attr vt d
load net {result:rsci.s_din.mxwt(14)} -attr vt d
load net {result:rsci.s_din.mxwt(15)} -attr vt d
load net {result:rsci.s_din.mxwt(16)} -attr vt d
load net {result:rsci.s_din.mxwt(17)} -attr vt d
load net {result:rsci.s_din.mxwt(18)} -attr vt d
load net {result:rsci.s_din.mxwt(19)} -attr vt d
load net {result:rsci.s_din.mxwt(20)} -attr vt d
load net {result:rsci.s_din.mxwt(21)} -attr vt d
load net {result:rsci.s_din.mxwt(22)} -attr vt d
load net {result:rsci.s_din.mxwt(23)} -attr vt d
load net {result:rsci.s_din.mxwt(24)} -attr vt d
load net {result:rsci.s_din.mxwt(25)} -attr vt d
load net {result:rsci.s_din.mxwt(26)} -attr vt d
load net {result:rsci.s_din.mxwt(27)} -attr vt d
load net {result:rsci.s_din.mxwt(28)} -attr vt d
load net {result:rsci.s_din.mxwt(29)} -attr vt d
load net {result:rsci.s_din.mxwt(30)} -attr vt d
load net {result:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {result:rsci.s_din.mxwt} 32 {result:rsci.s_din.mxwt(0)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-962 -attr oid 960 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(0)} -port {result:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -port {result:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -port {result:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -port {result:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -port {result:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -port {result:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -port {result:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -port {result:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -port {result:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -port {result:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -port {result:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -port {result:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -port {result:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -port {result:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -port {result:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -port {result:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -port {result:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -port {result:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -port {result:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -port {result:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -port {result:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -port {result:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -port {result:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -port {result:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -port {result:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -port {result:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -port {result:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -port {result:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -port {result:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -port {result:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -port {result:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -port {result:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_dout.core(0)} -attr vt d
load net {result:rsci.s_dout.core(1)} -attr vt d
load net {result:rsci.s_dout.core(2)} -attr vt d
load net {result:rsci.s_dout.core(3)} -attr vt d
load net {result:rsci.s_dout.core(4)} -attr vt d
load net {result:rsci.s_dout.core(5)} -attr vt d
load net {result:rsci.s_dout.core(6)} -attr vt d
load net {result:rsci.s_dout.core(7)} -attr vt d
load net {result:rsci.s_dout.core(8)} -attr vt d
load net {result:rsci.s_dout.core(9)} -attr vt d
load net {result:rsci.s_dout.core(10)} -attr vt d
load net {result:rsci.s_dout.core(11)} -attr vt d
load net {result:rsci.s_dout.core(12)} -attr vt d
load net {result:rsci.s_dout.core(13)} -attr vt d
load net {result:rsci.s_dout.core(14)} -attr vt d
load net {result:rsci.s_dout.core(15)} -attr vt d
load net {result:rsci.s_dout.core(16)} -attr vt d
load net {result:rsci.s_dout.core(17)} -attr vt d
load net {result:rsci.s_dout.core(18)} -attr vt d
load net {result:rsci.s_dout.core(19)} -attr vt d
load net {result:rsci.s_dout.core(20)} -attr vt d
load net {result:rsci.s_dout.core(21)} -attr vt d
load net {result:rsci.s_dout.core(22)} -attr vt d
load net {result:rsci.s_dout.core(23)} -attr vt d
load net {result:rsci.s_dout.core(24)} -attr vt d
load net {result:rsci.s_dout.core(25)} -attr vt d
load net {result:rsci.s_dout.core(26)} -attr vt d
load net {result:rsci.s_dout.core(27)} -attr vt d
load net {result:rsci.s_dout.core(28)} -attr vt d
load net {result:rsci.s_dout.core(29)} -attr vt d
load net {result:rsci.s_dout.core(30)} -attr vt d
load net {result:rsci.s_dout.core(31)} -attr vt d
load netBundle {result:rsci.s_dout.core} 32 {result:rsci.s_dout.core(0)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-963 -attr oid 961 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(0)} -port {result:rsci.s_dout.core(0)} -attr vt d
load net {result:rsci.s_dout.core(1)} -port {result:rsci.s_dout.core(1)} -attr vt d
load net {result:rsci.s_dout.core(2)} -port {result:rsci.s_dout.core(2)} -attr vt d
load net {result:rsci.s_dout.core(3)} -port {result:rsci.s_dout.core(3)} -attr vt d
load net {result:rsci.s_dout.core(4)} -port {result:rsci.s_dout.core(4)} -attr vt d
load net {result:rsci.s_dout.core(5)} -port {result:rsci.s_dout.core(5)} -attr vt d
load net {result:rsci.s_dout.core(6)} -port {result:rsci.s_dout.core(6)} -attr vt d
load net {result:rsci.s_dout.core(7)} -port {result:rsci.s_dout.core(7)} -attr vt d
load net {result:rsci.s_dout.core(8)} -port {result:rsci.s_dout.core(8)} -attr vt d
load net {result:rsci.s_dout.core(9)} -port {result:rsci.s_dout.core(9)} -attr vt d
load net {result:rsci.s_dout.core(10)} -port {result:rsci.s_dout.core(10)} -attr vt d
load net {result:rsci.s_dout.core(11)} -port {result:rsci.s_dout.core(11)} -attr vt d
load net {result:rsci.s_dout.core(12)} -port {result:rsci.s_dout.core(12)} -attr vt d
load net {result:rsci.s_dout.core(13)} -port {result:rsci.s_dout.core(13)} -attr vt d
load net {result:rsci.s_dout.core(14)} -port {result:rsci.s_dout.core(14)} -attr vt d
load net {result:rsci.s_dout.core(15)} -port {result:rsci.s_dout.core(15)} -attr vt d
load net {result:rsci.s_dout.core(16)} -port {result:rsci.s_dout.core(16)} -attr vt d
load net {result:rsci.s_dout.core(17)} -port {result:rsci.s_dout.core(17)} -attr vt d
load net {result:rsci.s_dout.core(18)} -port {result:rsci.s_dout.core(18)} -attr vt d
load net {result:rsci.s_dout.core(19)} -port {result:rsci.s_dout.core(19)} -attr vt d
load net {result:rsci.s_dout.core(20)} -port {result:rsci.s_dout.core(20)} -attr vt d
load net {result:rsci.s_dout.core(21)} -port {result:rsci.s_dout.core(21)} -attr vt d
load net {result:rsci.s_dout.core(22)} -port {result:rsci.s_dout.core(22)} -attr vt d
load net {result:rsci.s_dout.core(23)} -port {result:rsci.s_dout.core(23)} -attr vt d
load net {result:rsci.s_dout.core(24)} -port {result:rsci.s_dout.core(24)} -attr vt d
load net {result:rsci.s_dout.core(25)} -port {result:rsci.s_dout.core(25)} -attr vt d
load net {result:rsci.s_dout.core(26)} -port {result:rsci.s_dout.core(26)} -attr vt d
load net {result:rsci.s_dout.core(27)} -port {result:rsci.s_dout.core(27)} -attr vt d
load net {result:rsci.s_dout.core(28)} -port {result:rsci.s_dout.core(28)} -attr vt d
load net {result:rsci.s_dout.core(29)} -port {result:rsci.s_dout.core(29)} -attr vt d
load net {result:rsci.s_dout.core(30)} -port {result:rsci.s_dout.core(30)} -attr vt d
load net {result:rsci.s_dout.core(31)} -port {result:rsci.s_dout.core(31)} -attr vt d
load netBundle {result:rsci.s_dout.core} 32 {result:rsci.s_dout.core(0)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-964 -attr oid 962 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-965 -attr oid 963 -attr vt d
load net {result:rsci.biwt} -port {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-966 -attr oid 964 -attr vt d
load net {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-967 -attr oid 965 -attr vt d
load net {result:rsci.bdwt} -port {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-968 -attr oid 966 -attr vt d
load net {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-969 -attr oid 967 -attr vt d
load net {result:rsci.bcwt} -port {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-970 -attr oid 968 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load net {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-971 -attr oid 969 -attr vt d
load net {result:rsci.biwt#1} -port {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-972 -attr oid 970 -attr vt d
load net {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-973 -attr oid 971 -attr vt d
load net {result:rsci.bdwt#2} -port {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-974 -attr oid 972 -attr vt d
load net {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-975 -attr oid 973 -attr vt d
load net {result:rsci.bcwt#1} -port {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-976 -attr oid 974 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt#1}
load net {result:rsci.s_raddr(0)} -attr vt d
load net {result:rsci.s_raddr(1)} -attr vt d
load net {result:rsci.s_raddr(2)} -attr vt d
load net {result:rsci.s_raddr(3)} -attr vt d
load net {result:rsci.s_raddr(4)} -attr vt d
load net {result:rsci.s_raddr(5)} -attr vt d
load net {result:rsci.s_raddr(6)} -attr vt d
load net {result:rsci.s_raddr(7)} -attr vt d
load net {result:rsci.s_raddr(8)} -attr vt d
load net {result:rsci.s_raddr(9)} -attr vt d
load net {result:rsci.s_raddr(10)} -attr vt d
load net {result:rsci.s_raddr(11)} -attr vt d
load net {result:rsci.s_raddr(12)} -attr vt d
load net {result:rsci.s_raddr(13)} -attr vt d
load netBundle {result:rsci.s_raddr} 14 {result:rsci.s_raddr(0)} {result:rsci.s_raddr(1)} {result:rsci.s_raddr(2)} {result:rsci.s_raddr(3)} {result:rsci.s_raddr(4)} {result:rsci.s_raddr(5)} {result:rsci.s_raddr(6)} {result:rsci.s_raddr(7)} {result:rsci.s_raddr(8)} {result:rsci.s_raddr(9)} {result:rsci.s_raddr(10)} {result:rsci.s_raddr(11)} {result:rsci.s_raddr(12)} {result:rsci.s_raddr(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-977 -attr oid 975 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(0)} -port {result:rsci.s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(1)} -port {result:rsci.s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(2)} -port {result:rsci.s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(3)} -port {result:rsci.s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(4)} -port {result:rsci.s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(5)} -port {result:rsci.s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(6)} -port {result:rsci.s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(7)} -port {result:rsci.s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(8)} -port {result:rsci.s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(9)} -port {result:rsci.s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(10)} -port {result:rsci.s_raddr(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(11)} -port {result:rsci.s_raddr(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(12)} -port {result:rsci.s_raddr(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(13)} -port {result:rsci.s_raddr(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-978 -attr oid 976 -attr vt d
load net {result:rsci.s_raddr.core.sct} -port {result:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-979 -attr oid 977 -attr vt d
load net {result:rsci.s_waddr(0)} -attr vt d
load net {result:rsci.s_waddr(1)} -attr vt d
load net {result:rsci.s_waddr(2)} -attr vt d
load net {result:rsci.s_waddr(3)} -attr vt d
load net {result:rsci.s_waddr(4)} -attr vt d
load net {result:rsci.s_waddr(5)} -attr vt d
load net {result:rsci.s_waddr(6)} -attr vt d
load net {result:rsci.s_waddr(7)} -attr vt d
load net {result:rsci.s_waddr(8)} -attr vt d
load net {result:rsci.s_waddr(9)} -attr vt d
load net {result:rsci.s_waddr(10)} -attr vt d
load net {result:rsci.s_waddr(11)} -attr vt d
load net {result:rsci.s_waddr(12)} -attr vt d
load net {result:rsci.s_waddr(13)} -attr vt d
load netBundle {result:rsci.s_waddr} 14 {result:rsci.s_waddr(0)} {result:rsci.s_waddr(1)} {result:rsci.s_waddr(2)} {result:rsci.s_waddr(3)} {result:rsci.s_waddr(4)} {result:rsci.s_waddr(5)} {result:rsci.s_waddr(6)} {result:rsci.s_waddr(7)} {result:rsci.s_waddr(8)} {result:rsci.s_waddr(9)} {result:rsci.s_waddr(10)} {result:rsci.s_waddr(11)} {result:rsci.s_waddr(12)} {result:rsci.s_waddr(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-980 -attr oid 978 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(0)} -port {result:rsci.s_waddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(1)} -port {result:rsci.s_waddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(2)} -port {result:rsci.s_waddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(3)} -port {result:rsci.s_waddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(4)} -port {result:rsci.s_waddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(5)} -port {result:rsci.s_waddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(6)} -port {result:rsci.s_waddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(7)} -port {result:rsci.s_waddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(8)} -port {result:rsci.s_waddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(9)} -port {result:rsci.s_waddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(10)} -port {result:rsci.s_waddr(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(11)} -port {result:rsci.s_waddr(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(12)} -port {result:rsci.s_waddr(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(13)} -port {result:rsci.s_waddr(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-981 -attr oid 979 -attr vt d
load net {result:rsci.s_waddr.core.sct} -port {result:rsci.s_waddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-982 -attr oid 980 -attr vt d
load net {result:rsci.s_din(0)} -attr vt d
load net {result:rsci.s_din(1)} -attr vt d
load net {result:rsci.s_din(2)} -attr vt d
load net {result:rsci.s_din(3)} -attr vt d
load net {result:rsci.s_din(4)} -attr vt d
load net {result:rsci.s_din(5)} -attr vt d
load net {result:rsci.s_din(6)} -attr vt d
load net {result:rsci.s_din(7)} -attr vt d
load net {result:rsci.s_din(8)} -attr vt d
load net {result:rsci.s_din(9)} -attr vt d
load net {result:rsci.s_din(10)} -attr vt d
load net {result:rsci.s_din(11)} -attr vt d
load net {result:rsci.s_din(12)} -attr vt d
load net {result:rsci.s_din(13)} -attr vt d
load net {result:rsci.s_din(14)} -attr vt d
load net {result:rsci.s_din(15)} -attr vt d
load net {result:rsci.s_din(16)} -attr vt d
load net {result:rsci.s_din(17)} -attr vt d
load net {result:rsci.s_din(18)} -attr vt d
load net {result:rsci.s_din(19)} -attr vt d
load net {result:rsci.s_din(20)} -attr vt d
load net {result:rsci.s_din(21)} -attr vt d
load net {result:rsci.s_din(22)} -attr vt d
load net {result:rsci.s_din(23)} -attr vt d
load net {result:rsci.s_din(24)} -attr vt d
load net {result:rsci.s_din(25)} -attr vt d
load net {result:rsci.s_din(26)} -attr vt d
load net {result:rsci.s_din(27)} -attr vt d
load net {result:rsci.s_din(28)} -attr vt d
load net {result:rsci.s_din(29)} -attr vt d
load net {result:rsci.s_din(30)} -attr vt d
load net {result:rsci.s_din(31)} -attr vt d
load netBundle {result:rsci.s_din} 32 {result:rsci.s_din(0)} {result:rsci.s_din(1)} {result:rsci.s_din(2)} {result:rsci.s_din(3)} {result:rsci.s_din(4)} {result:rsci.s_din(5)} {result:rsci.s_din(6)} {result:rsci.s_din(7)} {result:rsci.s_din(8)} {result:rsci.s_din(9)} {result:rsci.s_din(10)} {result:rsci.s_din(11)} {result:rsci.s_din(12)} {result:rsci.s_din(13)} {result:rsci.s_din(14)} {result:rsci.s_din(15)} {result:rsci.s_din(16)} {result:rsci.s_din(17)} {result:rsci.s_din(18)} {result:rsci.s_din(19)} {result:rsci.s_din(20)} {result:rsci.s_din(21)} {result:rsci.s_din(22)} {result:rsci.s_din(23)} {result:rsci.s_din(24)} {result:rsci.s_din(25)} {result:rsci.s_din(26)} {result:rsci.s_din(27)} {result:rsci.s_din(28)} {result:rsci.s_din(29)} {result:rsci.s_din(30)} {result:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-983 -attr oid 981 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(0)} -port {result:rsci.s_din(0)} -attr vt d
load net {result:rsci.s_din(1)} -port {result:rsci.s_din(1)} -attr vt d
load net {result:rsci.s_din(2)} -port {result:rsci.s_din(2)} -attr vt d
load net {result:rsci.s_din(3)} -port {result:rsci.s_din(3)} -attr vt d
load net {result:rsci.s_din(4)} -port {result:rsci.s_din(4)} -attr vt d
load net {result:rsci.s_din(5)} -port {result:rsci.s_din(5)} -attr vt d
load net {result:rsci.s_din(6)} -port {result:rsci.s_din(6)} -attr vt d
load net {result:rsci.s_din(7)} -port {result:rsci.s_din(7)} -attr vt d
load net {result:rsci.s_din(8)} -port {result:rsci.s_din(8)} -attr vt d
load net {result:rsci.s_din(9)} -port {result:rsci.s_din(9)} -attr vt d
load net {result:rsci.s_din(10)} -port {result:rsci.s_din(10)} -attr vt d
load net {result:rsci.s_din(11)} -port {result:rsci.s_din(11)} -attr vt d
load net {result:rsci.s_din(12)} -port {result:rsci.s_din(12)} -attr vt d
load net {result:rsci.s_din(13)} -port {result:rsci.s_din(13)} -attr vt d
load net {result:rsci.s_din(14)} -port {result:rsci.s_din(14)} -attr vt d
load net {result:rsci.s_din(15)} -port {result:rsci.s_din(15)} -attr vt d
load net {result:rsci.s_din(16)} -port {result:rsci.s_din(16)} -attr vt d
load net {result:rsci.s_din(17)} -port {result:rsci.s_din(17)} -attr vt d
load net {result:rsci.s_din(18)} -port {result:rsci.s_din(18)} -attr vt d
load net {result:rsci.s_din(19)} -port {result:rsci.s_din(19)} -attr vt d
load net {result:rsci.s_din(20)} -port {result:rsci.s_din(20)} -attr vt d
load net {result:rsci.s_din(21)} -port {result:rsci.s_din(21)} -attr vt d
load net {result:rsci.s_din(22)} -port {result:rsci.s_din(22)} -attr vt d
load net {result:rsci.s_din(23)} -port {result:rsci.s_din(23)} -attr vt d
load net {result:rsci.s_din(24)} -port {result:rsci.s_din(24)} -attr vt d
load net {result:rsci.s_din(25)} -port {result:rsci.s_din(25)} -attr vt d
load net {result:rsci.s_din(26)} -port {result:rsci.s_din(26)} -attr vt d
load net {result:rsci.s_din(27)} -port {result:rsci.s_din(27)} -attr vt d
load net {result:rsci.s_din(28)} -port {result:rsci.s_din(28)} -attr vt d
load net {result:rsci.s_din(29)} -port {result:rsci.s_din(29)} -attr vt d
load net {result:rsci.s_din(30)} -port {result:rsci.s_din(30)} -attr vt d
load net {result:rsci.s_din(31)} -port {result:rsci.s_din(31)} -attr vt d
load netBundle {result:rsci.s_din} 32 {result:rsci.s_din(0)} {result:rsci.s_din(1)} {result:rsci.s_din(2)} {result:rsci.s_din(3)} {result:rsci.s_din(4)} {result:rsci.s_din(5)} {result:rsci.s_din(6)} {result:rsci.s_din(7)} {result:rsci.s_din(8)} {result:rsci.s_din(9)} {result:rsci.s_din(10)} {result:rsci.s_din(11)} {result:rsci.s_din(12)} {result:rsci.s_din(13)} {result:rsci.s_din(14)} {result:rsci.s_din(15)} {result:rsci.s_din(16)} {result:rsci.s_din(17)} {result:rsci.s_din(18)} {result:rsci.s_din(19)} {result:rsci.s_din(20)} {result:rsci.s_din(21)} {result:rsci.s_din(22)} {result:rsci.s_din(23)} {result:rsci.s_din(24)} {result:rsci.s_din(25)} {result:rsci.s_din(26)} {result:rsci.s_din(27)} {result:rsci.s_din(28)} {result:rsci.s_din(29)} {result:rsci.s_din(30)} {result:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-984 -attr oid 982 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_dout(0)} -attr vt d
load net {result:rsci.s_dout(1)} -attr vt d
load net {result:rsci.s_dout(2)} -attr vt d
load net {result:rsci.s_dout(3)} -attr vt d
load net {result:rsci.s_dout(4)} -attr vt d
load net {result:rsci.s_dout(5)} -attr vt d
load net {result:rsci.s_dout(6)} -attr vt d
load net {result:rsci.s_dout(7)} -attr vt d
load net {result:rsci.s_dout(8)} -attr vt d
load net {result:rsci.s_dout(9)} -attr vt d
load net {result:rsci.s_dout(10)} -attr vt d
load net {result:rsci.s_dout(11)} -attr vt d
load net {result:rsci.s_dout(12)} -attr vt d
load net {result:rsci.s_dout(13)} -attr vt d
load net {result:rsci.s_dout(14)} -attr vt d
load net {result:rsci.s_dout(15)} -attr vt d
load net {result:rsci.s_dout(16)} -attr vt d
load net {result:rsci.s_dout(17)} -attr vt d
load net {result:rsci.s_dout(18)} -attr vt d
load net {result:rsci.s_dout(19)} -attr vt d
load net {result:rsci.s_dout(20)} -attr vt d
load net {result:rsci.s_dout(21)} -attr vt d
load net {result:rsci.s_dout(22)} -attr vt d
load net {result:rsci.s_dout(23)} -attr vt d
load net {result:rsci.s_dout(24)} -attr vt d
load net {result:rsci.s_dout(25)} -attr vt d
load net {result:rsci.s_dout(26)} -attr vt d
load net {result:rsci.s_dout(27)} -attr vt d
load net {result:rsci.s_dout(28)} -attr vt d
load net {result:rsci.s_dout(29)} -attr vt d
load net {result:rsci.s_dout(30)} -attr vt d
load net {result:rsci.s_dout(31)} -attr vt d
load netBundle {result:rsci.s_dout} 32 {result:rsci.s_dout(0)} {result:rsci.s_dout(1)} {result:rsci.s_dout(2)} {result:rsci.s_dout(3)} {result:rsci.s_dout(4)} {result:rsci.s_dout(5)} {result:rsci.s_dout(6)} {result:rsci.s_dout(7)} {result:rsci.s_dout(8)} {result:rsci.s_dout(9)} {result:rsci.s_dout(10)} {result:rsci.s_dout(11)} {result:rsci.s_dout(12)} {result:rsci.s_dout(13)} {result:rsci.s_dout(14)} {result:rsci.s_dout(15)} {result:rsci.s_dout(16)} {result:rsci.s_dout(17)} {result:rsci.s_dout(18)} {result:rsci.s_dout(19)} {result:rsci.s_dout(20)} {result:rsci.s_dout(21)} {result:rsci.s_dout(22)} {result:rsci.s_dout(23)} {result:rsci.s_dout(24)} {result:rsci.s_dout(25)} {result:rsci.s_dout(26)} {result:rsci.s_dout(27)} {result:rsci.s_dout(28)} {result:rsci.s_dout(29)} {result:rsci.s_dout(30)} {result:rsci.s_dout(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-985 -attr oid 983 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(0)} -port {result:rsci.s_dout(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(1)} -port {result:rsci.s_dout(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(2)} -port {result:rsci.s_dout(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(3)} -port {result:rsci.s_dout(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(4)} -port {result:rsci.s_dout(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(5)} -port {result:rsci.s_dout(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(6)} -port {result:rsci.s_dout(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(7)} -port {result:rsci.s_dout(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(8)} -port {result:rsci.s_dout(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(9)} -port {result:rsci.s_dout(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(10)} -port {result:rsci.s_dout(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(11)} -port {result:rsci.s_dout(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(12)} -port {result:rsci.s_dout(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(13)} -port {result:rsci.s_dout(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(14)} -port {result:rsci.s_dout(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(15)} -port {result:rsci.s_dout(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(16)} -port {result:rsci.s_dout(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(17)} -port {result:rsci.s_dout(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(18)} -port {result:rsci.s_dout(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(19)} -port {result:rsci.s_dout(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(20)} -port {result:rsci.s_dout(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(21)} -port {result:rsci.s_dout(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(22)} -port {result:rsci.s_dout(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(23)} -port {result:rsci.s_dout(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(24)} -port {result:rsci.s_dout(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(25)} -port {result:rsci.s_dout(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(26)} -port {result:rsci.s_dout(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(27)} -port {result:rsci.s_dout(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(28)} -port {result:rsci.s_dout(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(29)} -port {result:rsci.s_dout(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(30)} -port {result:rsci.s_dout(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(31)} -port {result:rsci.s_dout(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load inst "for:nor#8" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-986 -attr oid 984 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {result:rsci.bcwt} -pin  "for:nor#8" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load net {result:rsci.biwt} -pin  "for:nor#8" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt}
load net {for:nor#8.itm} -pin  "for:nor#8" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#8.itm}
load inst "for:nor#7" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-987 -attr oid 985 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#7} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {for:nor#8.itm} -pin  "for:nor#7" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#8.itm}
load net {result:rsci.bdwt} -pin  "for:nor#7" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bdwt}
load net {for:nor#7.itm} -pin  "for:nor#7" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#7.itm}
load inst "reg(result:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-988 -attr oid 986 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.bcwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {for:nor#7.itm} -pin  "reg(result:rsci.bcwt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#7.itm}
load net {GND} -pin  "reg(result:rsci.bcwt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/0#6}
load net {clk} -pin  "reg(result:rsci.bcwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-989 -attr oid 987 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(result:rsci.bcwt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/rst}
load net {result:rsci.bcwt} -pin  "reg(result:rsci.bcwt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load inst "for:not#5" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-990 -attr oid 988 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#5} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {result:rsci.oswt} -pin  "for:not#5" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.oswt}
load net {for:not#5.itm} -pin  "for:not#5" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#5.itm}
load inst "for:or#3" "or(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-991 -attr oid 989 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:or#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,3)"
load net {for:not#5.itm} -pin  "for:or#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#5.itm}
load net {result:rsci.biwt} -pin  "for:or#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt}
load net {result:rsci.bcwt} -pin  "for:or#3" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load net {result:rsci.wen_comp} -pin  "for:or#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp}
load inst "for:nor#11" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-992 -attr oid 990 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {result:rsci.bcwt#1} -pin  "for:nor#11" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt#1}
load net {result:rsci.biwt#1} -pin  "for:nor#11" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt#1}
load net {for:nor#11.itm} -pin  "for:nor#11" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#11.itm}
load inst "for:nor#10" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-993 -attr oid 991 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#10} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {for:nor#11.itm} -pin  "for:nor#10" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#11.itm}
load net {result:rsci.bdwt#2} -pin  "for:nor#10" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bdwt#2}
load net {for:nor#10.itm} -pin  "for:nor#10" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#10.itm}
load inst "reg(result:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-994 -attr oid 992 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {for:nor#10.itm} -pin  "reg(result:rsci.bcwt#1)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:nor#10.itm}
load net {GND} -pin  "reg(result:rsci.bcwt#1)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/0#6}
load net {clk} -pin  "reg(result:rsci.bcwt#1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-995 -attr oid 993 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(result:rsci.bcwt#1)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/rst}
load net {result:rsci.bcwt#1} -pin  "reg(result:rsci.bcwt#1)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt#1}
load inst "for:not#8" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-996 -attr oid 994 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#8} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {result:rsci.oswt#1} -pin  "for:not#8" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.oswt#1}
load net {for:not#8.itm} -pin  "for:not#8" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#8.itm}
load inst "for:or#5" "or(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-997 -attr oid 995 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:or#5} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,3)"
load net {for:not#8.itm} -pin  "for:or#5" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:not#8.itm}
load net {result:rsci.biwt#1} -pin  "for:or#5" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt#1}
load net {result:rsci.bcwt#1} -pin  "for:or#5" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt#1}
load net {result:rsci.wen_comp#1} -pin  "for:or#5" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.wen_comp#1}
load inst "for:for:and" "and(2,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-998 -attr oid 996 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:for:and} -attr area 14.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(14,2)"
load net {result:rsci.s_raddr.core(0)} -pin  "for:for:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(1)} -pin  "for:for:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(2)} -pin  "for:for:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(3)} -pin  "for:for:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(4)} -pin  "for:for:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(5)} -pin  "for:for:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(6)} -pin  "for:for:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(7)} -pin  "for:for:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(8)} -pin  "for:for:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(9)} -pin  "for:for:and" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(10)} -pin  "for:for:and" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(11)} -pin  "for:for:and" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(12)} -pin  "for:for:and" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(13)} -pin  "for:for:and" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr.core.sct} -pin  "for:for:and" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs.itm}
load net {result:rsci.s_raddr(0)} -pin  "for:for:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(1)} -pin  "for:for:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(2)} -pin  "for:for:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(3)} -pin  "for:for:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(4)} -pin  "for:for:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(5)} -pin  "for:for:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(6)} -pin  "for:for:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(7)} -pin  "for:for:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(8)} -pin  "for:for:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(9)} -pin  "for:for:and" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(10)} -pin  "for:for:and" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(11)} -pin  "for:for:and" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(12)} -pin  "for:for:and" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load net {result:rsci.s_raddr(13)} -pin  "for:for:and" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_raddr}
load inst "for:for:and#1" "and(2,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-999 -attr oid 997 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:for:and#1} -attr area 14.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(14,2)"
load net {result:rsci.s_waddr.core(0)} -pin  "for:for:and#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(1)} -pin  "for:for:and#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(2)} -pin  "for:for:and#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(3)} -pin  "for:for:and#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(4)} -pin  "for:for:and#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(5)} -pin  "for:for:and#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(6)} -pin  "for:for:and#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(7)} -pin  "for:for:and#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(8)} -pin  "for:for:and#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(9)} -pin  "for:for:and#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(10)} -pin  "for:for:and#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(11)} -pin  "for:for:and#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(12)} -pin  "for:for:and#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(13)} -pin  "for:for:and#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#1.itm}
load net {result:rsci.s_waddr(0)} -pin  "for:for:and#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(1)} -pin  "for:for:and#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(2)} -pin  "for:for:and#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(3)} -pin  "for:for:and#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(4)} -pin  "for:for:and#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(5)} -pin  "for:for:and#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(6)} -pin  "for:for:and#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(7)} -pin  "for:for:and#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(8)} -pin  "for:for:and#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(9)} -pin  "for:for:and#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(10)} -pin  "for:for:and#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(11)} -pin  "for:for:and#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(12)} -pin  "for:for:and#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load net {result:rsci.s_waddr(13)} -pin  "for:for:and#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_waddr}
load inst "reg(result:rsci.s_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1000 -attr oid 998 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.s_din.bfwt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {result:rsci.s_din(0)} -pin  "reg(result:rsci.s_din.bfwt)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(1)} -pin  "reg(result:rsci.s_din.bfwt)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(2)} -pin  "reg(result:rsci.s_din.bfwt)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(3)} -pin  "reg(result:rsci.s_din.bfwt)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(4)} -pin  "reg(result:rsci.s_din.bfwt)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(5)} -pin  "reg(result:rsci.s_din.bfwt)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(6)} -pin  "reg(result:rsci.s_din.bfwt)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(7)} -pin  "reg(result:rsci.s_din.bfwt)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(8)} -pin  "reg(result:rsci.s_din.bfwt)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(9)} -pin  "reg(result:rsci.s_din.bfwt)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(10)} -pin  "reg(result:rsci.s_din.bfwt)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(11)} -pin  "reg(result:rsci.s_din.bfwt)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(12)} -pin  "reg(result:rsci.s_din.bfwt)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(13)} -pin  "reg(result:rsci.s_din.bfwt)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(14)} -pin  "reg(result:rsci.s_din.bfwt)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(15)} -pin  "reg(result:rsci.s_din.bfwt)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(16)} -pin  "reg(result:rsci.s_din.bfwt)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(17)} -pin  "reg(result:rsci.s_din.bfwt)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(18)} -pin  "reg(result:rsci.s_din.bfwt)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(19)} -pin  "reg(result:rsci.s_din.bfwt)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(20)} -pin  "reg(result:rsci.s_din.bfwt)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(21)} -pin  "reg(result:rsci.s_din.bfwt)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(22)} -pin  "reg(result:rsci.s_din.bfwt)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(23)} -pin  "reg(result:rsci.s_din.bfwt)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(24)} -pin  "reg(result:rsci.s_din.bfwt)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(25)} -pin  "reg(result:rsci.s_din.bfwt)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(26)} -pin  "reg(result:rsci.s_din.bfwt)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(27)} -pin  "reg(result:rsci.s_din.bfwt)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(28)} -pin  "reg(result:rsci.s_din.bfwt)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(29)} -pin  "reg(result:rsci.s_din.bfwt)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(30)} -pin  "reg(result:rsci.s_din.bfwt)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(31)} -pin  "reg(result:rsci.s_din.bfwt)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {clk} -pin  "reg(result:rsci.s_din.bfwt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1001 -attr oid 999 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/clk}
load net {result:rsci.biwt} -pin  "reg(result:rsci.s_din.bfwt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.biwt}
load net {result:rsci.s_din.bfwt(0)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(1)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(2)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(3)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(4)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(5)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(6)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(7)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(8)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(9)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(10)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(11)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(12)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(13)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(14)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(15)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(16)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(17)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(18)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(19)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(20)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(21)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(22)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(23)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(24)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(25)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(26)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(27)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(28)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(29)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(30)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(31)} -pin  "reg(result:rsci.s_din.bfwt)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load inst "for:mux#3" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1002 -attr oid 1000 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:mux#3} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {result:rsci.s_din(0)} -pin  "for:mux#3" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(1)} -pin  "for:mux#3" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(2)} -pin  "for:mux#3" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(3)} -pin  "for:mux#3" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(4)} -pin  "for:mux#3" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(5)} -pin  "for:mux#3" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(6)} -pin  "for:mux#3" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(7)} -pin  "for:mux#3" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(8)} -pin  "for:mux#3" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(9)} -pin  "for:mux#3" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(10)} -pin  "for:mux#3" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(11)} -pin  "for:mux#3" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(12)} -pin  "for:mux#3" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(13)} -pin  "for:mux#3" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(14)} -pin  "for:mux#3" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(15)} -pin  "for:mux#3" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(16)} -pin  "for:mux#3" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(17)} -pin  "for:mux#3" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(18)} -pin  "for:mux#3" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(19)} -pin  "for:mux#3" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(20)} -pin  "for:mux#3" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(21)} -pin  "for:mux#3" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(22)} -pin  "for:mux#3" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(23)} -pin  "for:mux#3" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(24)} -pin  "for:mux#3" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(25)} -pin  "for:mux#3" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(26)} -pin  "for:mux#3" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(27)} -pin  "for:mux#3" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(28)} -pin  "for:mux#3" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(29)} -pin  "for:mux#3" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(30)} -pin  "for:mux#3" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din(31)} -pin  "for:mux#3" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din}
load net {result:rsci.s_din.bfwt(0)} -pin  "for:mux#3" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(1)} -pin  "for:mux#3" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(2)} -pin  "for:mux#3" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(3)} -pin  "for:mux#3" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(4)} -pin  "for:mux#3" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(5)} -pin  "for:mux#3" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(6)} -pin  "for:mux#3" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(7)} -pin  "for:mux#3" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(8)} -pin  "for:mux#3" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(9)} -pin  "for:mux#3" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(10)} -pin  "for:mux#3" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(11)} -pin  "for:mux#3" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(12)} -pin  "for:mux#3" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(13)} -pin  "for:mux#3" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(14)} -pin  "for:mux#3" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(15)} -pin  "for:mux#3" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(16)} -pin  "for:mux#3" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(17)} -pin  "for:mux#3" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(18)} -pin  "for:mux#3" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(19)} -pin  "for:mux#3" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(20)} -pin  "for:mux#3" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(21)} -pin  "for:mux#3" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(22)} -pin  "for:mux#3" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(23)} -pin  "for:mux#3" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(24)} -pin  "for:mux#3" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(25)} -pin  "for:mux#3" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(26)} -pin  "for:mux#3" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(27)} -pin  "for:mux#3" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(28)} -pin  "for:mux#3" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(29)} -pin  "for:mux#3" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(30)} -pin  "for:mux#3" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.s_din.bfwt(31)} -pin  "for:mux#3" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.bfwt}
load net {result:rsci.bcwt} -pin  "for:mux#3" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.bcwt}
load net {result:rsci.s_din.mxwt(0)} -pin  "for:mux#3" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "for:mux#3" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "for:mux#3" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "for:mux#3" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "for:mux#3" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "for:mux#3" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "for:mux#3" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "for:mux#3" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "for:mux#3" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "for:mux#3" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "for:mux#3" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "for:mux#3" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "for:mux#3" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "for:mux#3" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "for:mux#3" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "for:mux#3" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "for:mux#3" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "for:mux#3" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "for:mux#3" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "for:mux#3" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "for:mux#3" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "for:mux#3" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "for:mux#3" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "for:mux#3" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "for:mux#3" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "for:mux#3" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "for:mux#3" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "for:mux#3" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "for:mux#3" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "for:mux#3" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "for:mux#3" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "for:mux#3" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_din.mxwt}
load inst "for:for:and#2" "and(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1003 -attr oid 1001 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:for:and#2} -attr area 32.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(32,2)"
load net {result:rsci.s_dout.core(0)} -pin  "for:for:and#2" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(1)} -pin  "for:for:and#2" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(2)} -pin  "for:for:and#2" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(3)} -pin  "for:for:and#2" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(4)} -pin  "for:for:and#2" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(5)} -pin  "for:for:and#2" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(6)} -pin  "for:for:and#2" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(7)} -pin  "for:for:and#2" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(8)} -pin  "for:for:and#2" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(9)} -pin  "for:for:and#2" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(10)} -pin  "for:for:and#2" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(11)} -pin  "for:for:and#2" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(12)} -pin  "for:for:and#2" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(13)} -pin  "for:for:and#2" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(14)} -pin  "for:for:and#2" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(15)} -pin  "for:for:and#2" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(16)} -pin  "for:for:and#2" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(17)} -pin  "for:for:and#2" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(18)} -pin  "for:for:and#2" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(19)} -pin  "for:for:and#2" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(20)} -pin  "for:for:and#2" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(21)} -pin  "for:for:and#2" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(22)} -pin  "for:for:and#2" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(23)} -pin  "for:for:and#2" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(24)} -pin  "for:for:and#2" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(25)} -pin  "for:for:and#2" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(26)} -pin  "for:for:and#2" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(27)} -pin  "for:for:and#2" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(28)} -pin  "for:for:and#2" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(29)} -pin  "for:for:and#2" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(30)} -pin  "for:for:and#2" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(31)} -pin  "for:for:and#2" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout.core}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_waddr.core.sct} -pin  "for:for:and#2" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/for:exs#2.itm}
load net {result:rsci.s_dout(0)} -pin  "for:for:and#2" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(1)} -pin  "for:for:and#2" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(2)} -pin  "for:for:and#2" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(3)} -pin  "for:for:and#2" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(4)} -pin  "for:for:and#2" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(5)} -pin  "for:for:and#2" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(6)} -pin  "for:for:and#2" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(7)} -pin  "for:for:and#2" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(8)} -pin  "for:for:and#2" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(9)} -pin  "for:for:and#2" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(10)} -pin  "for:for:and#2" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(11)} -pin  "for:for:and#2" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(12)} -pin  "for:for:and#2" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(13)} -pin  "for:for:and#2" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(14)} -pin  "for:for:and#2" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(15)} -pin  "for:for:and#2" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(16)} -pin  "for:for:and#2" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(17)} -pin  "for:for:and#2" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(18)} -pin  "for:for:and#2" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(19)} -pin  "for:for:and#2" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(20)} -pin  "for:for:and#2" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(21)} -pin  "for:for:and#2" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(22)} -pin  "for:for:and#2" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(23)} -pin  "for:for:and#2" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(24)} -pin  "for:for:and#2" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(25)} -pin  "for:for:and#2" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(26)} -pin  "for:for:and#2" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(27)} -pin  "for:for:and#2" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(28)} -pin  "for:for:and#2" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(29)} -pin  "for:for:and#2" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(30)} -pin  "for:for:and#2" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
load net {result:rsci.s_dout(31)} -pin  "for:for:and#2" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp/result:rsci.s_dout}
### END MODULE 

module new "ntt_flat:core:result:rsci" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-13 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1004 -attr oid 1002 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1005 -attr oid 1003 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/rst}
load port {result:rsc.s_tdone} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1006 -attr oid 1004 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.s_tdone}
load port {result:rsc.tr_write_done} output -symbol right_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1007 -attr oid 1005 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.tr_write_done}
load port {result:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1008 -attr oid 1006 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RREADY}
load port {result:rsc.RVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1009 -attr oid 1007 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RVALID}
load port {result:rsc.RUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1010 -attr oid 1008 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RUSER}
load port {result:rsc.RLAST} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1011 -attr oid 1009 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RLAST}
load portBus result:rsc.RRESP(1:0) input 2 {result:rsc.RRESP(1)} {result:rsc.RRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1012 -attr oid 1010 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load portBus result:rsc.RDATA(31:0) input 32 {result:rsc.RDATA(31)} {result:rsc.RDATA(30)} {result:rsc.RDATA(29)} {result:rsc.RDATA(28)} {result:rsc.RDATA(27)} {result:rsc.RDATA(26)} {result:rsc.RDATA(25)} {result:rsc.RDATA(24)} {result:rsc.RDATA(23)} {result:rsc.RDATA(22)} {result:rsc.RDATA(21)} {result:rsc.RDATA(20)} {result:rsc.RDATA(19)} {result:rsc.RDATA(18)} {result:rsc.RDATA(17)} {result:rsc.RDATA(16)} {result:rsc.RDATA(15)} {result:rsc.RDATA(14)} {result:rsc.RDATA(13)} {result:rsc.RDATA(12)} {result:rsc.RDATA(11)} {result:rsc.RDATA(10)} {result:rsc.RDATA(9)} {result:rsc.RDATA(8)} {result:rsc.RDATA(7)} {result:rsc.RDATA(6)} {result:rsc.RDATA(5)} {result:rsc.RDATA(4)} {result:rsc.RDATA(3)} {result:rsc.RDATA(2)} {result:rsc.RDATA(1)} {result:rsc.RDATA(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1013 -attr oid 1011 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load port {result:rsc.RID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1014 -attr oid 1012 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RID}
load port {result:rsc.ARREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1015 -attr oid 1013 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREADY}
load port {result:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1016 -attr oid 1014 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARVALID}
load port {result:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1017 -attr oid 1015 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARUSER}
load portBus result:rsc.ARREGION(3:0) input 4 {result:rsc.ARREGION(3)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1018 -attr oid 1016 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load portBus result:rsc.ARQOS(3:0) input 4 {result:rsc.ARQOS(3)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1019 -attr oid 1017 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load portBus result:rsc.ARPROT(2:0) input 3 {result:rsc.ARPROT(2)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1020 -attr oid 1018 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load portBus result:rsc.ARCACHE(3:0) input 4 {result:rsc.ARCACHE(3)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1021 -attr oid 1019 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load port {result:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1022 -attr oid 1020 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLOCK}
load portBus result:rsc.ARBURST(1:0) input 2 {result:rsc.ARBURST(1)} {result:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1023 -attr oid 1021 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARBURST}
load portBus result:rsc.ARSIZE(2:0) input 3 {result:rsc.ARSIZE(2)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1024 -attr oid 1022 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load portBus result:rsc.ARLEN(7:0) input 8 {result:rsc.ARLEN(7)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1025 -attr oid 1023 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load portBus result:rsc.ARADDR(13:0) input 14 {result:rsc.ARADDR(13)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1026 -attr oid 1024 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load port {result:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1027 -attr oid 1025 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARID}
load port {result:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1028 -attr oid 1026 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BREADY}
load port {result:rsc.BVALID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1029 -attr oid 1027 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BVALID}
load port {result:rsc.BUSER} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1030 -attr oid 1028 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BUSER}
load portBus result:rsc.BRESP(1:0) input 2 {result:rsc.BRESP(1)} {result:rsc.BRESP(0)} -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1031 -attr oid 1029 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load port {result:rsc.BID} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1032 -attr oid 1030 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BID}
load port {result:rsc.WREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1033 -attr oid 1031 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WREADY}
load port {result:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1034 -attr oid 1032 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WVALID}
load port {result:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1035 -attr oid 1033 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WUSER}
load port {result:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1036 -attr oid 1034 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WLAST}
load portBus result:rsc.WSTRB(3:0) input 4 {result:rsc.WSTRB(3)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1037 -attr oid 1035 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load portBus result:rsc.WDATA(31:0) input 32 {result:rsc.WDATA(31)} {result:rsc.WDATA(30)} {result:rsc.WDATA(29)} {result:rsc.WDATA(28)} {result:rsc.WDATA(27)} {result:rsc.WDATA(26)} {result:rsc.WDATA(25)} {result:rsc.WDATA(24)} {result:rsc.WDATA(23)} {result:rsc.WDATA(22)} {result:rsc.WDATA(21)} {result:rsc.WDATA(20)} {result:rsc.WDATA(19)} {result:rsc.WDATA(18)} {result:rsc.WDATA(17)} {result:rsc.WDATA(16)} {result:rsc.WDATA(15)} {result:rsc.WDATA(14)} {result:rsc.WDATA(13)} {result:rsc.WDATA(12)} {result:rsc.WDATA(11)} {result:rsc.WDATA(10)} {result:rsc.WDATA(9)} {result:rsc.WDATA(8)} {result:rsc.WDATA(7)} {result:rsc.WDATA(6)} {result:rsc.WDATA(5)} {result:rsc.WDATA(4)} {result:rsc.WDATA(3)} {result:rsc.WDATA(2)} {result:rsc.WDATA(1)} {result:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1038 -attr oid 1036 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load port {result:rsc.AWREADY} input -symbol left_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1039 -attr oid 1037 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREADY}
load port {result:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1040 -attr oid 1038 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWVALID}
load port {result:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1041 -attr oid 1039 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWUSER}
load portBus result:rsc.AWREGION(3:0) input 4 {result:rsc.AWREGION(3)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1042 -attr oid 1040 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load portBus result:rsc.AWQOS(3:0) input 4 {result:rsc.AWQOS(3)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1043 -attr oid 1041 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load portBus result:rsc.AWPROT(2:0) input 3 {result:rsc.AWPROT(2)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1044 -attr oid 1042 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load portBus result:rsc.AWCACHE(3:0) input 4 {result:rsc.AWCACHE(3)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1045 -attr oid 1043 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load port {result:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1046 -attr oid 1044 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLOCK}
load portBus result:rsc.AWBURST(1:0) input 2 {result:rsc.AWBURST(1)} {result:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1047 -attr oid 1045 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWBURST}
load portBus result:rsc.AWSIZE(2:0) input 3 {result:rsc.AWSIZE(2)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1048 -attr oid 1046 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load portBus result:rsc.AWLEN(7:0) input 8 {result:rsc.AWLEN(7)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1049 -attr oid 1047 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load portBus result:rsc.AWADDR(13:0) input 14 {result:rsc.AWADDR(13)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1050 -attr oid 1048 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load port {result:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1051 -attr oid 1049 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1052 -attr oid 1050 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/core.wen}
load port {result:rsci.oswt} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1053 -attr oid 1051 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt}
load port {result:rsci.wen_comp} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1054 -attr oid 1052 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp}
load port {result:rsci.oswt#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1055 -attr oid 1053 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt#1}
load port {result:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1056 -attr oid 1054 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp#1}
load portBus result:rsci.s_raddr.core(13:0) input 14 {result:rsci.s_raddr.core(13)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1057 -attr oid 1055 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load portBus result:rsci.s_waddr.core(13:0) input 14 {result:rsci.s_waddr.core(13)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1058 -attr oid 1056 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load portBus result:rsci.s_din.mxwt(31:0) output 32 {result:rsci.s_din.mxwt(31)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1059 -attr oid 1057 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load portBus result:rsci.s_dout.core(31:0) input 32 {result:rsci.s_dout.core(31)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1060 -attr oid 1058 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load symbol "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID input 1 {AWID(0)} \
     portBus AWADDR input 14 {AWADDR(13)} {AWADDR(12)} {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN input 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE input 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST input 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} input \
     portBus AWCACHE input 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT input 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS input 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION input 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER input 1 {AWUSER(0)} \
     port {AWVALID} input \
     port {AWREADY} output \
     portBus WDATA input 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB input 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} input \
     portBus WUSER input 1 {WUSER(0)} \
     port {WVALID} input \
     port {WREADY} output \
     portBus BID output 1 {BID(0)} \
     portBus BRESP output 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER output 1 {BUSER(0)} \
     port {BVALID} output \
     port {BREADY} input \
     portBus ARID input 1 {ARID(0)} \
     portBus ARADDR input 14 {ARADDR(13)} {ARADDR(12)} {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN input 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE input 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST input 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} input \
     portBus ARCACHE input 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT input 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS input 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION input 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER input 1 {ARUSER(0)} \
     port {ARVALID} input \
     port {ARREADY} output \
     portBus RID output 1 {RID(0)} \
     portBus RDATA output 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP output 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} output \
     portBus RUSER output 1 {RUSER(0)} \
     port {RVALID} output \
     port {RREADY} input \
     port {s_re} input \
     port {s_we} input \
     portBus s_raddr input 14 {s_raddr(13)} {s_raddr(12)} {s_raddr(11)} {s_raddr(10)} {s_raddr(9)} {s_raddr(8)} {s_raddr(7)} {s_raddr(6)} {s_raddr(5)} {s_raddr(4)} {s_raddr(3)} {s_raddr(2)} {s_raddr(1)} {s_raddr(0)} \
     portBus s_waddr input 14 {s_waddr(13)} {s_waddr(12)} {s_waddr(11)} {s_waddr(10)} {s_waddr(9)} {s_waddr(8)} {s_waddr(7)} {s_waddr(6)} {s_waddr(5)} {s_waddr(4)} {s_waddr(3)} {s_waddr(2)} {s_waddr(1)} {s_waddr(0)} \
     portBus s_din output 32 {s_din(31)} {s_din(30)} {s_din(29)} {s_din(28)} {s_din(27)} {s_din(26)} {s_din(25)} {s_din(24)} {s_din(23)} {s_din(22)} {s_din(21)} {s_din(20)} {s_din(19)} {s_din(18)} {s_din(17)} {s_din(16)} {s_din(15)} {s_din(14)} {s_din(13)} {s_din(12)} {s_din(11)} {s_din(10)} {s_din(9)} {s_din(8)} {s_din(7)} {s_din(6)} {s_din(5)} {s_din(4)} {s_din(3)} {s_din(2)} {s_din(1)} {s_din(0)} \
     portBus s_dout input 32 {s_dout(31)} {s_dout(30)} {s_dout(29)} {s_dout(28)} {s_dout(27)} {s_dout(26)} {s_dout(25)} {s_dout(24)} {s_dout(23)} {s_dout(22)} {s_dout(21)} {s_dout(20)} {s_dout(19)} {s_dout(18)} {s_dout(17)} {s_dout(16)} {s_dout(15)} {s_dout(14)} {s_dout(13)} {s_dout(12)} {s_dout(11)} {s_dout(10)} {s_dout(9)} {s_dout(8)} {s_dout(7)} {s_dout(6)} {s_dout(5)} {s_dout(4)} {s_dout(3)} {s_dout(2)} {s_dout(1)} {s_dout(0)} \
     port {s_rrdy} output \
     port {s_wrdy} output \
     port {is_idle} output \
     port {tr_write_done} input \
     port {s_tdone} input \

load symbol "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {result:rsci.oswt} input \
     port {result:rsci.oswt#1} input \
     port {result:rsci.biwt} output \
     port {result:rsci.bdwt} output \
     port {result:rsci.bcwt} input \
     port {result:rsci.s_re.core.sct} output \
     port {result:rsci.biwt#1} output \
     port {result:rsci.bdwt#2} output \
     port {result:rsci.bcwt#1} input \
     port {result:rsci.s_we.core.sct} output \
     port {result:rsci.s_rrdy} input \
     port {result:rsci.s_wrdy} input \

load symbol "ntt_flat:core:result:rsci:result:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {result:rsci.oswt} input \
     port {result:rsci.wen_comp} output \
     port {result:rsci.oswt#1} input \
     port {result:rsci.wen_comp#1} output \
     portBus result:rsci.s_raddr.core input 14 {result:rsci.s_raddr.core(13)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(0)} \
     portBus result:rsci.s_waddr.core input 14 {result:rsci.s_waddr.core(13)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(0)} \
     portBus result:rsci.s_din.mxwt output 32 {result:rsci.s_din.mxwt(31)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(0)} \
     portBus result:rsci.s_dout.core input 32 {result:rsci.s_dout.core(31)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(0)} \
     port {result:rsci.biwt} input \
     port {result:rsci.bdwt} input \
     port {result:rsci.bcwt} output \
     port {result:rsci.biwt#1} input \
     port {result:rsci.bdwt#2} input \
     port {result:rsci.bcwt#1} output \
     portBus result:rsci.s_raddr output 14 {result:rsci.s_raddr(13)} {result:rsci.s_raddr(12)} {result:rsci.s_raddr(11)} {result:rsci.s_raddr(10)} {result:rsci.s_raddr(9)} {result:rsci.s_raddr(8)} {result:rsci.s_raddr(7)} {result:rsci.s_raddr(6)} {result:rsci.s_raddr(5)} {result:rsci.s_raddr(4)} {result:rsci.s_raddr(3)} {result:rsci.s_raddr(2)} {result:rsci.s_raddr(1)} {result:rsci.s_raddr(0)} \
     port {result:rsci.s_raddr.core.sct} input \
     portBus result:rsci.s_waddr output 14 {result:rsci.s_waddr(13)} {result:rsci.s_waddr(12)} {result:rsci.s_waddr(11)} {result:rsci.s_waddr(10)} {result:rsci.s_waddr(9)} {result:rsci.s_waddr(8)} {result:rsci.s_waddr(7)} {result:rsci.s_waddr(6)} {result:rsci.s_waddr(5)} {result:rsci.s_waddr(4)} {result:rsci.s_waddr(3)} {result:rsci.s_waddr(2)} {result:rsci.s_waddr(1)} {result:rsci.s_waddr(0)} \
     port {result:rsci.s_waddr.core.sct} input \
     portBus result:rsci.s_din input 32 {result:rsci.s_din(31)} {result:rsci.s_din(30)} {result:rsci.s_din(29)} {result:rsci.s_din(28)} {result:rsci.s_din(27)} {result:rsci.s_din(26)} {result:rsci.s_din(25)} {result:rsci.s_din(24)} {result:rsci.s_din(23)} {result:rsci.s_din(22)} {result:rsci.s_din(21)} {result:rsci.s_din(20)} {result:rsci.s_din(19)} {result:rsci.s_din(18)} {result:rsci.s_din(17)} {result:rsci.s_din(16)} {result:rsci.s_din(15)} {result:rsci.s_din(14)} {result:rsci.s_din(13)} {result:rsci.s_din(12)} {result:rsci.s_din(11)} {result:rsci.s_din(10)} {result:rsci.s_din(9)} {result:rsci.s_din(8)} {result:rsci.s_din(7)} {result:rsci.s_din(6)} {result:rsci.s_din(5)} {result:rsci.s_din(4)} {result:rsci.s_din(3)} {result:rsci.s_din(2)} {result:rsci.s_din(1)} {result:rsci.s_din(0)} \
     portBus result:rsci.s_dout output 32 {result:rsci.s_dout(31)} {result:rsci.s_dout(30)} {result:rsci.s_dout(29)} {result:rsci.s_dout(28)} {result:rsci.s_dout(27)} {result:rsci.s_dout(26)} {result:rsci.s_dout(25)} {result:rsci.s_dout(24)} {result:rsci.s_dout(23)} {result:rsci.s_dout(22)} {result:rsci.s_dout(21)} {result:rsci.s_dout(20)} {result:rsci.s_dout(19)} {result:rsci.s_dout(18)} {result:rsci.s_dout(17)} {result:rsci.s_dout(16)} {result:rsci.s_dout(15)} {result:rsci.s_dout(14)} {result:rsci.s_dout(13)} {result:rsci.s_dout(12)} {result:rsci.s_dout(11)} {result:rsci.s_dout(10)} {result:rsci.s_dout(9)} {result:rsci.s_dout(8)} {result:rsci.s_dout(7)} {result:rsci.s_dout(6)} {result:rsci.s_dout(5)} {result:rsci.s_dout(4)} {result:rsci.s_dout(3)} {result:rsci.s_dout(2)} {result:rsci.s_dout(1)} {result:rsci.s_dout(0)} \

load net {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1061 -attr oid 1059 -attr vt d
load net {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1062 -attr oid 1060 -attr vt d
load net {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1063 -attr oid 1061 -attr vt d
load net {result:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1064 -attr oid 1062 -attr vt d
load net {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1065 -attr oid 1063 -attr vt d
load net {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1066 -attr oid 1064 -attr vt d
load net {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1067 -attr oid 1065 -attr vt d
load net {result:rsci.s_we.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1068 -attr oid 1066 -attr vt d
load net {result:rsci.s_raddr(0)} -attr vt d
load net {result:rsci.s_raddr(1)} -attr vt d
load net {result:rsci.s_raddr(2)} -attr vt d
load net {result:rsci.s_raddr(3)} -attr vt d
load net {result:rsci.s_raddr(4)} -attr vt d
load net {result:rsci.s_raddr(5)} -attr vt d
load net {result:rsci.s_raddr(6)} -attr vt d
load net {result:rsci.s_raddr(7)} -attr vt d
load net {result:rsci.s_raddr(8)} -attr vt d
load net {result:rsci.s_raddr(9)} -attr vt d
load net {result:rsci.s_raddr(10)} -attr vt d
load net {result:rsci.s_raddr(11)} -attr vt d
load net {result:rsci.s_raddr(12)} -attr vt d
load net {result:rsci.s_raddr(13)} -attr vt d
load netBundle {result:rsci.s_raddr} 14 {result:rsci.s_raddr(0)} {result:rsci.s_raddr(1)} {result:rsci.s_raddr(2)} {result:rsci.s_raddr(3)} {result:rsci.s_raddr(4)} {result:rsci.s_raddr(5)} {result:rsci.s_raddr(6)} {result:rsci.s_raddr(7)} {result:rsci.s_raddr(8)} {result:rsci.s_raddr(9)} {result:rsci.s_raddr(10)} {result:rsci.s_raddr(11)} {result:rsci.s_raddr(12)} {result:rsci.s_raddr(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1069 -attr oid 1067 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_waddr(0)} -attr vt d
load net {result:rsci.s_waddr(1)} -attr vt d
load net {result:rsci.s_waddr(2)} -attr vt d
load net {result:rsci.s_waddr(3)} -attr vt d
load net {result:rsci.s_waddr(4)} -attr vt d
load net {result:rsci.s_waddr(5)} -attr vt d
load net {result:rsci.s_waddr(6)} -attr vt d
load net {result:rsci.s_waddr(7)} -attr vt d
load net {result:rsci.s_waddr(8)} -attr vt d
load net {result:rsci.s_waddr(9)} -attr vt d
load net {result:rsci.s_waddr(10)} -attr vt d
load net {result:rsci.s_waddr(11)} -attr vt d
load net {result:rsci.s_waddr(12)} -attr vt d
load net {result:rsci.s_waddr(13)} -attr vt d
load netBundle {result:rsci.s_waddr} 14 {result:rsci.s_waddr(0)} {result:rsci.s_waddr(1)} {result:rsci.s_waddr(2)} {result:rsci.s_waddr(3)} {result:rsci.s_waddr(4)} {result:rsci.s_waddr(5)} {result:rsci.s_waddr(6)} {result:rsci.s_waddr(7)} {result:rsci.s_waddr(8)} {result:rsci.s_waddr(9)} {result:rsci.s_waddr(10)} {result:rsci.s_waddr(11)} {result:rsci.s_waddr(12)} {result:rsci.s_waddr(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1070 -attr oid 1068 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_din(0)} -attr vt d
load net {result:rsci.s_din(1)} -attr vt d
load net {result:rsci.s_din(2)} -attr vt d
load net {result:rsci.s_din(3)} -attr vt d
load net {result:rsci.s_din(4)} -attr vt d
load net {result:rsci.s_din(5)} -attr vt d
load net {result:rsci.s_din(6)} -attr vt d
load net {result:rsci.s_din(7)} -attr vt d
load net {result:rsci.s_din(8)} -attr vt d
load net {result:rsci.s_din(9)} -attr vt d
load net {result:rsci.s_din(10)} -attr vt d
load net {result:rsci.s_din(11)} -attr vt d
load net {result:rsci.s_din(12)} -attr vt d
load net {result:rsci.s_din(13)} -attr vt d
load net {result:rsci.s_din(14)} -attr vt d
load net {result:rsci.s_din(15)} -attr vt d
load net {result:rsci.s_din(16)} -attr vt d
load net {result:rsci.s_din(17)} -attr vt d
load net {result:rsci.s_din(18)} -attr vt d
load net {result:rsci.s_din(19)} -attr vt d
load net {result:rsci.s_din(20)} -attr vt d
load net {result:rsci.s_din(21)} -attr vt d
load net {result:rsci.s_din(22)} -attr vt d
load net {result:rsci.s_din(23)} -attr vt d
load net {result:rsci.s_din(24)} -attr vt d
load net {result:rsci.s_din(25)} -attr vt d
load net {result:rsci.s_din(26)} -attr vt d
load net {result:rsci.s_din(27)} -attr vt d
load net {result:rsci.s_din(28)} -attr vt d
load net {result:rsci.s_din(29)} -attr vt d
load net {result:rsci.s_din(30)} -attr vt d
load net {result:rsci.s_din(31)} -attr vt d
load netBundle {result:rsci.s_din} 32 {result:rsci.s_din(0)} {result:rsci.s_din(1)} {result:rsci.s_din(2)} {result:rsci.s_din(3)} {result:rsci.s_din(4)} {result:rsci.s_din(5)} {result:rsci.s_din(6)} {result:rsci.s_din(7)} {result:rsci.s_din(8)} {result:rsci.s_din(9)} {result:rsci.s_din(10)} {result:rsci.s_din(11)} {result:rsci.s_din(12)} {result:rsci.s_din(13)} {result:rsci.s_din(14)} {result:rsci.s_din(15)} {result:rsci.s_din(16)} {result:rsci.s_din(17)} {result:rsci.s_din(18)} {result:rsci.s_din(19)} {result:rsci.s_din(20)} {result:rsci.s_din(21)} {result:rsci.s_din(22)} {result:rsci.s_din(23)} {result:rsci.s_din(24)} {result:rsci.s_din(25)} {result:rsci.s_din(26)} {result:rsci.s_din(27)} {result:rsci.s_din(28)} {result:rsci.s_din(29)} {result:rsci.s_din(30)} {result:rsci.s_din(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1071 -attr oid 1069 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_dout(0)} -attr vt d
load net {result:rsci.s_dout(1)} -attr vt d
load net {result:rsci.s_dout(2)} -attr vt d
load net {result:rsci.s_dout(3)} -attr vt d
load net {result:rsci.s_dout(4)} -attr vt d
load net {result:rsci.s_dout(5)} -attr vt d
load net {result:rsci.s_dout(6)} -attr vt d
load net {result:rsci.s_dout(7)} -attr vt d
load net {result:rsci.s_dout(8)} -attr vt d
load net {result:rsci.s_dout(9)} -attr vt d
load net {result:rsci.s_dout(10)} -attr vt d
load net {result:rsci.s_dout(11)} -attr vt d
load net {result:rsci.s_dout(12)} -attr vt d
load net {result:rsci.s_dout(13)} -attr vt d
load net {result:rsci.s_dout(14)} -attr vt d
load net {result:rsci.s_dout(15)} -attr vt d
load net {result:rsci.s_dout(16)} -attr vt d
load net {result:rsci.s_dout(17)} -attr vt d
load net {result:rsci.s_dout(18)} -attr vt d
load net {result:rsci.s_dout(19)} -attr vt d
load net {result:rsci.s_dout(20)} -attr vt d
load net {result:rsci.s_dout(21)} -attr vt d
load net {result:rsci.s_dout(22)} -attr vt d
load net {result:rsci.s_dout(23)} -attr vt d
load net {result:rsci.s_dout(24)} -attr vt d
load net {result:rsci.s_dout(25)} -attr vt d
load net {result:rsci.s_dout(26)} -attr vt d
load net {result:rsci.s_dout(27)} -attr vt d
load net {result:rsci.s_dout(28)} -attr vt d
load net {result:rsci.s_dout(29)} -attr vt d
load net {result:rsci.s_dout(30)} -attr vt d
load net {result:rsci.s_dout(31)} -attr vt d
load netBundle {result:rsci.s_dout} 32 {result:rsci.s_dout(0)} {result:rsci.s_dout(1)} {result:rsci.s_dout(2)} {result:rsci.s_dout(3)} {result:rsci.s_dout(4)} {result:rsci.s_dout(5)} {result:rsci.s_dout(6)} {result:rsci.s_dout(7)} {result:rsci.s_dout(8)} {result:rsci.s_dout(9)} {result:rsci.s_dout(10)} {result:rsci.s_dout(11)} {result:rsci.s_dout(12)} {result:rsci.s_dout(13)} {result:rsci.s_dout(14)} {result:rsci.s_dout(15)} {result:rsci.s_dout(16)} {result:rsci.s_dout(17)} {result:rsci.s_dout(18)} {result:rsci.s_dout(19)} {result:rsci.s_dout(20)} {result:rsci.s_dout(21)} {result:rsci.s_dout(22)} {result:rsci.s_dout(23)} {result:rsci.s_dout(24)} {result:rsci.s_dout(25)} {result:rsci.s_dout(26)} {result:rsci.s_dout(27)} {result:rsci.s_dout(28)} {result:rsci.s_dout(29)} {result:rsci.s_dout(30)} {result:rsci.s_dout(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1072 -attr oid 1070 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1073 -attr oid 1071 -attr vt d
load net {result:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1074 -attr oid 1072 -attr vt d
load net {result:rsc.is_idle#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1075 -attr oid 1073
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1076 -attr oid 1074 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1077 -attr oid 1075 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1078 -attr oid 1076 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1079 -attr oid 1077 -attr vt d
load net {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1080 -attr oid 1078 -attr vt d
load net {result:rsc.s_tdone} -port {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1081 -attr oid 1079 -attr vt d
load net {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1082 -attr oid 1080 -attr vt d
load net {result:rsc.tr_write_done} -port {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1083 -attr oid 1081 -attr vt d
load net {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1084 -attr oid 1082 -attr vt d
load net {result:rsc.RREADY} -port {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1085 -attr oid 1083 -attr vt d
load net {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1086 -attr oid 1084 -attr vt d
load net {result:rsc.RVALID} -port {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1087 -attr oid 1085 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RVALID}
load net {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1088 -attr oid 1086 -attr vt d
load net {result:rsc.RUSER} -port {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1089 -attr oid 1087 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RUSER}
load net {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1090 -attr oid 1088 -attr vt d
load net {result:rsc.RLAST} -port {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1091 -attr oid 1089 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RLAST}
load net {result:rsc.RRESP(0)} -attr vt d
load net {result:rsc.RRESP(1)} -attr vt d
load netBundle {result:rsc.RRESP} 2 {result:rsc.RRESP(0)} {result:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1092 -attr oid 1090 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load net {result:rsc.RRESP(0)} -port {result:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -port {result:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load net {result:rsc.RDATA(0)} -attr vt d
load net {result:rsc.RDATA(1)} -attr vt d
load net {result:rsc.RDATA(2)} -attr vt d
load net {result:rsc.RDATA(3)} -attr vt d
load net {result:rsc.RDATA(4)} -attr vt d
load net {result:rsc.RDATA(5)} -attr vt d
load net {result:rsc.RDATA(6)} -attr vt d
load net {result:rsc.RDATA(7)} -attr vt d
load net {result:rsc.RDATA(8)} -attr vt d
load net {result:rsc.RDATA(9)} -attr vt d
load net {result:rsc.RDATA(10)} -attr vt d
load net {result:rsc.RDATA(11)} -attr vt d
load net {result:rsc.RDATA(12)} -attr vt d
load net {result:rsc.RDATA(13)} -attr vt d
load net {result:rsc.RDATA(14)} -attr vt d
load net {result:rsc.RDATA(15)} -attr vt d
load net {result:rsc.RDATA(16)} -attr vt d
load net {result:rsc.RDATA(17)} -attr vt d
load net {result:rsc.RDATA(18)} -attr vt d
load net {result:rsc.RDATA(19)} -attr vt d
load net {result:rsc.RDATA(20)} -attr vt d
load net {result:rsc.RDATA(21)} -attr vt d
load net {result:rsc.RDATA(22)} -attr vt d
load net {result:rsc.RDATA(23)} -attr vt d
load net {result:rsc.RDATA(24)} -attr vt d
load net {result:rsc.RDATA(25)} -attr vt d
load net {result:rsc.RDATA(26)} -attr vt d
load net {result:rsc.RDATA(27)} -attr vt d
load net {result:rsc.RDATA(28)} -attr vt d
load net {result:rsc.RDATA(29)} -attr vt d
load net {result:rsc.RDATA(30)} -attr vt d
load net {result:rsc.RDATA(31)} -attr vt d
load netBundle {result:rsc.RDATA} 32 {result:rsc.RDATA(0)} {result:rsc.RDATA(1)} {result:rsc.RDATA(2)} {result:rsc.RDATA(3)} {result:rsc.RDATA(4)} {result:rsc.RDATA(5)} {result:rsc.RDATA(6)} {result:rsc.RDATA(7)} {result:rsc.RDATA(8)} {result:rsc.RDATA(9)} {result:rsc.RDATA(10)} {result:rsc.RDATA(11)} {result:rsc.RDATA(12)} {result:rsc.RDATA(13)} {result:rsc.RDATA(14)} {result:rsc.RDATA(15)} {result:rsc.RDATA(16)} {result:rsc.RDATA(17)} {result:rsc.RDATA(18)} {result:rsc.RDATA(19)} {result:rsc.RDATA(20)} {result:rsc.RDATA(21)} {result:rsc.RDATA(22)} {result:rsc.RDATA(23)} {result:rsc.RDATA(24)} {result:rsc.RDATA(25)} {result:rsc.RDATA(26)} {result:rsc.RDATA(27)} {result:rsc.RDATA(28)} {result:rsc.RDATA(29)} {result:rsc.RDATA(30)} {result:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1093 -attr oid 1091 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(0)} -port {result:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -port {result:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -port {result:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -port {result:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -port {result:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -port {result:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -port {result:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -port {result:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -port {result:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -port {result:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -port {result:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -port {result:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -port {result:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -port {result:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -port {result:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -port {result:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -port {result:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -port {result:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -port {result:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -port {result:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -port {result:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -port {result:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -port {result:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -port {result:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -port {result:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -port {result:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -port {result:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -port {result:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -port {result:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -port {result:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -port {result:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -port {result:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1094 -attr oid 1092 -attr vt d
load net {result:rsc.RID} -port {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1095 -attr oid 1093 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RID}
load net {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1096 -attr oid 1094 -attr vt d
load net {result:rsc.ARREADY} -port {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1097 -attr oid 1095 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREADY}
load net {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1098 -attr oid 1096 -attr vt d
load net {result:rsc.ARVALID} -port {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1099 -attr oid 1097 -attr vt d
load net {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1100 -attr oid 1098 -attr vt d
load net {result:rsc.ARUSER} -port {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1101 -attr oid 1099 -attr vt d
load net {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1102 -attr oid 1100 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARREGION(0)} -port {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -port {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -port {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -port {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1103 -attr oid 1101 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1104 -attr oid 1102 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARQOS(0)} -port {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -port {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -port {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -port {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1105 -attr oid 1103 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1106 -attr oid 1104 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load net {result:rsc.ARPROT(0)} -port {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -port {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -port {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1107 -attr oid 1105 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load net {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1108 -attr oid 1106 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(0)} -port {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -port {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -port {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -port {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1109 -attr oid 1107 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1110 -attr oid 1108 -attr vt d
load net {result:rsc.ARLOCK} -port {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1111 -attr oid 1109 -attr vt d
load net {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1112 -attr oid 1110 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARBURST}
load net {result:rsc.ARBURST(0)} -port {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -port {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1113 -attr oid 1111 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARBURST}
load net {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1114 -attr oid 1112 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(0)} -port {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -port {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -port {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1115 -attr oid 1113 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load net {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1116 -attr oid 1114 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(0)} -port {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -port {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -port {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -port {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -port {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -port {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -port {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -port {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1117 -attr oid 1115 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1118 -attr oid 1116 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(0)} -port {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -port {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -port {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -port {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -port {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -port {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -port {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -port {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -port {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -port {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -port {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -port {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -port {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -port {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1119 -attr oid 1117 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1120 -attr oid 1118 -attr vt d
load net {result:rsc.ARID} -port {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1121 -attr oid 1119 -attr vt d
load net {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1122 -attr oid 1120 -attr vt d
load net {result:rsc.BREADY} -port {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1123 -attr oid 1121 -attr vt d
load net {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1124 -attr oid 1122 -attr vt d
load net {result:rsc.BVALID} -port {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1125 -attr oid 1123 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BVALID}
load net {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1126 -attr oid 1124 -attr vt d
load net {result:rsc.BUSER} -port {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1127 -attr oid 1125 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BUSER}
load net {result:rsc.BRESP(0)} -attr vt d
load net {result:rsc.BRESP(1)} -attr vt d
load netBundle {result:rsc.BRESP} 2 {result:rsc.BRESP(0)} {result:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1128 -attr oid 1126 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load net {result:rsc.BRESP(0)} -port {result:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -port {result:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load net {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1129 -attr oid 1127 -attr vt d
load net {result:rsc.BID} -port {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1130 -attr oid 1128 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BID}
load net {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1131 -attr oid 1129 -attr vt d
load net {result:rsc.WREADY} -port {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1132 -attr oid 1130 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WREADY}
load net {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1133 -attr oid 1131 -attr vt d
load net {result:rsc.WVALID} -port {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1134 -attr oid 1132 -attr vt d
load net {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1135 -attr oid 1133 -attr vt d
load net {result:rsc.WUSER} -port {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1136 -attr oid 1134 -attr vt d
load net {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1137 -attr oid 1135 -attr vt d
load net {result:rsc.WLAST} -port {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1138 -attr oid 1136 -attr vt d
load net {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1139 -attr oid 1137 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WSTRB(0)} -port {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -port {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -port {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -port {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1140 -attr oid 1138 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1141 -attr oid 1139 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(0)} -port {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -port {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -port {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -port {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -port {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -port {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -port {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -port {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -port {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -port {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -port {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -port {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -port {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -port {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -port {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -port {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -port {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -port {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -port {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -port {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -port {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -port {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -port {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -port {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -port {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -port {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -port {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -port {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -port {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -port {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -port {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -port {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1142 -attr oid 1140 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1143 -attr oid 1141 -attr vt d
load net {result:rsc.AWREADY} -port {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1144 -attr oid 1142 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREADY}
load net {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1145 -attr oid 1143 -attr vt d
load net {result:rsc.AWVALID} -port {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1146 -attr oid 1144 -attr vt d
load net {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1147 -attr oid 1145 -attr vt d
load net {result:rsc.AWUSER} -port {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1148 -attr oid 1146 -attr vt d
load net {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1149 -attr oid 1147 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWREGION(0)} -port {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -port {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -port {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -port {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1150 -attr oid 1148 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1151 -attr oid 1149 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWQOS(0)} -port {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -port {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -port {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -port {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1152 -attr oid 1150 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1153 -attr oid 1151 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load net {result:rsc.AWPROT(0)} -port {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -port {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -port {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1154 -attr oid 1152 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load net {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1155 -attr oid 1153 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(0)} -port {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -port {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -port {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -port {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1156 -attr oid 1154 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1157 -attr oid 1155 -attr vt d
load net {result:rsc.AWLOCK} -port {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1158 -attr oid 1156 -attr vt d
load net {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1159 -attr oid 1157 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWBURST}
load net {result:rsc.AWBURST(0)} -port {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -port {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1160 -attr oid 1158 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWBURST}
load net {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1161 -attr oid 1159 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(0)} -port {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -port {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -port {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1162 -attr oid 1160 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load net {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1163 -attr oid 1161 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(0)} -port {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -port {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -port {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -port {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -port {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -port {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -port {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -port {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1164 -attr oid 1162 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1165 -attr oid 1163 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(0)} -port {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -port {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -port {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -port {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -port {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -port {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -port {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -port {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -port {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -port {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -port {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -port {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -port {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -port {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1166 -attr oid 1164 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1167 -attr oid 1165 -attr vt d
load net {result:rsc.AWID} -port {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1168 -attr oid 1166 -attr vt d
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1169 -attr oid 1167 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1170 -attr oid 1168 -attr vt d
load net {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1171 -attr oid 1169 -attr vt d
load net {result:rsci.oswt} -port {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1172 -attr oid 1170 -attr vt d
load net {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1173 -attr oid 1171 -attr vt d
load net {result:rsci.wen_comp} -port {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1174 -attr oid 1172 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp}
load net {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1175 -attr oid 1173 -attr vt d
load net {result:rsci.oswt#1} -port {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1176 -attr oid 1174 -attr vt d
load net {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1177 -attr oid 1175 -attr vt d
load net {result:rsci.wen_comp#1} -port {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1178 -attr oid 1176 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp#1}
load net {result:rsci.s_raddr.core(0)} -attr vt d
load net {result:rsci.s_raddr.core(1)} -attr vt d
load net {result:rsci.s_raddr.core(2)} -attr vt d
load net {result:rsci.s_raddr.core(3)} -attr vt d
load net {result:rsci.s_raddr.core(4)} -attr vt d
load net {result:rsci.s_raddr.core(5)} -attr vt d
load net {result:rsci.s_raddr.core(6)} -attr vt d
load net {result:rsci.s_raddr.core(7)} -attr vt d
load net {result:rsci.s_raddr.core(8)} -attr vt d
load net {result:rsci.s_raddr.core(9)} -attr vt d
load net {result:rsci.s_raddr.core(10)} -attr vt d
load net {result:rsci.s_raddr.core(11)} -attr vt d
load net {result:rsci.s_raddr.core(12)} -attr vt d
load net {result:rsci.s_raddr.core(13)} -attr vt d
load netBundle {result:rsci.s_raddr.core} 14 {result:rsci.s_raddr.core(0)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1179 -attr oid 1177 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(0)} -port {result:rsci.s_raddr.core(0)} -attr vt d
load net {result:rsci.s_raddr.core(1)} -port {result:rsci.s_raddr.core(1)} -attr vt d
load net {result:rsci.s_raddr.core(2)} -port {result:rsci.s_raddr.core(2)} -attr vt d
load net {result:rsci.s_raddr.core(3)} -port {result:rsci.s_raddr.core(3)} -attr vt d
load net {result:rsci.s_raddr.core(4)} -port {result:rsci.s_raddr.core(4)} -attr vt d
load net {result:rsci.s_raddr.core(5)} -port {result:rsci.s_raddr.core(5)} -attr vt d
load net {result:rsci.s_raddr.core(6)} -port {result:rsci.s_raddr.core(6)} -attr vt d
load net {result:rsci.s_raddr.core(7)} -port {result:rsci.s_raddr.core(7)} -attr vt d
load net {result:rsci.s_raddr.core(8)} -port {result:rsci.s_raddr.core(8)} -attr vt d
load net {result:rsci.s_raddr.core(9)} -port {result:rsci.s_raddr.core(9)} -attr vt d
load net {result:rsci.s_raddr.core(10)} -port {result:rsci.s_raddr.core(10)} -attr vt d
load net {result:rsci.s_raddr.core(11)} -port {result:rsci.s_raddr.core(11)} -attr vt d
load net {result:rsci.s_raddr.core(12)} -port {result:rsci.s_raddr.core(12)} -attr vt d
load net {result:rsci.s_raddr.core(13)} -port {result:rsci.s_raddr.core(13)} -attr vt d
load netBundle {result:rsci.s_raddr.core} 14 {result:rsci.s_raddr.core(0)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1180 -attr oid 1178 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_waddr.core(0)} -attr vt d
load net {result:rsci.s_waddr.core(1)} -attr vt d
load net {result:rsci.s_waddr.core(2)} -attr vt d
load net {result:rsci.s_waddr.core(3)} -attr vt d
load net {result:rsci.s_waddr.core(4)} -attr vt d
load net {result:rsci.s_waddr.core(5)} -attr vt d
load net {result:rsci.s_waddr.core(6)} -attr vt d
load net {result:rsci.s_waddr.core(7)} -attr vt d
load net {result:rsci.s_waddr.core(8)} -attr vt d
load net {result:rsci.s_waddr.core(9)} -attr vt d
load net {result:rsci.s_waddr.core(10)} -attr vt d
load net {result:rsci.s_waddr.core(11)} -attr vt d
load net {result:rsci.s_waddr.core(12)} -attr vt d
load net {result:rsci.s_waddr.core(13)} -attr vt d
load netBundle {result:rsci.s_waddr.core} 14 {result:rsci.s_waddr.core(0)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1181 -attr oid 1179 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(0)} -port {result:rsci.s_waddr.core(0)} -attr vt d
load net {result:rsci.s_waddr.core(1)} -port {result:rsci.s_waddr.core(1)} -attr vt d
load net {result:rsci.s_waddr.core(2)} -port {result:rsci.s_waddr.core(2)} -attr vt d
load net {result:rsci.s_waddr.core(3)} -port {result:rsci.s_waddr.core(3)} -attr vt d
load net {result:rsci.s_waddr.core(4)} -port {result:rsci.s_waddr.core(4)} -attr vt d
load net {result:rsci.s_waddr.core(5)} -port {result:rsci.s_waddr.core(5)} -attr vt d
load net {result:rsci.s_waddr.core(6)} -port {result:rsci.s_waddr.core(6)} -attr vt d
load net {result:rsci.s_waddr.core(7)} -port {result:rsci.s_waddr.core(7)} -attr vt d
load net {result:rsci.s_waddr.core(8)} -port {result:rsci.s_waddr.core(8)} -attr vt d
load net {result:rsci.s_waddr.core(9)} -port {result:rsci.s_waddr.core(9)} -attr vt d
load net {result:rsci.s_waddr.core(10)} -port {result:rsci.s_waddr.core(10)} -attr vt d
load net {result:rsci.s_waddr.core(11)} -port {result:rsci.s_waddr.core(11)} -attr vt d
load net {result:rsci.s_waddr.core(12)} -port {result:rsci.s_waddr.core(12)} -attr vt d
load net {result:rsci.s_waddr.core(13)} -port {result:rsci.s_waddr.core(13)} -attr vt d
load netBundle {result:rsci.s_waddr.core} 14 {result:rsci.s_waddr.core(0)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1182 -attr oid 1180 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_din.mxwt(0)} -attr vt d
load net {result:rsci.s_din.mxwt(1)} -attr vt d
load net {result:rsci.s_din.mxwt(2)} -attr vt d
load net {result:rsci.s_din.mxwt(3)} -attr vt d
load net {result:rsci.s_din.mxwt(4)} -attr vt d
load net {result:rsci.s_din.mxwt(5)} -attr vt d
load net {result:rsci.s_din.mxwt(6)} -attr vt d
load net {result:rsci.s_din.mxwt(7)} -attr vt d
load net {result:rsci.s_din.mxwt(8)} -attr vt d
load net {result:rsci.s_din.mxwt(9)} -attr vt d
load net {result:rsci.s_din.mxwt(10)} -attr vt d
load net {result:rsci.s_din.mxwt(11)} -attr vt d
load net {result:rsci.s_din.mxwt(12)} -attr vt d
load net {result:rsci.s_din.mxwt(13)} -attr vt d
load net {result:rsci.s_din.mxwt(14)} -attr vt d
load net {result:rsci.s_din.mxwt(15)} -attr vt d
load net {result:rsci.s_din.mxwt(16)} -attr vt d
load net {result:rsci.s_din.mxwt(17)} -attr vt d
load net {result:rsci.s_din.mxwt(18)} -attr vt d
load net {result:rsci.s_din.mxwt(19)} -attr vt d
load net {result:rsci.s_din.mxwt(20)} -attr vt d
load net {result:rsci.s_din.mxwt(21)} -attr vt d
load net {result:rsci.s_din.mxwt(22)} -attr vt d
load net {result:rsci.s_din.mxwt(23)} -attr vt d
load net {result:rsci.s_din.mxwt(24)} -attr vt d
load net {result:rsci.s_din.mxwt(25)} -attr vt d
load net {result:rsci.s_din.mxwt(26)} -attr vt d
load net {result:rsci.s_din.mxwt(27)} -attr vt d
load net {result:rsci.s_din.mxwt(28)} -attr vt d
load net {result:rsci.s_din.mxwt(29)} -attr vt d
load net {result:rsci.s_din.mxwt(30)} -attr vt d
load net {result:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {result:rsci.s_din.mxwt} 32 {result:rsci.s_din.mxwt(0)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1183 -attr oid 1181 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(0)} -port {result:rsci.s_din.mxwt(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -port {result:rsci.s_din.mxwt(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -port {result:rsci.s_din.mxwt(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -port {result:rsci.s_din.mxwt(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -port {result:rsci.s_din.mxwt(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -port {result:rsci.s_din.mxwt(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -port {result:rsci.s_din.mxwt(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -port {result:rsci.s_din.mxwt(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -port {result:rsci.s_din.mxwt(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -port {result:rsci.s_din.mxwt(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -port {result:rsci.s_din.mxwt(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -port {result:rsci.s_din.mxwt(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -port {result:rsci.s_din.mxwt(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -port {result:rsci.s_din.mxwt(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -port {result:rsci.s_din.mxwt(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -port {result:rsci.s_din.mxwt(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -port {result:rsci.s_din.mxwt(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -port {result:rsci.s_din.mxwt(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -port {result:rsci.s_din.mxwt(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -port {result:rsci.s_din.mxwt(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -port {result:rsci.s_din.mxwt(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -port {result:rsci.s_din.mxwt(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -port {result:rsci.s_din.mxwt(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -port {result:rsci.s_din.mxwt(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -port {result:rsci.s_din.mxwt(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -port {result:rsci.s_din.mxwt(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -port {result:rsci.s_din.mxwt(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -port {result:rsci.s_din.mxwt(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -port {result:rsci.s_din.mxwt(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -port {result:rsci.s_din.mxwt(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -port {result:rsci.s_din.mxwt(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -port {result:rsci.s_din.mxwt(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_dout.core(0)} -attr vt d
load net {result:rsci.s_dout.core(1)} -attr vt d
load net {result:rsci.s_dout.core(2)} -attr vt d
load net {result:rsci.s_dout.core(3)} -attr vt d
load net {result:rsci.s_dout.core(4)} -attr vt d
load net {result:rsci.s_dout.core(5)} -attr vt d
load net {result:rsci.s_dout.core(6)} -attr vt d
load net {result:rsci.s_dout.core(7)} -attr vt d
load net {result:rsci.s_dout.core(8)} -attr vt d
load net {result:rsci.s_dout.core(9)} -attr vt d
load net {result:rsci.s_dout.core(10)} -attr vt d
load net {result:rsci.s_dout.core(11)} -attr vt d
load net {result:rsci.s_dout.core(12)} -attr vt d
load net {result:rsci.s_dout.core(13)} -attr vt d
load net {result:rsci.s_dout.core(14)} -attr vt d
load net {result:rsci.s_dout.core(15)} -attr vt d
load net {result:rsci.s_dout.core(16)} -attr vt d
load net {result:rsci.s_dout.core(17)} -attr vt d
load net {result:rsci.s_dout.core(18)} -attr vt d
load net {result:rsci.s_dout.core(19)} -attr vt d
load net {result:rsci.s_dout.core(20)} -attr vt d
load net {result:rsci.s_dout.core(21)} -attr vt d
load net {result:rsci.s_dout.core(22)} -attr vt d
load net {result:rsci.s_dout.core(23)} -attr vt d
load net {result:rsci.s_dout.core(24)} -attr vt d
load net {result:rsci.s_dout.core(25)} -attr vt d
load net {result:rsci.s_dout.core(26)} -attr vt d
load net {result:rsci.s_dout.core(27)} -attr vt d
load net {result:rsci.s_dout.core(28)} -attr vt d
load net {result:rsci.s_dout.core(29)} -attr vt d
load net {result:rsci.s_dout.core(30)} -attr vt d
load net {result:rsci.s_dout.core(31)} -attr vt d
load netBundle {result:rsci.s_dout.core} 32 {result:rsci.s_dout.core(0)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1184 -attr oid 1182 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(0)} -port {result:rsci.s_dout.core(0)} -attr vt d
load net {result:rsci.s_dout.core(1)} -port {result:rsci.s_dout.core(1)} -attr vt d
load net {result:rsci.s_dout.core(2)} -port {result:rsci.s_dout.core(2)} -attr vt d
load net {result:rsci.s_dout.core(3)} -port {result:rsci.s_dout.core(3)} -attr vt d
load net {result:rsci.s_dout.core(4)} -port {result:rsci.s_dout.core(4)} -attr vt d
load net {result:rsci.s_dout.core(5)} -port {result:rsci.s_dout.core(5)} -attr vt d
load net {result:rsci.s_dout.core(6)} -port {result:rsci.s_dout.core(6)} -attr vt d
load net {result:rsci.s_dout.core(7)} -port {result:rsci.s_dout.core(7)} -attr vt d
load net {result:rsci.s_dout.core(8)} -port {result:rsci.s_dout.core(8)} -attr vt d
load net {result:rsci.s_dout.core(9)} -port {result:rsci.s_dout.core(9)} -attr vt d
load net {result:rsci.s_dout.core(10)} -port {result:rsci.s_dout.core(10)} -attr vt d
load net {result:rsci.s_dout.core(11)} -port {result:rsci.s_dout.core(11)} -attr vt d
load net {result:rsci.s_dout.core(12)} -port {result:rsci.s_dout.core(12)} -attr vt d
load net {result:rsci.s_dout.core(13)} -port {result:rsci.s_dout.core(13)} -attr vt d
load net {result:rsci.s_dout.core(14)} -port {result:rsci.s_dout.core(14)} -attr vt d
load net {result:rsci.s_dout.core(15)} -port {result:rsci.s_dout.core(15)} -attr vt d
load net {result:rsci.s_dout.core(16)} -port {result:rsci.s_dout.core(16)} -attr vt d
load net {result:rsci.s_dout.core(17)} -port {result:rsci.s_dout.core(17)} -attr vt d
load net {result:rsci.s_dout.core(18)} -port {result:rsci.s_dout.core(18)} -attr vt d
load net {result:rsci.s_dout.core(19)} -port {result:rsci.s_dout.core(19)} -attr vt d
load net {result:rsci.s_dout.core(20)} -port {result:rsci.s_dout.core(20)} -attr vt d
load net {result:rsci.s_dout.core(21)} -port {result:rsci.s_dout.core(21)} -attr vt d
load net {result:rsci.s_dout.core(22)} -port {result:rsci.s_dout.core(22)} -attr vt d
load net {result:rsci.s_dout.core(23)} -port {result:rsci.s_dout.core(23)} -attr vt d
load net {result:rsci.s_dout.core(24)} -port {result:rsci.s_dout.core(24)} -attr vt d
load net {result:rsci.s_dout.core(25)} -port {result:rsci.s_dout.core(25)} -attr vt d
load net {result:rsci.s_dout.core(26)} -port {result:rsci.s_dout.core(26)} -attr vt d
load net {result:rsci.s_dout.core(27)} -port {result:rsci.s_dout.core(27)} -attr vt d
load net {result:rsci.s_dout.core(28)} -port {result:rsci.s_dout.core(28)} -attr vt d
load net {result:rsci.s_dout.core(29)} -port {result:rsci.s_dout.core(29)} -attr vt d
load net {result:rsci.s_dout.core(30)} -port {result:rsci.s_dout.core(30)} -attr vt d
load net {result:rsci.s_dout.core(31)} -port {result:rsci.s_dout.core(31)} -attr vt d
load netBundle {result:rsci.s_dout.core} 32 {result:rsci.s_dout.core(0)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1185 -attr oid 1183 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load inst "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1186 -attr oid 1184 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst} -attr area 6.000000 -attr delay 1.120001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl"
load net {core.wen} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1187 -attr oid 1185 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/core.wen}
load net {result:rsci.oswt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1188 -attr oid 1186 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt}
load net {result:rsci.oswt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1189 -attr oid 1187 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt#1}
load net {result:rsci.biwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1190 -attr oid 1188 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.biwt}
load net {result:rsci.bdwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1191 -attr oid 1189 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bdwt}
load net {result:rsci.bcwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1192 -attr oid 1190 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bcwt}
load net {result:rsci.s_re.core.sct} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.s_re.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1193 -attr oid 1191 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_re.core.sct}
load net {result:rsci.biwt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1194 -attr oid 1192 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.biwt#1}
load net {result:rsci.bdwt#2} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1195 -attr oid 1193 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bdwt#2}
load net {result:rsci.bcwt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1196 -attr oid 1194 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bcwt#1}
load net {result:rsci.s_we.core.sct} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.s_we.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1197 -attr oid 1195 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_we.core.sct}
load net {result:rsci.s_rrdy} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1198 -attr oid 1196 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_rrdy}
load net {result:rsci.s_wrdy} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_ctrl:inst" {result:rsci.s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1199 -attr oid 1197 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_wrdy}
load inst "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" "ntt_flat:core:result:rsci:result:rsc.@:wait_dp" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1200 -attr oid 1198 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst} -attr area 98.004000 -attr delay 0.950001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/ntt_flat:core:result:rsci:result:rsc.@:wait_dp"
load net {clk} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1201 -attr oid 1199 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/clk}
load net {rst} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1202 -attr oid 1200 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/rst}
load net {result:rsci.oswt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1203 -attr oid 1201 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt}
load net {result:rsci.wen_comp} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1204 -attr oid 1202 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp}
load net {result:rsci.oswt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1205 -attr oid 1203 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.oswt#1}
load net {result:rsci.wen_comp#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1206 -attr oid 1204 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.wen_comp#1}
load net {result:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_raddr.core(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr.core}
load net {result:rsci.s_waddr.core(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_waddr.core(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr.core}
load net {result:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din.mxwt}
load net {result:rsci.s_dout.core(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(14)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(15)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(16)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(17)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(18)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(19)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(20)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(21)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(22)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(23)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(24)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(25)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(26)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(27)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(28)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(29)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(30)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(31)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout.core(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout.core}
load net {result:rsci.biwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.biwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1207 -attr oid 1205 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.biwt}
load net {result:rsci.bdwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.bdwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1208 -attr oid 1206 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bdwt}
load net {result:rsci.bcwt} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.bcwt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1209 -attr oid 1207 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bcwt}
load net {result:rsci.biwt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.biwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1210 -attr oid 1208 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.biwt#1}
load net {result:rsci.bdwt#2} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.bdwt#2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1211 -attr oid 1209 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bdwt#2}
load net {result:rsci.bcwt#1} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.bcwt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1212 -attr oid 1210 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.bcwt#1}
load net {result:rsci.s_raddr(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_re.core.sct} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_raddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1213 -attr oid 1211 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_re.core.sct}
load net {result:rsci.s_waddr(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_we.core.sct} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_waddr.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1214 -attr oid 1212 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_we.core.sct}
load net {result:rsci.s_din(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(14)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(15)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(16)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(17)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(18)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(19)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(20)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(21)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(22)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(23)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(24)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(25)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(26)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(27)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(28)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(29)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(30)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(31)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_din(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_dout(0)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(1)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(2)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(3)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(4)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(5)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(6)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(7)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(8)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(9)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(10)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(11)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(12)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(13)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(14)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(15)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(16)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(17)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(18)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(19)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(20)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(21)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(22)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(23)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(24)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(25)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(26)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(27)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(28)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(29)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(30)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(31)} -pin  "ntt_flat:core:result:rsci:result:rsc.@:wait_dp:inst" {result:rsci.s_dout(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load inst "result:rsci" "amba.ccs_axi4_slave_mem" "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1215 -attr oid 1213 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci} -attr area 960.000000 -attr delay 0.950000 -attr qmod "amba.ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)"
load net {clk} -pin  "result:rsci" {ACLK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1216 -attr oid 1214 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/clk}
load net {PWR} -pin  "result:rsci" {ARESETn} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1217 -attr oid 1215 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/1}
load net {result:rsc.AWID} -pin  "result:rsci" {AWID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWID}
load net {result:rsc.AWADDR(0)} -pin  "result:rsci" {AWADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(1)} -pin  "result:rsci" {AWADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(2)} -pin  "result:rsci" {AWADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(3)} -pin  "result:rsci" {AWADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(4)} -pin  "result:rsci" {AWADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(5)} -pin  "result:rsci" {AWADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(6)} -pin  "result:rsci" {AWADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(7)} -pin  "result:rsci" {AWADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(8)} -pin  "result:rsci" {AWADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(9)} -pin  "result:rsci" {AWADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(10)} -pin  "result:rsci" {AWADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(11)} -pin  "result:rsci" {AWADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(12)} -pin  "result:rsci" {AWADDR(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWADDR(13)} -pin  "result:rsci" {AWADDR(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWADDR}
load net {result:rsc.AWLEN(0)} -pin  "result:rsci" {AWLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(1)} -pin  "result:rsci" {AWLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(2)} -pin  "result:rsci" {AWLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(3)} -pin  "result:rsci" {AWLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(4)} -pin  "result:rsci" {AWLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(5)} -pin  "result:rsci" {AWLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(6)} -pin  "result:rsci" {AWLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWLEN(7)} -pin  "result:rsci" {AWLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLEN}
load net {result:rsc.AWSIZE(0)} -pin  "result:rsci" {AWSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(1)} -pin  "result:rsci" {AWSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(2)} -pin  "result:rsci" {AWSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWSIZE}
load net {result:rsc.AWBURST(0)} -pin  "result:rsci" {AWBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWBURST}
load net {result:rsc.AWBURST(1)} -pin  "result:rsci" {AWBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWBURST}
load net {result:rsc.AWLOCK} -pin  "result:rsci" {AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1218 -attr oid 1216 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWLOCK}
load net {result:rsc.AWCACHE(0)} -pin  "result:rsci" {AWCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(1)} -pin  "result:rsci" {AWCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(2)} -pin  "result:rsci" {AWCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(3)} -pin  "result:rsci" {AWCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWCACHE}
load net {result:rsc.AWPROT(0)} -pin  "result:rsci" {AWPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load net {result:rsc.AWPROT(1)} -pin  "result:rsci" {AWPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load net {result:rsc.AWPROT(2)} -pin  "result:rsci" {AWPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWPROT}
load net {result:rsc.AWQOS(0)} -pin  "result:rsci" {AWQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWQOS(1)} -pin  "result:rsci" {AWQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWQOS(2)} -pin  "result:rsci" {AWQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWQOS(3)} -pin  "result:rsci" {AWQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWQOS}
load net {result:rsc.AWREGION(0)} -pin  "result:rsci" {AWREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWREGION(1)} -pin  "result:rsci" {AWREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWREGION(2)} -pin  "result:rsci" {AWREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWREGION(3)} -pin  "result:rsci" {AWREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREGION}
load net {result:rsc.AWUSER} -pin  "result:rsci" {AWUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWUSER}
load net {result:rsc.AWVALID} -pin  "result:rsci" {AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1219 -attr oid 1217 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWVALID}
load net {result:rsc.AWREADY} -pin  "result:rsci" {AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1220 -attr oid 1218 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.AWREADY}
load net {result:rsc.WDATA(0)} -pin  "result:rsci" {WDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(1)} -pin  "result:rsci" {WDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(2)} -pin  "result:rsci" {WDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(3)} -pin  "result:rsci" {WDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(4)} -pin  "result:rsci" {WDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(5)} -pin  "result:rsci" {WDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(6)} -pin  "result:rsci" {WDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(7)} -pin  "result:rsci" {WDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(8)} -pin  "result:rsci" {WDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(9)} -pin  "result:rsci" {WDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(10)} -pin  "result:rsci" {WDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(11)} -pin  "result:rsci" {WDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(12)} -pin  "result:rsci" {WDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(13)} -pin  "result:rsci" {WDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(14)} -pin  "result:rsci" {WDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(15)} -pin  "result:rsci" {WDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(16)} -pin  "result:rsci" {WDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(17)} -pin  "result:rsci" {WDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(18)} -pin  "result:rsci" {WDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(19)} -pin  "result:rsci" {WDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(20)} -pin  "result:rsci" {WDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(21)} -pin  "result:rsci" {WDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(22)} -pin  "result:rsci" {WDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(23)} -pin  "result:rsci" {WDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(24)} -pin  "result:rsci" {WDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(25)} -pin  "result:rsci" {WDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(26)} -pin  "result:rsci" {WDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(27)} -pin  "result:rsci" {WDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(28)} -pin  "result:rsci" {WDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(29)} -pin  "result:rsci" {WDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(30)} -pin  "result:rsci" {WDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WDATA(31)} -pin  "result:rsci" {WDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WDATA}
load net {result:rsc.WSTRB(0)} -pin  "result:rsci" {WSTRB(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WSTRB(1)} -pin  "result:rsci" {WSTRB(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WSTRB(2)} -pin  "result:rsci" {WSTRB(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WSTRB(3)} -pin  "result:rsci" {WSTRB(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WSTRB}
load net {result:rsc.WLAST} -pin  "result:rsci" {WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1221 -attr oid 1219 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WLAST}
load net {result:rsc.WUSER} -pin  "result:rsci" {WUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WUSER}
load net {result:rsc.WVALID} -pin  "result:rsci" {WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1222 -attr oid 1220 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WVALID}
load net {result:rsc.WREADY} -pin  "result:rsci" {WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1223 -attr oid 1221 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.WREADY}
load net {result:rsc.BID} -pin  "result:rsci" {BID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BID}
load net {result:rsc.BRESP(0)} -pin  "result:rsci" {BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -pin  "result:rsci" {BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BRESP}
load net {result:rsc.BUSER} -pin  "result:rsci" {BUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BUSER}
load net {result:rsc.BVALID} -pin  "result:rsci" {BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1224 -attr oid 1222 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BVALID}
load net {result:rsc.BREADY} -pin  "result:rsci" {BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1225 -attr oid 1223 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.BREADY}
load net {result:rsc.ARID} -pin  "result:rsci" {ARID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARID}
load net {result:rsc.ARADDR(0)} -pin  "result:rsci" {ARADDR(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(1)} -pin  "result:rsci" {ARADDR(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(2)} -pin  "result:rsci" {ARADDR(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(3)} -pin  "result:rsci" {ARADDR(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(4)} -pin  "result:rsci" {ARADDR(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(5)} -pin  "result:rsci" {ARADDR(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(6)} -pin  "result:rsci" {ARADDR(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(7)} -pin  "result:rsci" {ARADDR(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(8)} -pin  "result:rsci" {ARADDR(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(9)} -pin  "result:rsci" {ARADDR(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(10)} -pin  "result:rsci" {ARADDR(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(11)} -pin  "result:rsci" {ARADDR(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(12)} -pin  "result:rsci" {ARADDR(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARADDR(13)} -pin  "result:rsci" {ARADDR(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARADDR}
load net {result:rsc.ARLEN(0)} -pin  "result:rsci" {ARLEN(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(1)} -pin  "result:rsci" {ARLEN(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(2)} -pin  "result:rsci" {ARLEN(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(3)} -pin  "result:rsci" {ARLEN(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(4)} -pin  "result:rsci" {ARLEN(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(5)} -pin  "result:rsci" {ARLEN(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(6)} -pin  "result:rsci" {ARLEN(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARLEN(7)} -pin  "result:rsci" {ARLEN(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLEN}
load net {result:rsc.ARSIZE(0)} -pin  "result:rsci" {ARSIZE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(1)} -pin  "result:rsci" {ARSIZE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(2)} -pin  "result:rsci" {ARSIZE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARSIZE}
load net {result:rsc.ARBURST(0)} -pin  "result:rsci" {ARBURST(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARBURST}
load net {result:rsc.ARBURST(1)} -pin  "result:rsci" {ARBURST(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARBURST}
load net {result:rsc.ARLOCK} -pin  "result:rsci" {ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1226 -attr oid 1224 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARLOCK}
load net {result:rsc.ARCACHE(0)} -pin  "result:rsci" {ARCACHE(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(1)} -pin  "result:rsci" {ARCACHE(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(2)} -pin  "result:rsci" {ARCACHE(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(3)} -pin  "result:rsci" {ARCACHE(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARCACHE}
load net {result:rsc.ARPROT(0)} -pin  "result:rsci" {ARPROT(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load net {result:rsc.ARPROT(1)} -pin  "result:rsci" {ARPROT(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load net {result:rsc.ARPROT(2)} -pin  "result:rsci" {ARPROT(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARPROT}
load net {result:rsc.ARQOS(0)} -pin  "result:rsci" {ARQOS(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARQOS(1)} -pin  "result:rsci" {ARQOS(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARQOS(2)} -pin  "result:rsci" {ARQOS(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARQOS(3)} -pin  "result:rsci" {ARQOS(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARQOS}
load net {result:rsc.ARREGION(0)} -pin  "result:rsci" {ARREGION(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARREGION(1)} -pin  "result:rsci" {ARREGION(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARREGION(2)} -pin  "result:rsci" {ARREGION(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARREGION(3)} -pin  "result:rsci" {ARREGION(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREGION}
load net {result:rsc.ARUSER} -pin  "result:rsci" {ARUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARUSER}
load net {result:rsc.ARVALID} -pin  "result:rsci" {ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1227 -attr oid 1225 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARVALID}
load net {result:rsc.ARREADY} -pin  "result:rsci" {ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1228 -attr oid 1226 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.ARREADY}
load net {result:rsc.RID} -pin  "result:rsci" {RID(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RID}
load net {result:rsc.RDATA(0)} -pin  "result:rsci" {RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -pin  "result:rsci" {RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -pin  "result:rsci" {RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -pin  "result:rsci" {RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -pin  "result:rsci" {RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -pin  "result:rsci" {RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -pin  "result:rsci" {RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -pin  "result:rsci" {RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -pin  "result:rsci" {RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -pin  "result:rsci" {RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -pin  "result:rsci" {RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -pin  "result:rsci" {RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -pin  "result:rsci" {RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -pin  "result:rsci" {RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -pin  "result:rsci" {RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -pin  "result:rsci" {RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -pin  "result:rsci" {RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -pin  "result:rsci" {RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -pin  "result:rsci" {RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -pin  "result:rsci" {RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -pin  "result:rsci" {RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -pin  "result:rsci" {RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -pin  "result:rsci" {RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -pin  "result:rsci" {RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -pin  "result:rsci" {RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -pin  "result:rsci" {RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -pin  "result:rsci" {RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -pin  "result:rsci" {RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -pin  "result:rsci" {RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -pin  "result:rsci" {RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -pin  "result:rsci" {RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -pin  "result:rsci" {RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RDATA}
load net {result:rsc.RRESP(0)} -pin  "result:rsci" {RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -pin  "result:rsci" {RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RRESP}
load net {result:rsc.RLAST} -pin  "result:rsci" {RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1229 -attr oid 1227 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RLAST}
load net {result:rsc.RUSER} -pin  "result:rsci" {RUSER(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RUSER}
load net {result:rsc.RVALID} -pin  "result:rsci" {RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1230 -attr oid 1228 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RVALID}
load net {result:rsc.RREADY} -pin  "result:rsci" {RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1231 -attr oid 1229 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.RREADY}
load net {result:rsci.s_re.core.sct} -pin  "result:rsci" {s_re} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1232 -attr oid 1230 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_re.core.sct}
load net {result:rsci.s_we.core.sct} -pin  "result:rsci" {s_we} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1233 -attr oid 1231 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_we.core.sct}
load net {result:rsci.s_raddr(0)} -pin  "result:rsci" {s_raddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(1)} -pin  "result:rsci" {s_raddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(2)} -pin  "result:rsci" {s_raddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(3)} -pin  "result:rsci" {s_raddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(4)} -pin  "result:rsci" {s_raddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(5)} -pin  "result:rsci" {s_raddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(6)} -pin  "result:rsci" {s_raddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(7)} -pin  "result:rsci" {s_raddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(8)} -pin  "result:rsci" {s_raddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(9)} -pin  "result:rsci" {s_raddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(10)} -pin  "result:rsci" {s_raddr(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(11)} -pin  "result:rsci" {s_raddr(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(12)} -pin  "result:rsci" {s_raddr(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_raddr(13)} -pin  "result:rsci" {s_raddr(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_raddr}
load net {result:rsci.s_waddr(0)} -pin  "result:rsci" {s_waddr(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(1)} -pin  "result:rsci" {s_waddr(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(2)} -pin  "result:rsci" {s_waddr(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(3)} -pin  "result:rsci" {s_waddr(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(4)} -pin  "result:rsci" {s_waddr(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(5)} -pin  "result:rsci" {s_waddr(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(6)} -pin  "result:rsci" {s_waddr(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(7)} -pin  "result:rsci" {s_waddr(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(8)} -pin  "result:rsci" {s_waddr(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(9)} -pin  "result:rsci" {s_waddr(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(10)} -pin  "result:rsci" {s_waddr(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(11)} -pin  "result:rsci" {s_waddr(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(12)} -pin  "result:rsci" {s_waddr(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_waddr(13)} -pin  "result:rsci" {s_waddr(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_waddr}
load net {result:rsci.s_din(0)} -pin  "result:rsci" {s_din(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(1)} -pin  "result:rsci" {s_din(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(2)} -pin  "result:rsci" {s_din(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(3)} -pin  "result:rsci" {s_din(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(4)} -pin  "result:rsci" {s_din(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(5)} -pin  "result:rsci" {s_din(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(6)} -pin  "result:rsci" {s_din(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(7)} -pin  "result:rsci" {s_din(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(8)} -pin  "result:rsci" {s_din(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(9)} -pin  "result:rsci" {s_din(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(10)} -pin  "result:rsci" {s_din(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(11)} -pin  "result:rsci" {s_din(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(12)} -pin  "result:rsci" {s_din(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(13)} -pin  "result:rsci" {s_din(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(14)} -pin  "result:rsci" {s_din(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(15)} -pin  "result:rsci" {s_din(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(16)} -pin  "result:rsci" {s_din(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(17)} -pin  "result:rsci" {s_din(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(18)} -pin  "result:rsci" {s_din(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(19)} -pin  "result:rsci" {s_din(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(20)} -pin  "result:rsci" {s_din(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(21)} -pin  "result:rsci" {s_din(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(22)} -pin  "result:rsci" {s_din(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(23)} -pin  "result:rsci" {s_din(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(24)} -pin  "result:rsci" {s_din(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(25)} -pin  "result:rsci" {s_din(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(26)} -pin  "result:rsci" {s_din(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(27)} -pin  "result:rsci" {s_din(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(28)} -pin  "result:rsci" {s_din(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(29)} -pin  "result:rsci" {s_din(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(30)} -pin  "result:rsci" {s_din(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_din(31)} -pin  "result:rsci" {s_din(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_din}
load net {result:rsci.s_dout(0)} -pin  "result:rsci" {s_dout(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(1)} -pin  "result:rsci" {s_dout(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(2)} -pin  "result:rsci" {s_dout(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(3)} -pin  "result:rsci" {s_dout(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(4)} -pin  "result:rsci" {s_dout(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(5)} -pin  "result:rsci" {s_dout(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(6)} -pin  "result:rsci" {s_dout(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(7)} -pin  "result:rsci" {s_dout(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(8)} -pin  "result:rsci" {s_dout(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(9)} -pin  "result:rsci" {s_dout(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(10)} -pin  "result:rsci" {s_dout(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(11)} -pin  "result:rsci" {s_dout(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(12)} -pin  "result:rsci" {s_dout(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(13)} -pin  "result:rsci" {s_dout(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(14)} -pin  "result:rsci" {s_dout(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(15)} -pin  "result:rsci" {s_dout(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(16)} -pin  "result:rsci" {s_dout(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(17)} -pin  "result:rsci" {s_dout(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(18)} -pin  "result:rsci" {s_dout(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(19)} -pin  "result:rsci" {s_dout(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(20)} -pin  "result:rsci" {s_dout(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(21)} -pin  "result:rsci" {s_dout(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(22)} -pin  "result:rsci" {s_dout(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(23)} -pin  "result:rsci" {s_dout(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(24)} -pin  "result:rsci" {s_dout(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(25)} -pin  "result:rsci" {s_dout(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(26)} -pin  "result:rsci" {s_dout(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(27)} -pin  "result:rsci" {s_dout(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(28)} -pin  "result:rsci" {s_dout(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(29)} -pin  "result:rsci" {s_dout(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(30)} -pin  "result:rsci" {s_dout(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_dout(31)} -pin  "result:rsci" {s_dout(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_dout}
load net {result:rsci.s_rrdy} -pin  "result:rsci" {s_rrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1234 -attr oid 1232 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_rrdy}
load net {result:rsci.s_wrdy} -pin  "result:rsci" {s_wrdy} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1235 -attr oid 1233 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsci.s_wrdy}
load net {result:rsc.is_idle#1} -pin  "result:rsci" {is_idle} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1236 -attr oid 1234 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.is_idle#1}
load net {result:rsc.tr_write_done} -pin  "result:rsci" {tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1237 -attr oid 1235 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.tr_write_done}
load net {result:rsc.s_tdone} -pin  "result:rsci" {s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1238 -attr oid 1236 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci/result:rsc.s_tdone}
### END MODULE 

module new "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1239 -attr oid 1237 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1240 -attr oid 1238 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load port {vec:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1241 -attr oid 1239 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1242 -attr oid 1240 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1243 -attr oid 1241 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1244 -attr oid 1242 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1245 -attr oid 1243 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1246 -attr oid 1244 -attr vt d
load net {vec:rsc.triosy:obj.ld.core.sct} -port {vec:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1247 -attr oid 1245 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1248 -attr oid 1246 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "vec:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/core.wten}
load net {vec:not.itm} -pin  "vec:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load inst "vec:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1249 -attr oid 1247 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {vec:rsc.triosy:obj.iswt0} -pin  "vec:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.iswt0}
load net {vec:not.itm} -pin  "vec:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:not.itm}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl/vec:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:vec:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1251 -attr oid 1248 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1252 -attr oid 1249 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/core.wten}
load port {vec:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1253 -attr oid 1250 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \
     port {vec:rsc.triosy:obj.ld.core.sct} output \

load net {vec:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1254 -attr oid 1251 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1255 -attr oid 1252 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1256 -attr oid 1253 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1257 -attr oid 1254 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1258 -attr oid 1255 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1259 -attr oid 1256 -attr vt d
load net {vec:rsc.triosy:obj.iswt0} -port {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1260 -attr oid 1257 -attr vt d
load inst "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1261 -attr oid 1258 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1262 -attr oid 1259 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/core.wten}
load net {vec:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1263 -attr oid 1260 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.iswt0}
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:vec:rsc.triosy:obj:vec:rsc.triosy:wait_ctrl:inst" {vec:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1264 -attr oid 1261 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load inst "vec:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1265 -attr oid 1262 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {vec:rsc.triosy:obj.ld.core.sct} -pin  "vec:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1266 -attr oid 1263 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy:obj.ld.core.sct}
load net {vec:rsc.triosy.lz} -pin  "vec:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1267 -attr oid 1264 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj/vec:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1268 -attr oid 1265 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1269 -attr oid 1266 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load port {p:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1270 -attr oid 1267 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1271 -attr oid 1268 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1272 -attr oid 1269 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1273 -attr oid 1270 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1274 -attr oid 1271 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1275 -attr oid 1272 -attr vt d
load net {p:rsc.triosy:obj.ld.core.sct} -port {p:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1276 -attr oid 1273 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
load inst "p:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1277 -attr oid 1274 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "p:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/core.wten}
load net {p:not.itm} -pin  "p:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load inst "p:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1278 -attr oid 1275 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {p:rsc.triosy:obj.iswt0} -pin  "p:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.iswt0}
load net {p:not.itm} -pin  "p:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:not.itm}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl/p:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:p:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1279 -attr oid 1276 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1280 -attr oid 1277 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/core.wten}
load port {p:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1281 -attr oid 1278 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \
     port {p:rsc.triosy:obj.ld.core.sct} output \

load net {p:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1282 -attr oid 1279 -attr vt d
load net {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1283 -attr oid 1280 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1284 -attr oid 1281 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1285 -attr oid 1282 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1286 -attr oid 1283 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1287 -attr oid 1284 -attr vt d
load net {p:rsc.triosy:obj.iswt0} -port {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1288 -attr oid 1285 -attr vt d
load inst "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1289 -attr oid 1286 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1290 -attr oid 1287 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/core.wten}
load net {p:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1291 -attr oid 1288 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy:obj.iswt0}
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:p:rsc.triosy:obj:p:rsc.triosy:wait_ctrl:inst" {p:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1292 -attr oid 1289 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load inst "p:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1293 -attr oid 1290 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {p:rsc.triosy:obj.ld.core.sct} -pin  "p:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1294 -attr oid 1291 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy:obj.ld.core.sct}
load net {p:rsc.triosy.lz} -pin  "p:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1295 -attr oid 1292 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj/p:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1296 -attr oid 1293 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1297 -attr oid 1294 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load port {r:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1298 -attr oid 1295 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1299 -attr oid 1296 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1300 -attr oid 1297 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1301 -attr oid 1298 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1302 -attr oid 1299 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1303 -attr oid 1300 -attr vt d
load net {r:rsc.triosy:obj.ld.core.sct} -port {r:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1304 -attr oid 1301 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
load inst "r:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1305 -attr oid 1302 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "r:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/core.wten}
load net {r:not.itm} -pin  "r:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load inst "r:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1306 -attr oid 1303 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {r:rsc.triosy:obj.iswt0} -pin  "r:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.iswt0}
load net {r:not.itm} -pin  "r:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:not.itm}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl/r:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:r:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1307 -attr oid 1304 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1308 -attr oid 1305 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/core.wten}
load port {r:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1309 -attr oid 1306 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \
     port {r:rsc.triosy:obj.ld.core.sct} output \

load net {r:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1310 -attr oid 1307 -attr vt d
load net {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1311 -attr oid 1308 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1312 -attr oid 1309 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1313 -attr oid 1310 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1314 -attr oid 1311 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1315 -attr oid 1312 -attr vt d
load net {r:rsc.triosy:obj.iswt0} -port {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1316 -attr oid 1313 -attr vt d
load inst "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1317 -attr oid 1314 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1318 -attr oid 1315 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/core.wten}
load net {r:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1319 -attr oid 1316 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy:obj.iswt0}
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:r:rsc.triosy:obj:r:rsc.triosy:wait_ctrl:inst" {r:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1320 -attr oid 1317 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load inst "r:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1321 -attr oid 1318 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {r:rsc.triosy:obj.ld.core.sct} -pin  "r:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1322 -attr oid 1319 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy:obj.ld.core.sct}
load net {r:rsc.triosy.lz} -pin  "r:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1323 -attr oid 1320 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj/r:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1324 -attr oid 1321 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1325 -attr oid 1322 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load port {twiddle:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1326 -attr oid 1323 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1327 -attr oid 1324 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1328 -attr oid 1325 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1329 -attr oid 1326 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1330 -attr oid 1327 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1331 -attr oid 1328 -attr vt d
load net {twiddle:rsc.triosy:obj.ld.core.sct} -port {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1332 -attr oid 1329 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1333 -attr oid 1330 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle:not.itm} -pin  "twiddle:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load inst "twiddle:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1334 -attr oid 1331 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "twiddle:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:not.itm} -pin  "twiddle:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:not.itm}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl/twiddle:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:twiddle:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1335 -attr oid 1332 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1336 -attr oid 1333 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/core.wten}
load port {twiddle:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1337 -attr oid 1334 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \
     port {twiddle:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1338 -attr oid 1335 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1339 -attr oid 1336 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1340 -attr oid 1337 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1341 -attr oid 1338 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1342 -attr oid 1339 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1343 -attr oid 1340 -attr vt d
load net {twiddle:rsc.triosy:obj.iswt0} -port {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1344 -attr oid 1341 -attr vt d
load inst "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1345 -attr oid 1342 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1346 -attr oid 1343 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/core.wten}
load net {twiddle:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1347 -attr oid 1344 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.iswt0}
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:twiddle:rsc.triosy:wait_ctrl:inst" {twiddle:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1348 -attr oid 1345 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load inst "twiddle:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1349 -attr oid 1346 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle:rsc.triosy:obj.ld.core.sct} -pin  "twiddle:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1350 -attr oid 1347 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy:obj.ld.core.sct}
load net {twiddle:rsc.triosy.lz} -pin  "twiddle:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1351 -attr oid 1348 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj/twiddle:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1352 -attr oid 1349 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1353 -attr oid 1350 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load port {twiddle_h:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1354 -attr oid 1351 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1355 -attr oid 1352 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1356 -attr oid 1353 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1357 -attr oid 1354 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1358 -attr oid 1355 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1359 -attr oid 1356 -attr vt d
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -port {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1360 -attr oid 1357 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1361 -attr oid 1358 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "twiddle_h:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/core.wten}
load net {twiddle_h:not.itm} -pin  "twiddle_h:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load inst "twiddle_h:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1362 -attr oid 1359 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "twiddle_h:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:not.itm} -pin  "twiddle_h:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:not.itm}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl/twiddle_h:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:twiddle_h:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1363 -attr oid 1360 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1364 -attr oid 1361 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/core.wten}
load port {twiddle_h:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1365 -attr oid 1362 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \
     port {twiddle_h:rsc.triosy:obj.ld.core.sct} output \

load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1366 -attr oid 1363 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1367 -attr oid 1364 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1368 -attr oid 1365 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1369 -attr oid 1366 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1370 -attr oid 1367 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1371 -attr oid 1368 -attr vt d
load net {twiddle_h:rsc.triosy:obj.iswt0} -port {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1372 -attr oid 1369 -attr vt d
load inst "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1373 -attr oid 1370 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1374 -attr oid 1371 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/core.wten}
load net {twiddle_h:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1375 -attr oid 1372 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.iswt0}
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:twiddle_h:rsc.triosy:wait_ctrl:inst" {twiddle_h:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1376 -attr oid 1373 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load inst "twiddle_h:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1377 -attr oid 1374 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {twiddle_h:rsc.triosy:obj.ld.core.sct} -pin  "twiddle_h:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1378 -attr oid 1375 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy:obj.ld.core.sct}
load net {twiddle_h:rsc.triosy.lz} -pin  "twiddle_h:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1379 -attr oid 1376 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj/twiddle_h:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1380 -attr oid 1377 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/core.wten}
load port {result:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1381 -attr oid 1378 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:rsc.triosy:obj.iswt0}
load port {result:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1382 -attr oid 1379 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1383 -attr oid 1380 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1384 -attr oid 1381 -attr vt d
load net {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1385 -attr oid 1382 -attr vt d
load net {result:rsc.triosy:obj.iswt0} -port {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1386 -attr oid 1383 -attr vt d
load net {result:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1387 -attr oid 1384 -attr vt d
load net {result:rsc.triosy:obj.ld.core.sct} -port {result:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1388 -attr oid 1385 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:rsc.triosy:obj.ld.core.sct}
load inst "result:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1389 -attr oid 1386 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wten} -pin  "result:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/core.wten}
load net {result:not.itm} -pin  "result:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:not.itm}
load inst "result:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1390 -attr oid 1387 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {result:rsc.triosy:obj.iswt0} -pin  "result:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:rsc.triosy:obj.iswt0}
load net {result:not.itm} -pin  "result:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:not.itm}
load net {result:rsc.triosy:obj.ld.core.sct} -pin  "result:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl/result:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "ntt_flat:core:result:rsc.triosy:obj" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-14 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {result:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1391 -attr oid 1388 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1392 -attr oid 1389 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/core.wten}
load port {result:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1393 -attr oid 1390 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {result:rsc.triosy:obj.iswt0} input \
     port {result:rsc.triosy:obj.ld.core.sct} output \

load net {result:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1394 -attr oid 1391 -attr vt d
load net {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1395 -attr oid 1392 -attr vt d
load net {result:rsc.triosy.lz} -port {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1396 -attr oid 1393 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy.lz}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1397 -attr oid 1394 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1398 -attr oid 1395 -attr vt d
load net {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1399 -attr oid 1396 -attr vt d
load net {result:rsc.triosy:obj.iswt0} -port {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1400 -attr oid 1397 -attr vt d
load inst "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl:inst" "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1401 -attr oid 1398 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1402 -attr oid 1399 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/core.wten}
load net {result:rsc.triosy:obj.iswt0} -pin  "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl:inst" {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1403 -attr oid 1400 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy:obj.iswt0}
load net {result:rsc.triosy:obj.ld.core.sct} -pin  "ntt_flat:core:result:rsc.triosy:obj:result:rsc.triosy:wait_ctrl:inst" {result:rsc.triosy:obj.ld.core.sct} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1404 -attr oid 1401 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy:obj.ld.core.sct}
load inst "result:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1405 -attr oid 1402 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {result:rsc.triosy:obj.ld.core.sct} -pin  "result:rsc.triosy:obj" {ld} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1406 -attr oid 1403 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy:obj.ld.core.sct}
load net {result:rsc.triosy.lz} -pin  "result:rsc.triosy:obj" {lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1407 -attr oid 1404 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj/result:rsc.triosy.lz}
### END MODULE 

module new "ntt_flat:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1408 -attr oid 1405 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1409 -attr oid 1406 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/rst}
load port {core.wen} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1410 -attr oid 1407 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wen}
load port {core.wten} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1411 -attr oid 1408 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wten}
load port {vec:rsci.wen_comp} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1412 -attr oid 1409 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/vec:rsci.wen_comp}
load port {twiddle:rsci.wen_comp} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1413 -attr oid 1410 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/twiddle:rsci.wen_comp}
load port {twiddle_h:rsci.wen_comp} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1414 -attr oid 1411 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/twiddle_h:rsci.wen_comp}
load port {result:rsci.wen_comp} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1415 -attr oid 1412 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/result:rsci.wen_comp}
load port {result:rsci.wen_comp#1} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1416 -attr oid 1413 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/result:rsci.wen_comp#1}
load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1417 -attr oid 1414 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1418 -attr oid 1415 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1419 -attr oid 1416 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1420 -attr oid 1417 -attr vt d
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1421 -attr oid 1418 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1422 -attr oid 1419 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wen}
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1423 -attr oid 1420 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1424 -attr oid 1421 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wten}
load net {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1425 -attr oid 1422 -attr vt d
load net {vec:rsci.wen_comp} -port {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1426 -attr oid 1423 -attr vt d
load net {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1427 -attr oid 1424 -attr vt d
load net {twiddle:rsci.wen_comp} -port {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1428 -attr oid 1425 -attr vt d
load net {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1429 -attr oid 1426 -attr vt d
load net {twiddle_h:rsci.wen_comp} -port {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1430 -attr oid 1427 -attr vt d
load net {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1431 -attr oid 1428 -attr vt d
load net {result:rsci.wen_comp} -port {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1432 -attr oid 1429 -attr vt d
load net {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1433 -attr oid 1430 -attr vt d
load net {result:rsci.wen_comp#1} -port {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1434 -attr oid 1431 -attr vt d
load inst "and" "and(5,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1435 -attr oid 1432 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/and} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,5)"
load net {vec:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/vec:rsci.wen_comp}
load net {twiddle:rsci.wen_comp} -pin  "and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/twiddle:rsci.wen_comp}
load net {twiddle_h:rsci.wen_comp} -pin  "and" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/twiddle_h:rsci.wen_comp}
load net {result:rsci.wen_comp} -pin  "and" {A3(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/result:rsci.wen_comp}
load net {result:rsci.wen_comp#1} -pin  "and" {A4(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/result:rsci.wen_comp#1}
load net {core.wen} -pin  "and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wen}
load inst "not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1436 -attr oid 1433 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {core.wen} -pin  "not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wen}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/not.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1437 -attr oid 1434 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/not.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/0#6}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1438 -attr oid 1435 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/rst}
load net {core.wten} -pin  "reg(core.wten)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller/core.wten}
### END MODULE 

module new "ntt_flat:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1439 -attr oid 1436 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1440 -attr oid 1437 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/rst}
load port {core.wen} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1441 -attr oid 1438 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/core.wen}
load portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1442 -attr oid 1439 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load port {for.C#1_tr0} input -symbol left_portin noname -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/for.C#1_tr0}
load port {INNER_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/INNER_LOOP.C#1_tr0}
load port {STAGE_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/STAGE_LOOP.C#1_tr0}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1443 -attr oid 1440 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1444 -attr oid 1441
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1445 -attr oid 1442 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1446 -attr oid 1443
load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1447 -attr oid 1444 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1448 -attr oid 1445
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load netBundle {fsm_output} 8 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1449 -attr oid 1446 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm/fsm_output}
load net {for.C#1_tr0} -attr vt d
load net {for.C#1_tr0} -port {for.C#1_tr0}
load net {INNER_LOOP.C#1_tr0} -attr vt d
load net {INNER_LOOP.C#1_tr0} -port {INNER_LOOP.C#1_tr0}
load net {STAGE_LOOP.C#1_tr0} -attr vt d
load net {STAGE_LOOP.C#1_tr0} -port {STAGE_LOOP.C#1_tr0}
### END MODULE 

module new "ntt_flat:core" "orig" \
 -symlib {f8578d8c-71c3-4e99-bac8-7983a3e85a28-15 __CPR126__ntt_flat__FP32ac_int__tm__18_XCiL_2_32XCbL_1_032ac_int__tm__J26JT2N21PA1024_J12J v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1451 -attr oid 1447 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1452 -attr oid 1448 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/rst}
load port {vec:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1453 -attr oid 1449 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1454 -attr oid 1450 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1455 -attr oid 1451 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RREADY}
load port {vec:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1456 -attr oid 1452 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RVALID}
load port {vec:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1457 -attr oid 1453 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RUSER}
load port {vec:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1458 -attr oid 1454 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1459 -attr oid 1455 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) output 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1460 -attr oid 1456 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load port {vec:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1461 -attr oid 1457 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RID}
load port {vec:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1462 -attr oid 1458 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1463 -attr oid 1459 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1464 -attr oid 1460 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1465 -attr oid 1461 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1466 -attr oid 1462 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1467 -attr oid 1463 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1468 -attr oid 1464 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1469 -attr oid 1465 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1470 -attr oid 1466 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1471 -attr oid 1467 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1472 -attr oid 1468 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1473 -attr oid 1469 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1474 -attr oid 1470 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1475 -attr oid 1471 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BREADY}
load port {vec:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1476 -attr oid 1472 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BVALID}
load port {vec:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1477 -attr oid 1473 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1478 -attr oid 1474 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load port {vec:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1479 -attr oid 1475 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BID}
load port {vec:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1480 -attr oid 1476 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1481 -attr oid 1477 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1482 -attr oid 1478 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1483 -attr oid 1479 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1484 -attr oid 1480 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1485 -attr oid 1481 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1486 -attr oid 1482 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1487 -attr oid 1483 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1488 -attr oid 1484 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1489 -attr oid 1485 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1490 -attr oid 1486 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1491 -attr oid 1487 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1492 -attr oid 1488 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1493 -attr oid 1489 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1494 -attr oid 1490 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1495 -attr oid 1491 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1496 -attr oid 1492 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1497 -attr oid 1493 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1498 -attr oid 1494 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1499 -attr oid 1495 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1500 -attr oid 1496 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1501 -attr oid 1497 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.triosy.lz}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1502 -attr oid 1498 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/r:rsc.triosy.lz}
load port {twiddle:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1503 -attr oid 1499 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1504 -attr oid 1500 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1505 -attr oid 1501 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1506 -attr oid 1502 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1507 -attr oid 1503 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1508 -attr oid 1504 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1509 -attr oid 1505 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(31:0) output 32 {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1510 -attr oid 1506 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1511 -attr oid 1507 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1512 -attr oid 1508 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1513 -attr oid 1509 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1514 -attr oid 1510 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1515 -attr oid 1511 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1516 -attr oid 1512 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1517 -attr oid 1513 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1518 -attr oid 1514 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1519 -attr oid 1515 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1520 -attr oid 1516 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1521 -attr oid 1517 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1522 -attr oid 1518 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1523 -attr oid 1519 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1524 -attr oid 1520 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1525 -attr oid 1521 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1526 -attr oid 1522 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1527 -attr oid 1523 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1528 -attr oid 1524 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1529 -attr oid 1525 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1530 -attr oid 1526 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1531 -attr oid 1527 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1532 -attr oid 1528 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1533 -attr oid 1529 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(3:0) input 4 {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1534 -attr oid 1530 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(31:0) input 32 {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1535 -attr oid 1531 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1536 -attr oid 1532 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1537 -attr oid 1533 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1538 -attr oid 1534 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1539 -attr oid 1535 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1540 -attr oid 1536 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1541 -attr oid 1537 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1542 -attr oid 1538 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1543 -attr oid 1539 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1544 -attr oid 1540 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1545 -attr oid 1541 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1546 -attr oid 1542 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1547 -attr oid 1543 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1548 -attr oid 1544 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWID}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1549 -attr oid 1545 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1550 -attr oid 1546 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.s_tdone}
load port {twiddle_h:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1551 -attr oid 1547 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.tr_write_done}
load port {twiddle_h:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1552 -attr oid 1548 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RREADY}
load port {twiddle_h:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1553 -attr oid 1549 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RVALID}
load port {twiddle_h:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1554 -attr oid 1550 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RUSER}
load port {twiddle_h:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1555 -attr oid 1551 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RLAST}
load portBus twiddle_h:rsc.RRESP(1:0) output 2 {twiddle_h:rsc.RRESP(1)} {twiddle_h:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1556 -attr oid 1552 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load portBus twiddle_h:rsc.RDATA(31:0) output 32 {twiddle_h:rsc.RDATA(31)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1557 -attr oid 1553 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load port {twiddle_h:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1558 -attr oid 1554 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RID}
load port {twiddle_h:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1559 -attr oid 1555 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREADY}
load port {twiddle_h:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1560 -attr oid 1556 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARVALID}
load port {twiddle_h:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1561 -attr oid 1557 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARUSER}
load portBus twiddle_h:rsc.ARREGION(3:0) input 4 {twiddle_h:rsc.ARREGION(3)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1562 -attr oid 1558 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load portBus twiddle_h:rsc.ARQOS(3:0) input 4 {twiddle_h:rsc.ARQOS(3)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1563 -attr oid 1559 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load portBus twiddle_h:rsc.ARPROT(2:0) input 3 {twiddle_h:rsc.ARPROT(2)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1564 -attr oid 1560 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load portBus twiddle_h:rsc.ARCACHE(3:0) input 4 {twiddle_h:rsc.ARCACHE(3)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1565 -attr oid 1561 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load port {twiddle_h:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1566 -attr oid 1562 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLOCK}
load portBus twiddle_h:rsc.ARBURST(1:0) input 2 {twiddle_h:rsc.ARBURST(1)} {twiddle_h:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1567 -attr oid 1563 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARBURST}
load portBus twiddle_h:rsc.ARSIZE(2:0) input 3 {twiddle_h:rsc.ARSIZE(2)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1568 -attr oid 1564 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load portBus twiddle_h:rsc.ARLEN(7:0) input 8 {twiddle_h:rsc.ARLEN(7)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1569 -attr oid 1565 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load portBus twiddle_h:rsc.ARADDR(11:0) input 12 {twiddle_h:rsc.ARADDR(11)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1570 -attr oid 1566 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load port {twiddle_h:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1571 -attr oid 1567 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARID}
load port {twiddle_h:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1572 -attr oid 1568 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BREADY}
load port {twiddle_h:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1573 -attr oid 1569 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BVALID}
load port {twiddle_h:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1574 -attr oid 1570 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BUSER}
load portBus twiddle_h:rsc.BRESP(1:0) output 2 {twiddle_h:rsc.BRESP(1)} {twiddle_h:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1575 -attr oid 1571 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load port {twiddle_h:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1576 -attr oid 1572 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BID}
load port {twiddle_h:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1577 -attr oid 1573 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WREADY}
load port {twiddle_h:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1578 -attr oid 1574 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WVALID}
load port {twiddle_h:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1579 -attr oid 1575 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WUSER}
load port {twiddle_h:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1580 -attr oid 1576 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WLAST}
load portBus twiddle_h:rsc.WSTRB(3:0) input 4 {twiddle_h:rsc.WSTRB(3)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1581 -attr oid 1577 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load portBus twiddle_h:rsc.WDATA(31:0) input 32 {twiddle_h:rsc.WDATA(31)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1582 -attr oid 1578 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load port {twiddle_h:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1583 -attr oid 1579 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREADY}
load port {twiddle_h:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1584 -attr oid 1580 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWVALID}
load port {twiddle_h:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1585 -attr oid 1581 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWUSER}
load portBus twiddle_h:rsc.AWREGION(3:0) input 4 {twiddle_h:rsc.AWREGION(3)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1586 -attr oid 1582 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load portBus twiddle_h:rsc.AWQOS(3:0) input 4 {twiddle_h:rsc.AWQOS(3)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1587 -attr oid 1583 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load portBus twiddle_h:rsc.AWPROT(2:0) input 3 {twiddle_h:rsc.AWPROT(2)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1588 -attr oid 1584 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load portBus twiddle_h:rsc.AWCACHE(3:0) input 4 {twiddle_h:rsc.AWCACHE(3)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1589 -attr oid 1585 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load port {twiddle_h:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1590 -attr oid 1586 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLOCK}
load portBus twiddle_h:rsc.AWBURST(1:0) input 2 {twiddle_h:rsc.AWBURST(1)} {twiddle_h:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1591 -attr oid 1587 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWBURST}
load portBus twiddle_h:rsc.AWSIZE(2:0) input 3 {twiddle_h:rsc.AWSIZE(2)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1592 -attr oid 1588 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load portBus twiddle_h:rsc.AWLEN(7:0) input 8 {twiddle_h:rsc.AWLEN(7)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1593 -attr oid 1589 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load portBus twiddle_h:rsc.AWADDR(11:0) input 12 {twiddle_h:rsc.AWADDR(11)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1594 -attr oid 1590 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load port {twiddle_h:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1595 -attr oid 1591 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWID}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1596 -attr oid 1592 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.triosy.lz}
load port {result:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1597 -attr oid 1593 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.s_tdone}
load port {result:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1598 -attr oid 1594 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.tr_write_done}
load port {result:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1599 -attr oid 1595 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RREADY}
load port {result:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1600 -attr oid 1596 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RVALID}
load port {result:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1601 -attr oid 1597 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RUSER}
load port {result:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1602 -attr oid 1598 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RLAST}
load portBus result:rsc.RRESP(1:0) output 2 {result:rsc.RRESP(1)} {result:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1603 -attr oid 1599 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load portBus result:rsc.RDATA(31:0) output 32 {result:rsc.RDATA(31)} {result:rsc.RDATA(30)} {result:rsc.RDATA(29)} {result:rsc.RDATA(28)} {result:rsc.RDATA(27)} {result:rsc.RDATA(26)} {result:rsc.RDATA(25)} {result:rsc.RDATA(24)} {result:rsc.RDATA(23)} {result:rsc.RDATA(22)} {result:rsc.RDATA(21)} {result:rsc.RDATA(20)} {result:rsc.RDATA(19)} {result:rsc.RDATA(18)} {result:rsc.RDATA(17)} {result:rsc.RDATA(16)} {result:rsc.RDATA(15)} {result:rsc.RDATA(14)} {result:rsc.RDATA(13)} {result:rsc.RDATA(12)} {result:rsc.RDATA(11)} {result:rsc.RDATA(10)} {result:rsc.RDATA(9)} {result:rsc.RDATA(8)} {result:rsc.RDATA(7)} {result:rsc.RDATA(6)} {result:rsc.RDATA(5)} {result:rsc.RDATA(4)} {result:rsc.RDATA(3)} {result:rsc.RDATA(2)} {result:rsc.RDATA(1)} {result:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1604 -attr oid 1600 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load port {result:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1605 -attr oid 1601 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RID}
load port {result:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1606 -attr oid 1602 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREADY}
load port {result:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1607 -attr oid 1603 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARVALID}
load port {result:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1608 -attr oid 1604 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARUSER}
load portBus result:rsc.ARREGION(3:0) input 4 {result:rsc.ARREGION(3)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1609 -attr oid 1605 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load portBus result:rsc.ARQOS(3:0) input 4 {result:rsc.ARQOS(3)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1610 -attr oid 1606 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load portBus result:rsc.ARPROT(2:0) input 3 {result:rsc.ARPROT(2)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1611 -attr oid 1607 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load portBus result:rsc.ARCACHE(3:0) input 4 {result:rsc.ARCACHE(3)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1612 -attr oid 1608 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load port {result:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1613 -attr oid 1609 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLOCK}
load portBus result:rsc.ARBURST(1:0) input 2 {result:rsc.ARBURST(1)} {result:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1614 -attr oid 1610 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARBURST}
load portBus result:rsc.ARSIZE(2:0) input 3 {result:rsc.ARSIZE(2)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1615 -attr oid 1611 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load portBus result:rsc.ARLEN(7:0) input 8 {result:rsc.ARLEN(7)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1616 -attr oid 1612 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load portBus result:rsc.ARADDR(13:0) input 14 {result:rsc.ARADDR(13)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1617 -attr oid 1613 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load port {result:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1618 -attr oid 1614 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARID}
load port {result:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1619 -attr oid 1615 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BREADY}
load port {result:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1620 -attr oid 1616 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BVALID}
load port {result:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1621 -attr oid 1617 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BUSER}
load portBus result:rsc.BRESP(1:0) output 2 {result:rsc.BRESP(1)} {result:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1622 -attr oid 1618 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load port {result:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1623 -attr oid 1619 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BID}
load port {result:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1624 -attr oid 1620 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WREADY}
load port {result:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1625 -attr oid 1621 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WVALID}
load port {result:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1626 -attr oid 1622 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WUSER}
load port {result:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1627 -attr oid 1623 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WLAST}
load portBus result:rsc.WSTRB(3:0) input 4 {result:rsc.WSTRB(3)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1628 -attr oid 1624 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load portBus result:rsc.WDATA(31:0) input 32 {result:rsc.WDATA(31)} {result:rsc.WDATA(30)} {result:rsc.WDATA(29)} {result:rsc.WDATA(28)} {result:rsc.WDATA(27)} {result:rsc.WDATA(26)} {result:rsc.WDATA(25)} {result:rsc.WDATA(24)} {result:rsc.WDATA(23)} {result:rsc.WDATA(22)} {result:rsc.WDATA(21)} {result:rsc.WDATA(20)} {result:rsc.WDATA(19)} {result:rsc.WDATA(18)} {result:rsc.WDATA(17)} {result:rsc.WDATA(16)} {result:rsc.WDATA(15)} {result:rsc.WDATA(14)} {result:rsc.WDATA(13)} {result:rsc.WDATA(12)} {result:rsc.WDATA(11)} {result:rsc.WDATA(10)} {result:rsc.WDATA(9)} {result:rsc.WDATA(8)} {result:rsc.WDATA(7)} {result:rsc.WDATA(6)} {result:rsc.WDATA(5)} {result:rsc.WDATA(4)} {result:rsc.WDATA(3)} {result:rsc.WDATA(2)} {result:rsc.WDATA(1)} {result:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1629 -attr oid 1625 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load port {result:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1630 -attr oid 1626 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREADY}
load port {result:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1631 -attr oid 1627 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWVALID}
load port {result:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1632 -attr oid 1628 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWUSER}
load portBus result:rsc.AWREGION(3:0) input 4 {result:rsc.AWREGION(3)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1633 -attr oid 1629 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load portBus result:rsc.AWQOS(3:0) input 4 {result:rsc.AWQOS(3)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1634 -attr oid 1630 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load portBus result:rsc.AWPROT(2:0) input 3 {result:rsc.AWPROT(2)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1635 -attr oid 1631 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load portBus result:rsc.AWCACHE(3:0) input 4 {result:rsc.AWCACHE(3)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1636 -attr oid 1632 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load port {result:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1637 -attr oid 1633 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLOCK}
load portBus result:rsc.AWBURST(1:0) input 2 {result:rsc.AWBURST(1)} {result:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1638 -attr oid 1634 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWBURST}
load portBus result:rsc.AWSIZE(2:0) input 3 {result:rsc.AWSIZE(2)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1639 -attr oid 1635 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load portBus result:rsc.AWLEN(7:0) input 8 {result:rsc.AWLEN(7)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1640 -attr oid 1636 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load portBus result:rsc.AWADDR(13:0) input 14 {result:rsc.AWADDR(13)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1641 -attr oid 1637 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load port {result:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1642 -attr oid 1638 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWID}
load port {result:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1643 -attr oid 1639 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.triosy.lz}
load portBus INNER_LOOP:tf:mul:cmp.a(9:0) output 10 {INNER_LOOP:tf:mul:cmp.a(9)} {INNER_LOOP:tf:mul:cmp.a(8)} {INNER_LOOP:tf:mul:cmp.a(7)} {INNER_LOOP:tf:mul:cmp.a(6)} {INNER_LOOP:tf:mul:cmp.a(5)} {INNER_LOOP:tf:mul:cmp.a(4)} {INNER_LOOP:tf:mul:cmp.a(3)} {INNER_LOOP:tf:mul:cmp.a(2)} {INNER_LOOP:tf:mul:cmp.a(1)} {INNER_LOOP:tf:mul:cmp.a(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1644 -attr oid 1640 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load portBus INNER_LOOP:tf:mul:cmp.b(9:0) output 10 {INNER_LOOP:tf:mul:cmp.b(9)} {INNER_LOOP:tf:mul:cmp.b(8)} {INNER_LOOP:tf:mul:cmp.b(7)} {INNER_LOOP:tf:mul:cmp.b(6)} {INNER_LOOP:tf:mul:cmp.b(5)} {INNER_LOOP:tf:mul:cmp.b(4)} {INNER_LOOP:tf:mul:cmp.b(3)} {INNER_LOOP:tf:mul:cmp.b(2)} {INNER_LOOP:tf:mul:cmp.b(1)} {INNER_LOOP:tf:mul:cmp.b(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1645 -attr oid 1641 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load portBus INNER_LOOP:tf:mul:cmp.z(9:0) input 10 {INNER_LOOP:tf:mul:cmp.z(9)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1646 -attr oid 1642 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load portBus INNER_LOOP:idx1:mul:cmp.a(8:0) output 9 {INNER_LOOP:idx1:mul:cmp.a(8)} {INNER_LOOP:idx1:mul:cmp.a(7)} {INNER_LOOP:idx1:mul:cmp.a(6)} {INNER_LOOP:idx1:mul:cmp.a(5)} {INNER_LOOP:idx1:mul:cmp.a(4)} {INNER_LOOP:idx1:mul:cmp.a(3)} {INNER_LOOP:idx1:mul:cmp.a(2)} {INNER_LOOP:idx1:mul:cmp.a(1)} {INNER_LOOP:idx1:mul:cmp.a(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1647 -attr oid 1643 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load portBus INNER_LOOP:idx1:mul:cmp.b(9:0) output 10 {INNER_LOOP:idx1:mul:cmp.b(9)} {INNER_LOOP:idx1:mul:cmp.b(8)} {INNER_LOOP:idx1:mul:cmp.b(7)} {INNER_LOOP:idx1:mul:cmp.b(6)} {INNER_LOOP:idx1:mul:cmp.b(5)} {INNER_LOOP:idx1:mul:cmp.b(4)} {INNER_LOOP:idx1:mul:cmp.b(3)} {INNER_LOOP:idx1:mul:cmp.b(2)} {INNER_LOOP:idx1:mul:cmp.b(1)} {INNER_LOOP:idx1:mul:cmp.b(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1648 -attr oid 1644 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load portBus INNER_LOOP:idx1:mul:cmp.z(12:0) input 13 {INNER_LOOP:idx1:mul:cmp.z(12)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1649 -attr oid 1645 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load symbol "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,32)" EXT boxcolor 0 \
     portBus dat input 32 {dat(31)} {dat(30)} {dat(29)} {dat(28)} {dat(27)} {dat(26)} {dat(25)} {dat(24)} {dat(23)} {dat(22)} {dat(21)} {dat(20)} {dat(19)} {dat(18)} {dat(17)} {dat(16)} {dat(15)} {dat(14)} {dat(13)} {dat(12)} {dat(11)} {dat(10)} {dat(9)} {dat(8)} {dat(7)} {dat(6)} {dat(5)} {dat(4)} {dat(3)} {dat(2)} {dat(1)} {dat(0)} \
     portBus idat output 32 {idat(31)} {idat(30)} {idat(29)} {idat(28)} {idat(27)} {idat(26)} {idat(25)} {idat(24)} {idat(23)} {idat(22)} {idat(21)} {idat(20)} {idat(19)} {idat(18)} {idat(17)} {idat(16)} {idat(15)} {idat(14)} {idat(13)} {idat(12)} {idat(11)} {idat(10)} {idat(9)} {idat(8)} {idat(7)} {idat(6)} {idat(5)} {idat(4)} {idat(3)} {idat(2)} {idat(1)} {idat(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     port {clk} input.clk \
     port {en} input \
     port {a_rst} input \
     port {s_rst} input \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     port {clk} input.clk \
     port {en} input \
     port {a_rst} input \
     port {s_rst} input \
     portBus z(51:0) output 52 {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(0:0) input 1 {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(9,0,4,14)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(8:0) input 9 {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(14,0,9,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(13:0) input 14 {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(8:0) input 9 {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_r(11,0,4,10)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus s(3:0) input 4 {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,2,1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(3:0) input 4 {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(3:0) output 4 {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "ntt_flat:core:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {ensig.cgo_iro} input \
     port {ensig.cgo_iro#1} input \
     portBus INNER_LOOP:tf:mul:cmp.z(9:0) input 10 {INNER_LOOP:tf:mul:cmp.z(9)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(0)} \
     portBus INNER_LOOP:idx1:mul:cmp.z(12:0) input 13 {INNER_LOOP:idx1:mul:cmp.z(12)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(0)} \
     port {core.wen} input \
     port {ensig.cgo} input \
     port {mult:z_:mul:cmp.en} output \
     port {ensig.cgo#1} input \
     port {mult:z:mul:cmp.en} output \
     portBus INNER_LOOP:tf:mul:cmp.z.oreg(9:0) output 10 {INNER_LOOP:tf:mul:cmp.z.oreg(9)} {INNER_LOOP:tf:mul:cmp.z.oreg(8)} {INNER_LOOP:tf:mul:cmp.z.oreg(7)} {INNER_LOOP:tf:mul:cmp.z.oreg(6)} {INNER_LOOP:tf:mul:cmp.z.oreg(5)} {INNER_LOOP:tf:mul:cmp.z.oreg(4)} {INNER_LOOP:tf:mul:cmp.z.oreg(3)} {INNER_LOOP:tf:mul:cmp.z.oreg(2)} {INNER_LOOP:tf:mul:cmp.z.oreg(1)} {INNER_LOOP:tf:mul:cmp.z.oreg(0)} \
     portBus INNER_LOOP:idx1:mul:cmp.z.oreg(12:0) output 13 {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} \

load symbol "ntt_flat:core:vec:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsc.s_tdone} output.right \
     port {vec:rsc.tr_write_done} output.right \
     port {vec:rsc.RREADY} input.left \
     port {vec:rsc.RVALID} input.left \
     port {vec:rsc.RUSER} input.left \
     port {vec:rsc.RLAST} input.left \
     portBus vec:rsc.RRESP(1:0) input 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(31:0) input 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} input.left \
     port {vec:rsc.ARREADY} input.left \
     port {vec:rsc.ARVALID} input.left \
     port {vec:rsc.ARUSER} input.left \
     portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} input.left \
     portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} input.left \
     port {vec:rsc.BREADY} input.left \
     port {vec:rsc.BVALID} input.left \
     port {vec:rsc.BUSER} input.left \
     portBus vec:rsc.BRESP(1:0) input 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} input.left \
     port {vec:rsc.WREADY} input.left \
     port {vec:rsc.WVALID} input.left \
     port {vec:rsc.WUSER} input.left \
     port {vec:rsc.WLAST} input.left \
     portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} input.left \
     port {vec:rsc.AWVALID} input.left \
     port {vec:rsc.AWUSER} input.left \
     portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} input.left \
     portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} input.left \
     port {core.wen} input \
     port {vec:rsci.oswt} input \
     port {vec:rsci.wen_comp} output \
     portBus vec:rsci.s_raddr.core(9:0) input 10 {vec:rsci.s_raddr.core(9)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(0)} \
     portBus vec:rsci.s_din.mxwt(31:0) output 32 {vec:rsci.s_din.mxwt(31)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(0)} \

load symbol "ntt_flat:core:twiddle:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle:rsc.s_tdone} output.right \
     port {twiddle:rsc.tr_write_done} output.right \
     port {twiddle:rsc.RREADY} input.left \
     port {twiddle:rsc.RVALID} input.left \
     port {twiddle:rsc.RUSER} input.left \
     port {twiddle:rsc.RLAST} input.left \
     portBus twiddle:rsc.RRESP(1:0) input 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} \
     portBus twiddle:rsc.RDATA(31:0) input 32 {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} \
     port {twiddle:rsc.RID} input.left \
     port {twiddle:rsc.ARREADY} input.left \
     port {twiddle:rsc.ARVALID} input.left \
     port {twiddle:rsc.ARUSER} input.left \
     portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} \
     portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} \
     portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} \
     portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} \
     port {twiddle:rsc.ARLOCK} input.left \
     portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} \
     portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} \
     portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} \
     portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} \
     port {twiddle:rsc.ARID} input.left \
     port {twiddle:rsc.BREADY} input.left \
     port {twiddle:rsc.BVALID} input.left \
     port {twiddle:rsc.BUSER} input.left \
     portBus twiddle:rsc.BRESP(1:0) input 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} \
     port {twiddle:rsc.BID} input.left \
     port {twiddle:rsc.WREADY} input.left \
     port {twiddle:rsc.WVALID} input.left \
     port {twiddle:rsc.WUSER} input.left \
     port {twiddle:rsc.WLAST} input.left \
     portBus twiddle:rsc.WSTRB(3:0) input 4 {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} \
     portBus twiddle:rsc.WDATA(31:0) input 32 {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} \
     port {twiddle:rsc.AWREADY} input.left \
     port {twiddle:rsc.AWVALID} input.left \
     port {twiddle:rsc.AWUSER} input.left \
     portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} \
     portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} \
     portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} \
     portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} \
     port {twiddle:rsc.AWLOCK} input.left \
     portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} \
     portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} \
     portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} \
     portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} \
     port {twiddle:rsc.AWID} input.left \
     port {core.wen} input \
     port {twiddle:rsci.oswt} input \
     port {twiddle:rsci.wen_comp} output \
     portBus twiddle:rsci.s_raddr.core(9:0) input 10 {twiddle:rsci.s_raddr.core(9)} {twiddle:rsci.s_raddr.core(8)} {twiddle:rsci.s_raddr.core(7)} {twiddle:rsci.s_raddr.core(6)} {twiddle:rsci.s_raddr.core(5)} {twiddle:rsci.s_raddr.core(4)} {twiddle:rsci.s_raddr.core(3)} {twiddle:rsci.s_raddr.core(2)} {twiddle:rsci.s_raddr.core(1)} {twiddle:rsci.s_raddr.core(0)} \
     portBus twiddle:rsci.s_din.mxwt(31:0) output 32 {twiddle:rsci.s_din.mxwt(31)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(0)} \

load symbol "ntt_flat:core:twiddle_h:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {twiddle_h:rsc.s_tdone} output.right \
     port {twiddle_h:rsc.tr_write_done} output.right \
     port {twiddle_h:rsc.RREADY} input.left \
     port {twiddle_h:rsc.RVALID} input.left \
     port {twiddle_h:rsc.RUSER} input.left \
     port {twiddle_h:rsc.RLAST} input.left \
     portBus twiddle_h:rsc.RRESP(1:0) input 2 {twiddle_h:rsc.RRESP(1)} {twiddle_h:rsc.RRESP(0)} \
     portBus twiddle_h:rsc.RDATA(31:0) input 32 {twiddle_h:rsc.RDATA(31)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(0)} \
     port {twiddle_h:rsc.RID} input.left \
     port {twiddle_h:rsc.ARREADY} input.left \
     port {twiddle_h:rsc.ARVALID} input.left \
     port {twiddle_h:rsc.ARUSER} input.left \
     portBus twiddle_h:rsc.ARREGION(3:0) input 4 {twiddle_h:rsc.ARREGION(3)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(0)} \
     portBus twiddle_h:rsc.ARQOS(3:0) input 4 {twiddle_h:rsc.ARQOS(3)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(0)} \
     portBus twiddle_h:rsc.ARPROT(2:0) input 3 {twiddle_h:rsc.ARPROT(2)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(0)} \
     portBus twiddle_h:rsc.ARCACHE(3:0) input 4 {twiddle_h:rsc.ARCACHE(3)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(0)} \
     port {twiddle_h:rsc.ARLOCK} input.left \
     portBus twiddle_h:rsc.ARBURST(1:0) input 2 {twiddle_h:rsc.ARBURST(1)} {twiddle_h:rsc.ARBURST(0)} \
     portBus twiddle_h:rsc.ARSIZE(2:0) input 3 {twiddle_h:rsc.ARSIZE(2)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(0)} \
     portBus twiddle_h:rsc.ARLEN(7:0) input 8 {twiddle_h:rsc.ARLEN(7)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(0)} \
     portBus twiddle_h:rsc.ARADDR(11:0) input 12 {twiddle_h:rsc.ARADDR(11)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(0)} \
     port {twiddle_h:rsc.ARID} input.left \
     port {twiddle_h:rsc.BREADY} input.left \
     port {twiddle_h:rsc.BVALID} input.left \
     port {twiddle_h:rsc.BUSER} input.left \
     portBus twiddle_h:rsc.BRESP(1:0) input 2 {twiddle_h:rsc.BRESP(1)} {twiddle_h:rsc.BRESP(0)} \
     port {twiddle_h:rsc.BID} input.left \
     port {twiddle_h:rsc.WREADY} input.left \
     port {twiddle_h:rsc.WVALID} input.left \
     port {twiddle_h:rsc.WUSER} input.left \
     port {twiddle_h:rsc.WLAST} input.left \
     portBus twiddle_h:rsc.WSTRB(3:0) input 4 {twiddle_h:rsc.WSTRB(3)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(0)} \
     portBus twiddle_h:rsc.WDATA(31:0) input 32 {twiddle_h:rsc.WDATA(31)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(0)} \
     port {twiddle_h:rsc.AWREADY} input.left \
     port {twiddle_h:rsc.AWVALID} input.left \
     port {twiddle_h:rsc.AWUSER} input.left \
     portBus twiddle_h:rsc.AWREGION(3:0) input 4 {twiddle_h:rsc.AWREGION(3)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(0)} \
     portBus twiddle_h:rsc.AWQOS(3:0) input 4 {twiddle_h:rsc.AWQOS(3)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(0)} \
     portBus twiddle_h:rsc.AWPROT(2:0) input 3 {twiddle_h:rsc.AWPROT(2)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(0)} \
     portBus twiddle_h:rsc.AWCACHE(3:0) input 4 {twiddle_h:rsc.AWCACHE(3)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(0)} \
     port {twiddle_h:rsc.AWLOCK} input.left \
     portBus twiddle_h:rsc.AWBURST(1:0) input 2 {twiddle_h:rsc.AWBURST(1)} {twiddle_h:rsc.AWBURST(0)} \
     portBus twiddle_h:rsc.AWSIZE(2:0) input 3 {twiddle_h:rsc.AWSIZE(2)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(0)} \
     portBus twiddle_h:rsc.AWLEN(7:0) input 8 {twiddle_h:rsc.AWLEN(7)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(0)} \
     portBus twiddle_h:rsc.AWADDR(11:0) input 12 {twiddle_h:rsc.AWADDR(11)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(0)} \
     port {twiddle_h:rsc.AWID} input.left \
     port {core.wen} input \
     port {twiddle_h:rsci.oswt} input \
     port {twiddle_h:rsci.wen_comp} output \
     portBus twiddle_h:rsci.s_raddr.core(9:0) input 10 {twiddle_h:rsci.s_raddr.core(9)} {twiddle_h:rsci.s_raddr.core(8)} {twiddle_h:rsci.s_raddr.core(7)} {twiddle_h:rsci.s_raddr.core(6)} {twiddle_h:rsci.s_raddr.core(5)} {twiddle_h:rsci.s_raddr.core(4)} {twiddle_h:rsci.s_raddr.core(3)} {twiddle_h:rsci.s_raddr.core(2)} {twiddle_h:rsci.s_raddr.core(1)} {twiddle_h:rsci.s_raddr.core(0)} \
     portBus twiddle_h:rsci.s_din.mxwt(31:0) output 32 {twiddle_h:rsci.s_din.mxwt(31)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(0)} \

load symbol "ntt_flat:core:result:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {result:rsc.s_tdone} output.right \
     port {result:rsc.tr_write_done} output.right \
     port {result:rsc.RREADY} input.left \
     port {result:rsc.RVALID} input.left \
     port {result:rsc.RUSER} input.left \
     port {result:rsc.RLAST} input.left \
     portBus result:rsc.RRESP(1:0) input 2 {result:rsc.RRESP(1)} {result:rsc.RRESP(0)} \
     portBus result:rsc.RDATA(31:0) input 32 {result:rsc.RDATA(31)} {result:rsc.RDATA(30)} {result:rsc.RDATA(29)} {result:rsc.RDATA(28)} {result:rsc.RDATA(27)} {result:rsc.RDATA(26)} {result:rsc.RDATA(25)} {result:rsc.RDATA(24)} {result:rsc.RDATA(23)} {result:rsc.RDATA(22)} {result:rsc.RDATA(21)} {result:rsc.RDATA(20)} {result:rsc.RDATA(19)} {result:rsc.RDATA(18)} {result:rsc.RDATA(17)} {result:rsc.RDATA(16)} {result:rsc.RDATA(15)} {result:rsc.RDATA(14)} {result:rsc.RDATA(13)} {result:rsc.RDATA(12)} {result:rsc.RDATA(11)} {result:rsc.RDATA(10)} {result:rsc.RDATA(9)} {result:rsc.RDATA(8)} {result:rsc.RDATA(7)} {result:rsc.RDATA(6)} {result:rsc.RDATA(5)} {result:rsc.RDATA(4)} {result:rsc.RDATA(3)} {result:rsc.RDATA(2)} {result:rsc.RDATA(1)} {result:rsc.RDATA(0)} \
     port {result:rsc.RID} input.left \
     port {result:rsc.ARREADY} input.left \
     port {result:rsc.ARVALID} input.left \
     port {result:rsc.ARUSER} input.left \
     portBus result:rsc.ARREGION(3:0) input 4 {result:rsc.ARREGION(3)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(0)} \
     portBus result:rsc.ARQOS(3:0) input 4 {result:rsc.ARQOS(3)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(0)} \
     portBus result:rsc.ARPROT(2:0) input 3 {result:rsc.ARPROT(2)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(0)} \
     portBus result:rsc.ARCACHE(3:0) input 4 {result:rsc.ARCACHE(3)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(0)} \
     port {result:rsc.ARLOCK} input.left \
     portBus result:rsc.ARBURST(1:0) input 2 {result:rsc.ARBURST(1)} {result:rsc.ARBURST(0)} \
     portBus result:rsc.ARSIZE(2:0) input 3 {result:rsc.ARSIZE(2)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(0)} \
     portBus result:rsc.ARLEN(7:0) input 8 {result:rsc.ARLEN(7)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(0)} \
     portBus result:rsc.ARADDR(13:0) input 14 {result:rsc.ARADDR(13)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(0)} \
     port {result:rsc.ARID} input.left \
     port {result:rsc.BREADY} input.left \
     port {result:rsc.BVALID} input.left \
     port {result:rsc.BUSER} input.left \
     portBus result:rsc.BRESP(1:0) input 2 {result:rsc.BRESP(1)} {result:rsc.BRESP(0)} \
     port {result:rsc.BID} input.left \
     port {result:rsc.WREADY} input.left \
     port {result:rsc.WVALID} input.left \
     port {result:rsc.WUSER} input.left \
     port {result:rsc.WLAST} input.left \
     portBus result:rsc.WSTRB(3:0) input 4 {result:rsc.WSTRB(3)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(0)} \
     portBus result:rsc.WDATA(31:0) input 32 {result:rsc.WDATA(31)} {result:rsc.WDATA(30)} {result:rsc.WDATA(29)} {result:rsc.WDATA(28)} {result:rsc.WDATA(27)} {result:rsc.WDATA(26)} {result:rsc.WDATA(25)} {result:rsc.WDATA(24)} {result:rsc.WDATA(23)} {result:rsc.WDATA(22)} {result:rsc.WDATA(21)} {result:rsc.WDATA(20)} {result:rsc.WDATA(19)} {result:rsc.WDATA(18)} {result:rsc.WDATA(17)} {result:rsc.WDATA(16)} {result:rsc.WDATA(15)} {result:rsc.WDATA(14)} {result:rsc.WDATA(13)} {result:rsc.WDATA(12)} {result:rsc.WDATA(11)} {result:rsc.WDATA(10)} {result:rsc.WDATA(9)} {result:rsc.WDATA(8)} {result:rsc.WDATA(7)} {result:rsc.WDATA(6)} {result:rsc.WDATA(5)} {result:rsc.WDATA(4)} {result:rsc.WDATA(3)} {result:rsc.WDATA(2)} {result:rsc.WDATA(1)} {result:rsc.WDATA(0)} \
     port {result:rsc.AWREADY} input.left \
     port {result:rsc.AWVALID} input.left \
     port {result:rsc.AWUSER} input.left \
     portBus result:rsc.AWREGION(3:0) input 4 {result:rsc.AWREGION(3)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(0)} \
     portBus result:rsc.AWQOS(3:0) input 4 {result:rsc.AWQOS(3)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(0)} \
     portBus result:rsc.AWPROT(2:0) input 3 {result:rsc.AWPROT(2)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(0)} \
     portBus result:rsc.AWCACHE(3:0) input 4 {result:rsc.AWCACHE(3)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(0)} \
     port {result:rsc.AWLOCK} input.left \
     portBus result:rsc.AWBURST(1:0) input 2 {result:rsc.AWBURST(1)} {result:rsc.AWBURST(0)} \
     portBus result:rsc.AWSIZE(2:0) input 3 {result:rsc.AWSIZE(2)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(0)} \
     portBus result:rsc.AWLEN(7:0) input 8 {result:rsc.AWLEN(7)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(0)} \
     portBus result:rsc.AWADDR(13:0) input 14 {result:rsc.AWADDR(13)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(0)} \
     port {result:rsc.AWID} input.left \
     port {core.wen} input \
     port {result:rsci.oswt} input \
     port {result:rsci.wen_comp} output \
     port {result:rsci.oswt#1} input \
     port {result:rsci.wen_comp#1} output \
     portBus result:rsci.s_raddr.core(13:0) input 14 {result:rsci.s_raddr.core(13)} {result:rsci.s_raddr.core(12)} {result:rsci.s_raddr.core(11)} {result:rsci.s_raddr.core(10)} {result:rsci.s_raddr.core(9)} {result:rsci.s_raddr.core(8)} {result:rsci.s_raddr.core(7)} {result:rsci.s_raddr.core(6)} {result:rsci.s_raddr.core(5)} {result:rsci.s_raddr.core(4)} {result:rsci.s_raddr.core(3)} {result:rsci.s_raddr.core(2)} {result:rsci.s_raddr.core(1)} {result:rsci.s_raddr.core(0)} \
     portBus result:rsci.s_waddr.core(13:0) input 14 {result:rsci.s_waddr.core(13)} {result:rsci.s_waddr.core(12)} {result:rsci.s_waddr.core(11)} {result:rsci.s_waddr.core(10)} {result:rsci.s_waddr.core(9)} {result:rsci.s_waddr.core(8)} {result:rsci.s_waddr.core(7)} {result:rsci.s_waddr.core(6)} {result:rsci.s_waddr.core(5)} {result:rsci.s_waddr.core(4)} {result:rsci.s_waddr.core(3)} {result:rsci.s_waddr.core(2)} {result:rsci.s_waddr.core(1)} {result:rsci.s_waddr.core(0)} \
     portBus result:rsci.s_din.mxwt(31:0) output 32 {result:rsci.s_din.mxwt(31)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(0)} \
     portBus result:rsci.s_dout.core(31:0) input 32 {result:rsci.s_dout.core(31)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(0)} \

load symbol "ntt_flat:core:vec:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {vec:rsc.triosy.lz} output \
     port {core.wten} input \
     port {vec:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:p:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {p:rsc.triosy.lz} output \
     port {core.wten} input \
     port {p:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:r:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {r:rsc.triosy.lz} output \
     port {core.wten} input \
     port {r:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:twiddle:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:twiddle_h:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {twiddle_h:rsc.triosy.lz} output \
     port {core.wten} input \
     port {twiddle_h:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:result:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {result:rsc.triosy.lz} output \
     port {core.wten} input \
     port {result:rsc.triosy:obj.iswt0} input \

load symbol "ntt_flat:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} output \
     port {core.wten} output \
     port {vec:rsci.wen_comp} input \
     port {twiddle:rsci.wen_comp} input \
     port {twiddle_h:rsci.wen_comp} input \
     port {result:rsci.wen_comp} input \
     port {result:rsci.wen_comp#1} input \

load symbol "ntt_flat:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} input \
     portBus fsm_output(7:0) output 8 {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {for.C#1_tr0} input \
     port {INNER_LOOP.C#1_tr0} input \
     port {STAGE_LOOP.C#1_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(9:0) input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(7,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus A5(0:0) input 1 {A5(0)} \
     portBus A6(0:0) input 1 {A6(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,9)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(9,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(8:0) input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,9)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(8:0) input 9 {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,32)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(31:0) input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(31:0) input 32 {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(32,-1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,14)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(14,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,9)" "INTERFACE" AND boxcolor 0 \
     portBus A0(8:0) input 9 {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(8:0) input 9 {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(4)" "INTERFACE" INV boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(33,-1,32,0,33)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(32:0) input 33 {A(32)} {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(32:0) output 33 {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,-1,13,-1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(12:0) input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,1,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,-1,10,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(9:0) input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(14)" "INTERFACE" INV boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1650 -attr oid 1646 -attr vt d
load net {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1651 -attr oid 1647 -attr vt d
load net {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1652 -attr oid 1648 -attr vt d
load net {vec:rsci.s_raddr.core(0)} -attr vt d
load net {vec:rsci.s_raddr.core(1)} -attr vt d
load net {vec:rsci.s_raddr.core(2)} -attr vt d
load net {vec:rsci.s_raddr.core(3)} -attr vt d
load net {vec:rsci.s_raddr.core(4)} -attr vt d
load net {vec:rsci.s_raddr.core(5)} -attr vt d
load net {vec:rsci.s_raddr.core(6)} -attr vt d
load net {vec:rsci.s_raddr.core(7)} -attr vt d
load net {vec:rsci.s_raddr.core(8)} -attr vt d
load net {vec:rsci.s_raddr.core(9)} -attr vt d
load netBundle {vec:rsci.s_raddr.core} 10 {vec:rsci.s_raddr.core(0)} {vec:rsci.s_raddr.core(1)} {vec:rsci.s_raddr.core(2)} {vec:rsci.s_raddr.core(3)} {vec:rsci.s_raddr.core(4)} {vec:rsci.s_raddr.core(5)} {vec:rsci.s_raddr.core(6)} {vec:rsci.s_raddr.core(7)} {vec:rsci.s_raddr.core(8)} {vec:rsci.s_raddr.core(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1653 -attr oid 1649 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_din.mxwt(0)} -attr vt d
load net {vec:rsci.s_din.mxwt(1)} -attr vt d
load net {vec:rsci.s_din.mxwt(2)} -attr vt d
load net {vec:rsci.s_din.mxwt(3)} -attr vt d
load net {vec:rsci.s_din.mxwt(4)} -attr vt d
load net {vec:rsci.s_din.mxwt(5)} -attr vt d
load net {vec:rsci.s_din.mxwt(6)} -attr vt d
load net {vec:rsci.s_din.mxwt(7)} -attr vt d
load net {vec:rsci.s_din.mxwt(8)} -attr vt d
load net {vec:rsci.s_din.mxwt(9)} -attr vt d
load net {vec:rsci.s_din.mxwt(10)} -attr vt d
load net {vec:rsci.s_din.mxwt(11)} -attr vt d
load net {vec:rsci.s_din.mxwt(12)} -attr vt d
load net {vec:rsci.s_din.mxwt(13)} -attr vt d
load net {vec:rsci.s_din.mxwt(14)} -attr vt d
load net {vec:rsci.s_din.mxwt(15)} -attr vt d
load net {vec:rsci.s_din.mxwt(16)} -attr vt d
load net {vec:rsci.s_din.mxwt(17)} -attr vt d
load net {vec:rsci.s_din.mxwt(18)} -attr vt d
load net {vec:rsci.s_din.mxwt(19)} -attr vt d
load net {vec:rsci.s_din.mxwt(20)} -attr vt d
load net {vec:rsci.s_din.mxwt(21)} -attr vt d
load net {vec:rsci.s_din.mxwt(22)} -attr vt d
load net {vec:rsci.s_din.mxwt(23)} -attr vt d
load net {vec:rsci.s_din.mxwt(24)} -attr vt d
load net {vec:rsci.s_din.mxwt(25)} -attr vt d
load net {vec:rsci.s_din.mxwt(26)} -attr vt d
load net {vec:rsci.s_din.mxwt(27)} -attr vt d
load net {vec:rsci.s_din.mxwt(28)} -attr vt d
load net {vec:rsci.s_din.mxwt(29)} -attr vt d
load net {vec:rsci.s_din.mxwt(30)} -attr vt d
load net {vec:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {vec:rsci.s_din.mxwt} 32 {vec:rsci.s_din.mxwt(0)} {vec:rsci.s_din.mxwt(1)} {vec:rsci.s_din.mxwt(2)} {vec:rsci.s_din.mxwt(3)} {vec:rsci.s_din.mxwt(4)} {vec:rsci.s_din.mxwt(5)} {vec:rsci.s_din.mxwt(6)} {vec:rsci.s_din.mxwt(7)} {vec:rsci.s_din.mxwt(8)} {vec:rsci.s_din.mxwt(9)} {vec:rsci.s_din.mxwt(10)} {vec:rsci.s_din.mxwt(11)} {vec:rsci.s_din.mxwt(12)} {vec:rsci.s_din.mxwt(13)} {vec:rsci.s_din.mxwt(14)} {vec:rsci.s_din.mxwt(15)} {vec:rsci.s_din.mxwt(16)} {vec:rsci.s_din.mxwt(17)} {vec:rsci.s_din.mxwt(18)} {vec:rsci.s_din.mxwt(19)} {vec:rsci.s_din.mxwt(20)} {vec:rsci.s_din.mxwt(21)} {vec:rsci.s_din.mxwt(22)} {vec:rsci.s_din.mxwt(23)} {vec:rsci.s_din.mxwt(24)} {vec:rsci.s_din.mxwt(25)} {vec:rsci.s_din.mxwt(26)} {vec:rsci.s_din.mxwt(27)} {vec:rsci.s_din.mxwt(28)} {vec:rsci.s_din.mxwt(29)} {vec:rsci.s_din.mxwt(30)} {vec:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1654 -attr oid 1650 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {p:rsci.idat(0)} -attr vt d
load net {p:rsci.idat(1)} -attr vt d
load net {p:rsci.idat(2)} -attr vt d
load net {p:rsci.idat(3)} -attr vt d
load net {p:rsci.idat(4)} -attr vt d
load net {p:rsci.idat(5)} -attr vt d
load net {p:rsci.idat(6)} -attr vt d
load net {p:rsci.idat(7)} -attr vt d
load net {p:rsci.idat(8)} -attr vt d
load net {p:rsci.idat(9)} -attr vt d
load net {p:rsci.idat(10)} -attr vt d
load net {p:rsci.idat(11)} -attr vt d
load net {p:rsci.idat(12)} -attr vt d
load net {p:rsci.idat(13)} -attr vt d
load net {p:rsci.idat(14)} -attr vt d
load net {p:rsci.idat(15)} -attr vt d
load net {p:rsci.idat(16)} -attr vt d
load net {p:rsci.idat(17)} -attr vt d
load net {p:rsci.idat(18)} -attr vt d
load net {p:rsci.idat(19)} -attr vt d
load net {p:rsci.idat(20)} -attr vt d
load net {p:rsci.idat(21)} -attr vt d
load net {p:rsci.idat(22)} -attr vt d
load net {p:rsci.idat(23)} -attr vt d
load net {p:rsci.idat(24)} -attr vt d
load net {p:rsci.idat(25)} -attr vt d
load net {p:rsci.idat(26)} -attr vt d
load net {p:rsci.idat(27)} -attr vt d
load net {p:rsci.idat(28)} -attr vt d
load net {p:rsci.idat(29)} -attr vt d
load net {p:rsci.idat(30)} -attr vt d
load net {p:rsci.idat(31)} -attr vt d
load netBundle {p:rsci.idat} 32 {p:rsci.idat(0)} {p:rsci.idat(1)} {p:rsci.idat(2)} {p:rsci.idat(3)} {p:rsci.idat(4)} {p:rsci.idat(5)} {p:rsci.idat(6)} {p:rsci.idat(7)} {p:rsci.idat(8)} {p:rsci.idat(9)} {p:rsci.idat(10)} {p:rsci.idat(11)} {p:rsci.idat(12)} {p:rsci.idat(13)} {p:rsci.idat(14)} {p:rsci.idat(15)} {p:rsci.idat(16)} {p:rsci.idat(17)} {p:rsci.idat(18)} {p:rsci.idat(19)} {p:rsci.idat(20)} {p:rsci.idat(21)} {p:rsci.idat(22)} {p:rsci.idat(23)} {p:rsci.idat(24)} {p:rsci.idat(25)} {p:rsci.idat(26)} {p:rsci.idat(27)} {p:rsci.idat(28)} {p:rsci.idat(29)} {p:rsci.idat(30)} {p:rsci.idat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1655 -attr oid 1651 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1656 -attr oid 1652 -attr vt d
load net {twiddle:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle:rsci.s_din.mxwt} 32 {twiddle:rsci.s_din.mxwt(0)} {twiddle:rsci.s_din.mxwt(1)} {twiddle:rsci.s_din.mxwt(2)} {twiddle:rsci.s_din.mxwt(3)} {twiddle:rsci.s_din.mxwt(4)} {twiddle:rsci.s_din.mxwt(5)} {twiddle:rsci.s_din.mxwt(6)} {twiddle:rsci.s_din.mxwt(7)} {twiddle:rsci.s_din.mxwt(8)} {twiddle:rsci.s_din.mxwt(9)} {twiddle:rsci.s_din.mxwt(10)} {twiddle:rsci.s_din.mxwt(11)} {twiddle:rsci.s_din.mxwt(12)} {twiddle:rsci.s_din.mxwt(13)} {twiddle:rsci.s_din.mxwt(14)} {twiddle:rsci.s_din.mxwt(15)} {twiddle:rsci.s_din.mxwt(16)} {twiddle:rsci.s_din.mxwt(17)} {twiddle:rsci.s_din.mxwt(18)} {twiddle:rsci.s_din.mxwt(19)} {twiddle:rsci.s_din.mxwt(20)} {twiddle:rsci.s_din.mxwt(21)} {twiddle:rsci.s_din.mxwt(22)} {twiddle:rsci.s_din.mxwt(23)} {twiddle:rsci.s_din.mxwt(24)} {twiddle:rsci.s_din.mxwt(25)} {twiddle:rsci.s_din.mxwt(26)} {twiddle:rsci.s_din.mxwt(27)} {twiddle:rsci.s_din.mxwt(28)} {twiddle:rsci.s_din.mxwt(29)} {twiddle:rsci.s_din.mxwt(30)} {twiddle:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1657 -attr oid 1653 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1658 -attr oid 1654 -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(0)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(1)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(2)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(3)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(4)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(5)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(6)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(7)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(8)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(9)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(10)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(11)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(12)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(13)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(14)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(15)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(16)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(17)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(18)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(19)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(20)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(21)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(22)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(23)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(24)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(25)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(26)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(27)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(28)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(29)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(30)} -attr vt d
load net {twiddle_h:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {twiddle_h:rsci.s_din.mxwt} 32 {twiddle_h:rsci.s_din.mxwt(0)} {twiddle_h:rsci.s_din.mxwt(1)} {twiddle_h:rsci.s_din.mxwt(2)} {twiddle_h:rsci.s_din.mxwt(3)} {twiddle_h:rsci.s_din.mxwt(4)} {twiddle_h:rsci.s_din.mxwt(5)} {twiddle_h:rsci.s_din.mxwt(6)} {twiddle_h:rsci.s_din.mxwt(7)} {twiddle_h:rsci.s_din.mxwt(8)} {twiddle_h:rsci.s_din.mxwt(9)} {twiddle_h:rsci.s_din.mxwt(10)} {twiddle_h:rsci.s_din.mxwt(11)} {twiddle_h:rsci.s_din.mxwt(12)} {twiddle_h:rsci.s_din.mxwt(13)} {twiddle_h:rsci.s_din.mxwt(14)} {twiddle_h:rsci.s_din.mxwt(15)} {twiddle_h:rsci.s_din.mxwt(16)} {twiddle_h:rsci.s_din.mxwt(17)} {twiddle_h:rsci.s_din.mxwt(18)} {twiddle_h:rsci.s_din.mxwt(19)} {twiddle_h:rsci.s_din.mxwt(20)} {twiddle_h:rsci.s_din.mxwt(21)} {twiddle_h:rsci.s_din.mxwt(22)} {twiddle_h:rsci.s_din.mxwt(23)} {twiddle_h:rsci.s_din.mxwt(24)} {twiddle_h:rsci.s_din.mxwt(25)} {twiddle_h:rsci.s_din.mxwt(26)} {twiddle_h:rsci.s_din.mxwt(27)} {twiddle_h:rsci.s_din.mxwt(28)} {twiddle_h:rsci.s_din.mxwt(29)} {twiddle_h:rsci.s_din.mxwt(30)} {twiddle_h:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1659 -attr oid 1655 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1660 -attr oid 1656 -attr vt d
load net {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1661 -attr oid 1657 -attr vt d
load net {result:rsci.s_din.mxwt(0)} -attr vt d
load net {result:rsci.s_din.mxwt(1)} -attr vt d
load net {result:rsci.s_din.mxwt(2)} -attr vt d
load net {result:rsci.s_din.mxwt(3)} -attr vt d
load net {result:rsci.s_din.mxwt(4)} -attr vt d
load net {result:rsci.s_din.mxwt(5)} -attr vt d
load net {result:rsci.s_din.mxwt(6)} -attr vt d
load net {result:rsci.s_din.mxwt(7)} -attr vt d
load net {result:rsci.s_din.mxwt(8)} -attr vt d
load net {result:rsci.s_din.mxwt(9)} -attr vt d
load net {result:rsci.s_din.mxwt(10)} -attr vt d
load net {result:rsci.s_din.mxwt(11)} -attr vt d
load net {result:rsci.s_din.mxwt(12)} -attr vt d
load net {result:rsci.s_din.mxwt(13)} -attr vt d
load net {result:rsci.s_din.mxwt(14)} -attr vt d
load net {result:rsci.s_din.mxwt(15)} -attr vt d
load net {result:rsci.s_din.mxwt(16)} -attr vt d
load net {result:rsci.s_din.mxwt(17)} -attr vt d
load net {result:rsci.s_din.mxwt(18)} -attr vt d
load net {result:rsci.s_din.mxwt(19)} -attr vt d
load net {result:rsci.s_din.mxwt(20)} -attr vt d
load net {result:rsci.s_din.mxwt(21)} -attr vt d
load net {result:rsci.s_din.mxwt(22)} -attr vt d
load net {result:rsci.s_din.mxwt(23)} -attr vt d
load net {result:rsci.s_din.mxwt(24)} -attr vt d
load net {result:rsci.s_din.mxwt(25)} -attr vt d
load net {result:rsci.s_din.mxwt(26)} -attr vt d
load net {result:rsci.s_din.mxwt(27)} -attr vt d
load net {result:rsci.s_din.mxwt(28)} -attr vt d
load net {result:rsci.s_din.mxwt(29)} -attr vt d
load net {result:rsci.s_din.mxwt(30)} -attr vt d
load net {result:rsci.s_din.mxwt(31)} -attr vt d
load netBundle {result:rsci.s_din.mxwt} 32 {result:rsci.s_din.mxwt(0)} {result:rsci.s_din.mxwt(1)} {result:rsci.s_din.mxwt(2)} {result:rsci.s_din.mxwt(3)} {result:rsci.s_din.mxwt(4)} {result:rsci.s_din.mxwt(5)} {result:rsci.s_din.mxwt(6)} {result:rsci.s_din.mxwt(7)} {result:rsci.s_din.mxwt(8)} {result:rsci.s_din.mxwt(9)} {result:rsci.s_din.mxwt(10)} {result:rsci.s_din.mxwt(11)} {result:rsci.s_din.mxwt(12)} {result:rsci.s_din.mxwt(13)} {result:rsci.s_din.mxwt(14)} {result:rsci.s_din.mxwt(15)} {result:rsci.s_din.mxwt(16)} {result:rsci.s_din.mxwt(17)} {result:rsci.s_din.mxwt(18)} {result:rsci.s_din.mxwt(19)} {result:rsci.s_din.mxwt(20)} {result:rsci.s_din.mxwt(21)} {result:rsci.s_din.mxwt(22)} {result:rsci.s_din.mxwt(23)} {result:rsci.s_din.mxwt(24)} {result:rsci.s_din.mxwt(25)} {result:rsci.s_din.mxwt(26)} {result:rsci.s_din.mxwt(27)} {result:rsci.s_din.mxwt(28)} {result:rsci.s_din.mxwt(29)} {result:rsci.s_din.mxwt(30)} {result:rsci.s_din.mxwt(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1662 -attr oid 1658 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_dout.core(0)} -attr vt d
load net {result:rsci.s_dout.core(1)} -attr vt d
load net {result:rsci.s_dout.core(2)} -attr vt d
load net {result:rsci.s_dout.core(3)} -attr vt d
load net {result:rsci.s_dout.core(4)} -attr vt d
load net {result:rsci.s_dout.core(5)} -attr vt d
load net {result:rsci.s_dout.core(6)} -attr vt d
load net {result:rsci.s_dout.core(7)} -attr vt d
load net {result:rsci.s_dout.core(8)} -attr vt d
load net {result:rsci.s_dout.core(9)} -attr vt d
load net {result:rsci.s_dout.core(10)} -attr vt d
load net {result:rsci.s_dout.core(11)} -attr vt d
load net {result:rsci.s_dout.core(12)} -attr vt d
load net {result:rsci.s_dout.core(13)} -attr vt d
load net {result:rsci.s_dout.core(14)} -attr vt d
load net {result:rsci.s_dout.core(15)} -attr vt d
load net {result:rsci.s_dout.core(16)} -attr vt d
load net {result:rsci.s_dout.core(17)} -attr vt d
load net {result:rsci.s_dout.core(18)} -attr vt d
load net {result:rsci.s_dout.core(19)} -attr vt d
load net {result:rsci.s_dout.core(20)} -attr vt d
load net {result:rsci.s_dout.core(21)} -attr vt d
load net {result:rsci.s_dout.core(22)} -attr vt d
load net {result:rsci.s_dout.core(23)} -attr vt d
load net {result:rsci.s_dout.core(24)} -attr vt d
load net {result:rsci.s_dout.core(25)} -attr vt d
load net {result:rsci.s_dout.core(26)} -attr vt d
load net {result:rsci.s_dout.core(27)} -attr vt d
load net {result:rsci.s_dout.core(28)} -attr vt d
load net {result:rsci.s_dout.core(29)} -attr vt d
load net {result:rsci.s_dout.core(30)} -attr vt d
load net {result:rsci.s_dout.core(31)} -attr vt d
load netBundle {result:rsci.s_dout.core} 32 {result:rsci.s_dout.core(0)} {result:rsci.s_dout.core(1)} {result:rsci.s_dout.core(2)} {result:rsci.s_dout.core(3)} {result:rsci.s_dout.core(4)} {result:rsci.s_dout.core(5)} {result:rsci.s_dout.core(6)} {result:rsci.s_dout.core(7)} {result:rsci.s_dout.core(8)} {result:rsci.s_dout.core(9)} {result:rsci.s_dout.core(10)} {result:rsci.s_dout.core(11)} {result:rsci.s_dout.core(12)} {result:rsci.s_dout.core(13)} {result:rsci.s_dout.core(14)} {result:rsci.s_dout.core(15)} {result:rsci.s_dout.core(16)} {result:rsci.s_dout.core(17)} {result:rsci.s_dout.core(18)} {result:rsci.s_dout.core(19)} {result:rsci.s_dout.core(20)} {result:rsci.s_dout.core(21)} {result:rsci.s_dout.core(22)} {result:rsci.s_dout.core(23)} {result:rsci.s_dout.core(24)} {result:rsci.s_dout.core(25)} {result:rsci.s_dout.core(26)} {result:rsci.s_dout.core(27)} {result:rsci.s_dout.core(28)} {result:rsci.s_dout.core(29)} {result:rsci.s_dout.core(30)} {result:rsci.s_dout.core(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1663 -attr oid 1659 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {mult:z_:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1664 -attr oid 1660 -attr vt d
load net {mult:z_:mul:cmp.z(0)} -attr vt d
load net {mult:z_:mul:cmp.z(1)} -attr vt d
load net {mult:z_:mul:cmp.z(2)} -attr vt d
load net {mult:z_:mul:cmp.z(3)} -attr vt d
load net {mult:z_:mul:cmp.z(4)} -attr vt d
load net {mult:z_:mul:cmp.z(5)} -attr vt d
load net {mult:z_:mul:cmp.z(6)} -attr vt d
load net {mult:z_:mul:cmp.z(7)} -attr vt d
load net {mult:z_:mul:cmp.z(8)} -attr vt d
load net {mult:z_:mul:cmp.z(9)} -attr vt d
load net {mult:z_:mul:cmp.z(10)} -attr vt d
load net {mult:z_:mul:cmp.z(11)} -attr vt d
load net {mult:z_:mul:cmp.z(12)} -attr vt d
load net {mult:z_:mul:cmp.z(13)} -attr vt d
load net {mult:z_:mul:cmp.z(14)} -attr vt d
load net {mult:z_:mul:cmp.z(15)} -attr vt d
load net {mult:z_:mul:cmp.z(16)} -attr vt d
load net {mult:z_:mul:cmp.z(17)} -attr vt d
load net {mult:z_:mul:cmp.z(18)} -attr vt d
load net {mult:z_:mul:cmp.z(19)} -attr vt d
load net {mult:z_:mul:cmp.z(20)} -attr vt d
load net {mult:z_:mul:cmp.z(21)} -attr vt d
load net {mult:z_:mul:cmp.z(22)} -attr vt d
load net {mult:z_:mul:cmp.z(23)} -attr vt d
load net {mult:z_:mul:cmp.z(24)} -attr vt d
load net {mult:z_:mul:cmp.z(25)} -attr vt d
load net {mult:z_:mul:cmp.z(26)} -attr vt d
load net {mult:z_:mul:cmp.z(27)} -attr vt d
load net {mult:z_:mul:cmp.z(28)} -attr vt d
load net {mult:z_:mul:cmp.z(29)} -attr vt d
load net {mult:z_:mul:cmp.z(30)} -attr vt d
load net {mult:z_:mul:cmp.z(31)} -attr vt d
load netBundle {mult:z_:mul:cmp.z} 32 {mult:z_:mul:cmp.z(0)} {mult:z_:mul:cmp.z(1)} {mult:z_:mul:cmp.z(2)} {mult:z_:mul:cmp.z(3)} {mult:z_:mul:cmp.z(4)} {mult:z_:mul:cmp.z(5)} {mult:z_:mul:cmp.z(6)} {mult:z_:mul:cmp.z(7)} {mult:z_:mul:cmp.z(8)} {mult:z_:mul:cmp.z(9)} {mult:z_:mul:cmp.z(10)} {mult:z_:mul:cmp.z(11)} {mult:z_:mul:cmp.z(12)} {mult:z_:mul:cmp.z(13)} {mult:z_:mul:cmp.z(14)} {mult:z_:mul:cmp.z(15)} {mult:z_:mul:cmp.z(16)} {mult:z_:mul:cmp.z(17)} {mult:z_:mul:cmp.z(18)} {mult:z_:mul:cmp.z(19)} {mult:z_:mul:cmp.z(20)} {mult:z_:mul:cmp.z(21)} {mult:z_:mul:cmp.z(22)} {mult:z_:mul:cmp.z(23)} {mult:z_:mul:cmp.z(24)} {mult:z_:mul:cmp.z(25)} {mult:z_:mul:cmp.z(26)} {mult:z_:mul:cmp.z(27)} {mult:z_:mul:cmp.z(28)} {mult:z_:mul:cmp.z(29)} {mult:z_:mul:cmp.z(30)} {mult:z_:mul:cmp.z(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1665 -attr oid 1661 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1666 -attr oid 1662 -attr vt d
load net {mult:z:mul:cmp.z(0)} -attr vt d
load net {mult:z:mul:cmp.z(1)} -attr vt d
load net {mult:z:mul:cmp.z(2)} -attr vt d
load net {mult:z:mul:cmp.z(3)} -attr vt d
load net {mult:z:mul:cmp.z(4)} -attr vt d
load net {mult:z:mul:cmp.z(5)} -attr vt d
load net {mult:z:mul:cmp.z(6)} -attr vt d
load net {mult:z:mul:cmp.z(7)} -attr vt d
load net {mult:z:mul:cmp.z(8)} -attr vt d
load net {mult:z:mul:cmp.z(9)} -attr vt d
load net {mult:z:mul:cmp.z(10)} -attr vt d
load net {mult:z:mul:cmp.z(11)} -attr vt d
load net {mult:z:mul:cmp.z(12)} -attr vt d
load net {mult:z:mul:cmp.z(13)} -attr vt d
load net {mult:z:mul:cmp.z(14)} -attr vt d
load net {mult:z:mul:cmp.z(15)} -attr vt d
load net {mult:z:mul:cmp.z(16)} -attr vt d
load net {mult:z:mul:cmp.z(17)} -attr vt d
load net {mult:z:mul:cmp.z(18)} -attr vt d
load net {mult:z:mul:cmp.z(19)} -attr vt d
load net {mult:z:mul:cmp.z(20)} -attr vt d
load net {mult:z:mul:cmp.z(21)} -attr vt d
load net {mult:z:mul:cmp.z(22)} -attr vt d
load net {mult:z:mul:cmp.z(23)} -attr vt d
load net {mult:z:mul:cmp.z(24)} -attr vt d
load net {mult:z:mul:cmp.z(25)} -attr vt d
load net {mult:z:mul:cmp.z(26)} -attr vt d
load net {mult:z:mul:cmp.z(27)} -attr vt d
load net {mult:z:mul:cmp.z(28)} -attr vt d
load net {mult:z:mul:cmp.z(29)} -attr vt d
load net {mult:z:mul:cmp.z(30)} -attr vt d
load net {mult:z:mul:cmp.z(31)} -attr vt d
load net {mult:z:mul:cmp.z(32)} -attr vt d
load net {mult:z:mul:cmp.z(33)} -attr vt d
load net {mult:z:mul:cmp.z(34)} -attr vt d
load net {mult:z:mul:cmp.z(35)} -attr vt d
load net {mult:z:mul:cmp.z(36)} -attr vt d
load net {mult:z:mul:cmp.z(37)} -attr vt d
load net {mult:z:mul:cmp.z(38)} -attr vt d
load net {mult:z:mul:cmp.z(39)} -attr vt d
load net {mult:z:mul:cmp.z(40)} -attr vt d
load net {mult:z:mul:cmp.z(41)} -attr vt d
load net {mult:z:mul:cmp.z(42)} -attr vt d
load net {mult:z:mul:cmp.z(43)} -attr vt d
load net {mult:z:mul:cmp.z(44)} -attr vt d
load net {mult:z:mul:cmp.z(45)} -attr vt d
load net {mult:z:mul:cmp.z(46)} -attr vt d
load net {mult:z:mul:cmp.z(47)} -attr vt d
load net {mult:z:mul:cmp.z(48)} -attr vt d
load net {mult:z:mul:cmp.z(49)} -attr vt d
load net {mult:z:mul:cmp.z(50)} -attr vt d
load net {mult:z:mul:cmp.z(51)} -attr vt d
load netBundle {mult:z:mul:cmp.z} 52 {mult:z:mul:cmp.z(0)} {mult:z:mul:cmp.z(1)} {mult:z:mul:cmp.z(2)} {mult:z:mul:cmp.z(3)} {mult:z:mul:cmp.z(4)} {mult:z:mul:cmp.z(5)} {mult:z:mul:cmp.z(6)} {mult:z:mul:cmp.z(7)} {mult:z:mul:cmp.z(8)} {mult:z:mul:cmp.z(9)} {mult:z:mul:cmp.z(10)} {mult:z:mul:cmp.z(11)} {mult:z:mul:cmp.z(12)} {mult:z:mul:cmp.z(13)} {mult:z:mul:cmp.z(14)} {mult:z:mul:cmp.z(15)} {mult:z:mul:cmp.z(16)} {mult:z:mul:cmp.z(17)} {mult:z:mul:cmp.z(18)} {mult:z:mul:cmp.z(19)} {mult:z:mul:cmp.z(20)} {mult:z:mul:cmp.z(21)} {mult:z:mul:cmp.z(22)} {mult:z:mul:cmp.z(23)} {mult:z:mul:cmp.z(24)} {mult:z:mul:cmp.z(25)} {mult:z:mul:cmp.z(26)} {mult:z:mul:cmp.z(27)} {mult:z:mul:cmp.z(28)} {mult:z:mul:cmp.z(29)} {mult:z:mul:cmp.z(30)} {mult:z:mul:cmp.z(31)} {mult:z:mul:cmp.z(32)} {mult:z:mul:cmp.z(33)} {mult:z:mul:cmp.z(34)} {mult:z:mul:cmp.z(35)} {mult:z:mul:cmp.z(36)} {mult:z:mul:cmp.z(37)} {mult:z:mul:cmp.z(38)} {mult:z:mul:cmp.z(39)} {mult:z:mul:cmp.z(40)} {mult:z:mul:cmp.z(41)} {mult:z:mul:cmp.z(42)} {mult:z:mul:cmp.z(43)} {mult:z:mul:cmp.z(44)} {mult:z:mul:cmp.z(45)} {mult:z:mul:cmp.z(46)} {mult:z:mul:cmp.z(47)} {mult:z:mul:cmp.z(48)} {mult:z:mul:cmp.z(49)} {mult:z:mul:cmp.z(50)} {mult:z:mul:cmp.z(51)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1667 -attr oid 1663 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z.oreg} 10 {INNER_LOOP:tf:mul:cmp.z.oreg(0)} {INNER_LOOP:tf:mul:cmp.z.oreg(1)} {INNER_LOOP:tf:mul:cmp.z.oreg(2)} {INNER_LOOP:tf:mul:cmp.z.oreg(3)} {INNER_LOOP:tf:mul:cmp.z.oreg(4)} {INNER_LOOP:tf:mul:cmp.z.oreg(5)} {INNER_LOOP:tf:mul:cmp.z.oreg(6)} {INNER_LOOP:tf:mul:cmp.z.oreg(7)} {INNER_LOOP:tf:mul:cmp.z.oreg(8)} {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1668 -attr oid 1664 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z.oreg} 13 {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1669 -attr oid 1665 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {result:rsci.s_raddr.core(13:10)(0)} -attr vt d
load net {result:rsci.s_raddr.core(13:10)(1)} -attr vt d
load net {result:rsci.s_raddr.core(13:10)(2)} -attr vt d
load net {result:rsci.s_raddr.core(13:10)(3)} -attr vt d
load netBundle {result:rsci.s_raddr.core(13:10)} 4 {result:rsci.s_raddr.core(13:10)(0)} {result:rsci.s_raddr.core(13:10)(1)} {result:rsci.s_raddr.core(13:10)(2)} {result:rsci.s_raddr.core(13:10)(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1670 -attr oid 1666 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(13:10)}
load net {result:rsci.s_raddr.core(9:1)(0)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(1)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(2)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(3)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(4)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(5)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(6)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(7)} -attr vt d
load net {result:rsci.s_raddr.core(9:1)(8)} -attr vt d
load netBundle {result:rsci.s_raddr.core(9:1)} 9 {result:rsci.s_raddr.core(9:1)(0)} {result:rsci.s_raddr.core(9:1)(1)} {result:rsci.s_raddr.core(9:1)(2)} {result:rsci.s_raddr.core(9:1)(3)} {result:rsci.s_raddr.core(9:1)(4)} {result:rsci.s_raddr.core(9:1)(5)} {result:rsci.s_raddr.core(9:1)(6)} {result:rsci.s_raddr.core(9:1)(7)} {result:rsci.s_raddr.core(9:1)(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1671 -attr oid 1667 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_waddr.core(13:10)(0)} -attr vt d
load net {result:rsci.s_waddr.core(13:10)(1)} -attr vt d
load net {result:rsci.s_waddr.core(13:10)(2)} -attr vt d
load net {result:rsci.s_waddr.core(13:10)(3)} -attr vt d
load netBundle {result:rsci.s_waddr.core(13:10)} 4 {result:rsci.s_waddr.core(13:10)(0)} {result:rsci.s_waddr.core(13:10)(1)} {result:rsci.s_waddr.core(13:10)(2)} {result:rsci.s_waddr.core(13:10)(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1672 -attr oid 1668 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(13:10)}
load net {result:rsci.s_waddr.core(9:1)(0)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(1)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(2)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(3)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(4)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(5)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(6)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(7)} -attr vt d
load net {result:rsci.s_waddr.core(9:1)(8)} -attr vt d
load netBundle {result:rsci.s_waddr.core(9:1)} 9 {result:rsci.s_waddr.core(9:1)(0)} {result:rsci.s_waddr.core(9:1)(1)} {result:rsci.s_waddr.core(9:1)(2)} {result:rsci.s_waddr.core(9:1)(3)} {result:rsci.s_waddr.core(9:1)(4)} {result:rsci.s_waddr.core(9:1)(5)} {result:rsci.s_waddr.core(9:1)(6)} {result:rsci.s_waddr.core(9:1)(7)} {result:rsci.s_waddr.core(9:1)(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1673 -attr oid 1669 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {INNER_LOOP:j(9:0).sva#2(0)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(1)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(2)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(3)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(4)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(5)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(6)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(7)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(8)} -attr vt d
load net {INNER_LOOP:j(9:0).sva#2(9)} -attr vt d
load netBundle {INNER_LOOP:j(9:0).sva#2} 10 {INNER_LOOP:j(9:0).sva#2(0)} {INNER_LOOP:j(9:0).sva#2(1)} {INNER_LOOP:j(9:0).sva#2(2)} {INNER_LOOP:j(9:0).sva#2(3)} {INNER_LOOP:j(9:0).sva#2(4)} {INNER_LOOP:j(9:0).sva#2(5)} {INNER_LOOP:j(9:0).sva#2(6)} {INNER_LOOP:j(9:0).sva#2(7)} {INNER_LOOP:j(9:0).sva#2(8)} {INNER_LOOP:j(9:0).sva#2(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1674 -attr oid 1670 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {butterFly:f1.sva.1(0)} -attr vt d
load net {butterFly:f1.sva.1(1)} -attr vt d
load net {butterFly:f1.sva.1(2)} -attr vt d
load net {butterFly:f1.sva.1(3)} -attr vt d
load net {butterFly:f1.sva.1(4)} -attr vt d
load net {butterFly:f1.sva.1(5)} -attr vt d
load net {butterFly:f1.sva.1(6)} -attr vt d
load net {butterFly:f1.sva.1(7)} -attr vt d
load net {butterFly:f1.sva.1(8)} -attr vt d
load net {butterFly:f1.sva.1(9)} -attr vt d
load net {butterFly:f1.sva.1(10)} -attr vt d
load net {butterFly:f1.sva.1(11)} -attr vt d
load net {butterFly:f1.sva.1(12)} -attr vt d
load net {butterFly:f1.sva.1(13)} -attr vt d
load net {butterFly:f1.sva.1(14)} -attr vt d
load net {butterFly:f1.sva.1(15)} -attr vt d
load net {butterFly:f1.sva.1(16)} -attr vt d
load net {butterFly:f1.sva.1(17)} -attr vt d
load net {butterFly:f1.sva.1(18)} -attr vt d
load net {butterFly:f1.sva.1(19)} -attr vt d
load net {butterFly:f1.sva.1(20)} -attr vt d
load net {butterFly:f1.sva.1(21)} -attr vt d
load net {butterFly:f1.sva.1(22)} -attr vt d
load net {butterFly:f1.sva.1(23)} -attr vt d
load net {butterFly:f1.sva.1(24)} -attr vt d
load net {butterFly:f1.sva.1(25)} -attr vt d
load net {butterFly:f1.sva.1(26)} -attr vt d
load net {butterFly:f1.sva.1(27)} -attr vt d
load net {butterFly:f1.sva.1(28)} -attr vt d
load net {butterFly:f1.sva.1(29)} -attr vt d
load net {butterFly:f1.sva.1(30)} -attr vt d
load net {butterFly:f1.sva.1(31)} -attr vt d
load netBundle {butterFly:f1.sva.1} 32 {butterFly:f1.sva.1(0)} {butterFly:f1.sva.1(1)} {butterFly:f1.sva.1(2)} {butterFly:f1.sva.1(3)} {butterFly:f1.sva.1(4)} {butterFly:f1.sva.1(5)} {butterFly:f1.sva.1(6)} {butterFly:f1.sva.1(7)} {butterFly:f1.sva.1(8)} {butterFly:f1.sva.1(9)} {butterFly:f1.sva.1(10)} {butterFly:f1.sva.1(11)} {butterFly:f1.sva.1(12)} {butterFly:f1.sva.1(13)} {butterFly:f1.sva.1(14)} {butterFly:f1.sva.1(15)} {butterFly:f1.sva.1(16)} {butterFly:f1.sva.1(17)} {butterFly:f1.sva.1(18)} {butterFly:f1.sva.1(19)} {butterFly:f1.sva.1(20)} {butterFly:f1.sva.1(21)} {butterFly:f1.sva.1(22)} {butterFly:f1.sva.1(23)} {butterFly:f1.sva.1(24)} {butterFly:f1.sva.1(25)} {butterFly:f1.sva.1(26)} {butterFly:f1.sva.1(27)} {butterFly:f1.sva.1(28)} {butterFly:f1.sva.1(29)} {butterFly:f1.sva.1(30)} {butterFly:f1.sva.1(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1675 -attr oid 1671 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {for:i(10:0).sva#1(0)} -attr vt d
load net {for:i(10:0).sva#1(1)} -attr vt d
load net {for:i(10:0).sva#1(2)} -attr vt d
load net {for:i(10:0).sva#1(3)} -attr vt d
load net {for:i(10:0).sva#1(4)} -attr vt d
load net {for:i(10:0).sva#1(5)} -attr vt d
load net {for:i(10:0).sva#1(6)} -attr vt d
load net {for:i(10:0).sva#1(7)} -attr vt d
load net {for:i(10:0).sva#1(8)} -attr vt d
load net {for:i(10:0).sva#1(9)} -attr vt d
load net {for:i(10:0).sva#1(10)} -attr vt d
load netBundle {for:i(10:0).sva#1} 11 {for:i(10:0).sva#1(0)} {for:i(10:0).sva#1(1)} {for:i(10:0).sva#1(2)} {for:i(10:0).sva#1(3)} {for:i(10:0).sva#1(4)} {for:i(10:0).sva#1(5)} {for:i(10:0).sva#1(6)} {for:i(10:0).sva#1(7)} {for:i(10:0).sva#1(8)} {for:i(10:0).sva#1(9)} {for:i(10:0).sva#1(10)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1676 -attr oid 1672 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {INNER_LOOP:tf:asn.itm.1(0)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(1)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(2)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(3)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(4)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(5)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(6)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(7)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(8)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(9)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(10)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(11)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(12)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(13)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(14)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(15)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(16)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(17)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(18)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(19)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(20)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(21)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(22)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(23)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(24)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(25)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(26)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(27)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(28)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(29)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(30)} -attr vt d
load net {INNER_LOOP:tf:asn.itm.1(31)} -attr vt d
load netBundle {INNER_LOOP:tf:asn.itm.1} 32 {INNER_LOOP:tf:asn.itm.1(0)} {INNER_LOOP:tf:asn.itm.1(1)} {INNER_LOOP:tf:asn.itm.1(2)} {INNER_LOOP:tf:asn.itm.1(3)} {INNER_LOOP:tf:asn.itm.1(4)} {INNER_LOOP:tf:asn.itm.1(5)} {INNER_LOOP:tf:asn.itm.1(6)} {INNER_LOOP:tf:asn.itm.1(7)} {INNER_LOOP:tf:asn.itm.1(8)} {INNER_LOOP:tf:asn.itm.1(9)} {INNER_LOOP:tf:asn.itm.1(10)} {INNER_LOOP:tf:asn.itm.1(11)} {INNER_LOOP:tf:asn.itm.1(12)} {INNER_LOOP:tf:asn.itm.1(13)} {INNER_LOOP:tf:asn.itm.1(14)} {INNER_LOOP:tf:asn.itm.1(15)} {INNER_LOOP:tf:asn.itm.1(16)} {INNER_LOOP:tf:asn.itm.1(17)} {INNER_LOOP:tf:asn.itm.1(18)} {INNER_LOOP:tf:asn.itm.1(19)} {INNER_LOOP:tf:asn.itm.1(20)} {INNER_LOOP:tf:asn.itm.1(21)} {INNER_LOOP:tf:asn.itm.1(22)} {INNER_LOOP:tf:asn.itm.1(23)} {INNER_LOOP:tf:asn.itm.1(24)} {INNER_LOOP:tf:asn.itm.1(25)} {INNER_LOOP:tf:asn.itm.1(26)} {INNER_LOOP:tf:asn.itm.1(27)} {INNER_LOOP:tf:asn.itm.1(28)} {INNER_LOOP:tf:asn.itm.1(29)} {INNER_LOOP:tf:asn.itm.1(30)} {INNER_LOOP:tf:asn.itm.1(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1677 -attr oid 1673 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {p.sva(0)} -attr vt d
load net {p.sva(1)} -attr vt d
load net {p.sva(2)} -attr vt d
load net {p.sva(3)} -attr vt d
load net {p.sva(4)} -attr vt d
load net {p.sva(5)} -attr vt d
load net {p.sva(6)} -attr vt d
load net {p.sva(7)} -attr vt d
load net {p.sva(8)} -attr vt d
load net {p.sva(9)} -attr vt d
load net {p.sva(10)} -attr vt d
load net {p.sva(11)} -attr vt d
load net {p.sva(12)} -attr vt d
load net {p.sva(13)} -attr vt d
load net {p.sva(14)} -attr vt d
load net {p.sva(15)} -attr vt d
load net {p.sva(16)} -attr vt d
load net {p.sva(17)} -attr vt d
load net {p.sva(18)} -attr vt d
load net {p.sva(19)} -attr vt d
load net {p.sva(20)} -attr vt d
load net {p.sva(21)} -attr vt d
load net {p.sva(22)} -attr vt d
load net {p.sva(23)} -attr vt d
load net {p.sva(24)} -attr vt d
load net {p.sva(25)} -attr vt d
load net {p.sva(26)} -attr vt d
load net {p.sva(27)} -attr vt d
load net {p.sva(28)} -attr vt d
load net {p.sva(29)} -attr vt d
load net {p.sva(30)} -attr vt d
load net {p.sva(31)} -attr vt d
load netBundle {p.sva} 32 {p.sva(0)} {p.sva(1)} {p.sva(2)} {p.sva(3)} {p.sva(4)} {p.sva(5)} {p.sva(6)} {p.sva(7)} {p.sva(8)} {p.sva(9)} {p.sva(10)} {p.sva(11)} {p.sva(12)} {p.sva(13)} {p.sva(14)} {p.sva(15)} {p.sva(16)} {p.sva(17)} {p.sva(18)} {p.sva(19)} {p.sva(20)} {p.sva(21)} {p.sva(22)} {p.sva(23)} {p.sva(24)} {p.sva(25)} {p.sva(26)} {p.sva(27)} {p.sva(28)} {p.sva(29)} {p.sva(30)} {p.sva(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1678 -attr oid 1674 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {reg(twiddle:rsci.s_raddr.core).cse(0)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(1)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(2)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(3)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(4)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(5)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(6)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(7)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(8)} -attr vt d
load net {reg(twiddle:rsci.s_raddr.core).cse(9)} -attr vt d
load netBundle {reg(twiddle:rsci.s_raddr.core).cse} 10 {reg(twiddle:rsci.s_raddr.core).cse(0)} {reg(twiddle:rsci.s_raddr.core).cse(1)} {reg(twiddle:rsci.s_raddr.core).cse(2)} {reg(twiddle:rsci.s_raddr.core).cse(3)} {reg(twiddle:rsci.s_raddr.core).cse(4)} {reg(twiddle:rsci.s_raddr.core).cse(5)} {reg(twiddle:rsci.s_raddr.core).cse(6)} {reg(twiddle:rsci.s_raddr.core).cse(7)} {reg(twiddle:rsci.s_raddr.core).cse(8)} {reg(twiddle:rsci.s_raddr.core).cse(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1679 -attr oid 1675 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {INNER_LOOP:tf:asn.itm(0)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(1)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(2)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(3)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(4)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(5)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(6)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(7)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(8)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(9)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(10)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(11)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(12)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(13)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(14)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(15)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(16)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(17)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(18)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(19)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(20)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(21)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(22)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(23)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(24)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(25)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(26)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(27)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(28)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(29)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(30)} -attr vt d
load net {INNER_LOOP:tf:asn.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf:asn.itm} 32 {INNER_LOOP:tf:asn.itm(0)} {INNER_LOOP:tf:asn.itm(1)} {INNER_LOOP:tf:asn.itm(2)} {INNER_LOOP:tf:asn.itm(3)} {INNER_LOOP:tf:asn.itm(4)} {INNER_LOOP:tf:asn.itm(5)} {INNER_LOOP:tf:asn.itm(6)} {INNER_LOOP:tf:asn.itm(7)} {INNER_LOOP:tf:asn.itm(8)} {INNER_LOOP:tf:asn.itm(9)} {INNER_LOOP:tf:asn.itm(10)} {INNER_LOOP:tf:asn.itm(11)} {INNER_LOOP:tf:asn.itm(12)} {INNER_LOOP:tf:asn.itm(13)} {INNER_LOOP:tf:asn.itm(14)} {INNER_LOOP:tf:asn.itm(15)} {INNER_LOOP:tf:asn.itm(16)} {INNER_LOOP:tf:asn.itm(17)} {INNER_LOOP:tf:asn.itm(18)} {INNER_LOOP:tf:asn.itm(19)} {INNER_LOOP:tf:asn.itm(20)} {INNER_LOOP:tf:asn.itm(21)} {INNER_LOOP:tf:asn.itm(22)} {INNER_LOOP:tf:asn.itm(23)} {INNER_LOOP:tf:asn.itm(24)} {INNER_LOOP:tf:asn.itm(25)} {INNER_LOOP:tf:asn.itm(26)} {INNER_LOOP:tf:asn.itm(27)} {INNER_LOOP:tf:asn.itm(28)} {INNER_LOOP:tf:asn.itm(29)} {INNER_LOOP:tf:asn.itm(30)} {INNER_LOOP:tf:asn.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1680 -attr oid 1676 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(0)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(1)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(2)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(3)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(4)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(5)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(6)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(7)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(8)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(9)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(10)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(11)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(12)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(13)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(14)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(15)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(16)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(17)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(18)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(19)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(20)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(21)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(22)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(23)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(24)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(25)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(26)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(27)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(28)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(29)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(30)} -attr vt d
load net {INNER_LOOP:tf_h:asn.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf_h:asn.itm} 32 {INNER_LOOP:tf_h:asn.itm(0)} {INNER_LOOP:tf_h:asn.itm(1)} {INNER_LOOP:tf_h:asn.itm(2)} {INNER_LOOP:tf_h:asn.itm(3)} {INNER_LOOP:tf_h:asn.itm(4)} {INNER_LOOP:tf_h:asn.itm(5)} {INNER_LOOP:tf_h:asn.itm(6)} {INNER_LOOP:tf_h:asn.itm(7)} {INNER_LOOP:tf_h:asn.itm(8)} {INNER_LOOP:tf_h:asn.itm(9)} {INNER_LOOP:tf_h:asn.itm(10)} {INNER_LOOP:tf_h:asn.itm(11)} {INNER_LOOP:tf_h:asn.itm(12)} {INNER_LOOP:tf_h:asn.itm(13)} {INNER_LOOP:tf_h:asn.itm(14)} {INNER_LOOP:tf_h:asn.itm(15)} {INNER_LOOP:tf_h:asn.itm(16)} {INNER_LOOP:tf_h:asn.itm(17)} {INNER_LOOP:tf_h:asn.itm(18)} {INNER_LOOP:tf_h:asn.itm(19)} {INNER_LOOP:tf_h:asn.itm(20)} {INNER_LOOP:tf_h:asn.itm(21)} {INNER_LOOP:tf_h:asn.itm(22)} {INNER_LOOP:tf_h:asn.itm(23)} {INNER_LOOP:tf_h:asn.itm(24)} {INNER_LOOP:tf_h:asn.itm(25)} {INNER_LOOP:tf_h:asn.itm(26)} {INNER_LOOP:tf_h:asn.itm(27)} {INNER_LOOP:tf_h:asn.itm(28)} {INNER_LOOP:tf_h:asn.itm(29)} {INNER_LOOP:tf_h:asn.itm(30)} {INNER_LOOP:tf_h:asn.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1681 -attr oid 1677 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {operator<<<33,true>:lshift.itm(0)} -attr vt d
load net {operator<<<33,true>:lshift.itm(1)} -attr vt d
load net {operator<<<33,true>:lshift.itm(2)} -attr vt d
load net {operator<<<33,true>:lshift.itm(3)} -attr vt d
load net {operator<<<33,true>:lshift.itm(4)} -attr vt d
load net {operator<<<33,true>:lshift.itm(5)} -attr vt d
load net {operator<<<33,true>:lshift.itm(6)} -attr vt d
load net {operator<<<33,true>:lshift.itm(7)} -attr vt d
load net {operator<<<33,true>:lshift.itm(8)} -attr vt d
load net {operator<<<33,true>:lshift.itm(9)} -attr vt d
load netBundle {operator<<<33,true>:lshift.itm} 10 {operator<<<33,true>:lshift.itm(0)} {operator<<<33,true>:lshift.itm(1)} {operator<<<33,true>:lshift.itm(2)} {operator<<<33,true>:lshift.itm(3)} {operator<<<33,true>:lshift.itm(4)} {operator<<<33,true>:lshift.itm(5)} {operator<<<33,true>:lshift.itm(6)} {operator<<<33,true>:lshift.itm(7)} {operator<<<33,true>:lshift.itm(8)} {operator<<<33,true>:lshift.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1682 -attr oid 1678 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {INNER_LOOP:k:lshift.itm#3(0)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(1)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(2)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(3)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(4)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(5)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(6)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(7)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(8)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(9)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(10)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(11)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(12)} -attr vt d
load net {INNER_LOOP:k:lshift.itm#3(13)} -attr vt d
load netBundle {INNER_LOOP:k:lshift.itm#3} 14 {INNER_LOOP:k:lshift.itm#3(0)} {INNER_LOOP:k:lshift.itm#3(1)} {INNER_LOOP:k:lshift.itm#3(2)} {INNER_LOOP:k:lshift.itm#3(3)} {INNER_LOOP:k:lshift.itm#3(4)} {INNER_LOOP:k:lshift.itm#3(5)} {INNER_LOOP:k:lshift.itm#3(6)} {INNER_LOOP:k:lshift.itm#3(7)} {INNER_LOOP:k:lshift.itm#3(8)} {INNER_LOOP:k:lshift.itm#3(9)} {INNER_LOOP:k:lshift.itm#3(10)} {INNER_LOOP:k:lshift.itm#3(11)} {INNER_LOOP:k:lshift.itm#3(12)} {INNER_LOOP:k:lshift.itm#3(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1683 -attr oid 1679 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {modulo_sub:qelse:mux.itm(0)} -attr vt d
load net {modulo_sub:qelse:mux.itm(1)} -attr vt d
load net {modulo_sub:qelse:mux.itm(2)} -attr vt d
load net {modulo_sub:qelse:mux.itm(3)} -attr vt d
load net {modulo_sub:qelse:mux.itm(4)} -attr vt d
load net {modulo_sub:qelse:mux.itm(5)} -attr vt d
load net {modulo_sub:qelse:mux.itm(6)} -attr vt d
load net {modulo_sub:qelse:mux.itm(7)} -attr vt d
load net {modulo_sub:qelse:mux.itm(8)} -attr vt d
load net {modulo_sub:qelse:mux.itm(9)} -attr vt d
load net {modulo_sub:qelse:mux.itm(10)} -attr vt d
load net {modulo_sub:qelse:mux.itm(11)} -attr vt d
load net {modulo_sub:qelse:mux.itm(12)} -attr vt d
load net {modulo_sub:qelse:mux.itm(13)} -attr vt d
load net {modulo_sub:qelse:mux.itm(14)} -attr vt d
load net {modulo_sub:qelse:mux.itm(15)} -attr vt d
load net {modulo_sub:qelse:mux.itm(16)} -attr vt d
load net {modulo_sub:qelse:mux.itm(17)} -attr vt d
load net {modulo_sub:qelse:mux.itm(18)} -attr vt d
load net {modulo_sub:qelse:mux.itm(19)} -attr vt d
load net {modulo_sub:qelse:mux.itm(20)} -attr vt d
load net {modulo_sub:qelse:mux.itm(21)} -attr vt d
load net {modulo_sub:qelse:mux.itm(22)} -attr vt d
load net {modulo_sub:qelse:mux.itm(23)} -attr vt d
load net {modulo_sub:qelse:mux.itm(24)} -attr vt d
load net {modulo_sub:qelse:mux.itm(25)} -attr vt d
load net {modulo_sub:qelse:mux.itm(26)} -attr vt d
load net {modulo_sub:qelse:mux.itm(27)} -attr vt d
load net {modulo_sub:qelse:mux.itm(28)} -attr vt d
load net {modulo_sub:qelse:mux.itm(29)} -attr vt d
load net {modulo_sub:qelse:mux.itm(30)} -attr vt d
load net {modulo_sub:qelse:mux.itm(31)} -attr vt d
load netBundle {modulo_sub:qelse:mux.itm} 32 {modulo_sub:qelse:mux.itm(0)} {modulo_sub:qelse:mux.itm(1)} {modulo_sub:qelse:mux.itm(2)} {modulo_sub:qelse:mux.itm(3)} {modulo_sub:qelse:mux.itm(4)} {modulo_sub:qelse:mux.itm(5)} {modulo_sub:qelse:mux.itm(6)} {modulo_sub:qelse:mux.itm(7)} {modulo_sub:qelse:mux.itm(8)} {modulo_sub:qelse:mux.itm(9)} {modulo_sub:qelse:mux.itm(10)} {modulo_sub:qelse:mux.itm(11)} {modulo_sub:qelse:mux.itm(12)} {modulo_sub:qelse:mux.itm(13)} {modulo_sub:qelse:mux.itm(14)} {modulo_sub:qelse:mux.itm(15)} {modulo_sub:qelse:mux.itm(16)} {modulo_sub:qelse:mux.itm(17)} {modulo_sub:qelse:mux.itm(18)} {modulo_sub:qelse:mux.itm(19)} {modulo_sub:qelse:mux.itm(20)} {modulo_sub:qelse:mux.itm(21)} {modulo_sub:qelse:mux.itm(22)} {modulo_sub:qelse:mux.itm(23)} {modulo_sub:qelse:mux.itm(24)} {modulo_sub:qelse:mux.itm(25)} {modulo_sub:qelse:mux.itm(26)} {modulo_sub:qelse:mux.itm(27)} {modulo_sub:qelse:mux.itm(28)} {modulo_sub:qelse:mux.itm(29)} {modulo_sub:qelse:mux.itm(30)} {modulo_sub:qelse:mux.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1684 -attr oid 1680 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load netBundle {z.out} 14 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1685 -attr oid 1681 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load netBundle {z.out#1} 10 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1686 -attr oid 1682 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load netBundle {z.out#2} 4 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1687 -attr oid 1683 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load net {z.out#3(10)} -attr vt d
load net {z.out#3(11)} -attr vt d
load net {z.out#3(12)} -attr vt d
load net {z.out#3(13)} -attr vt d
load net {z.out#3(14)} -attr vt d
load net {z.out#3(15)} -attr vt d
load net {z.out#3(16)} -attr vt d
load net {z.out#3(17)} -attr vt d
load net {z.out#3(18)} -attr vt d
load net {z.out#3(19)} -attr vt d
load net {z.out#3(20)} -attr vt d
load net {z.out#3(21)} -attr vt d
load net {z.out#3(22)} -attr vt d
load net {z.out#3(23)} -attr vt d
load net {z.out#3(24)} -attr vt d
load net {z.out#3(25)} -attr vt d
load net {z.out#3(26)} -attr vt d
load net {z.out#3(27)} -attr vt d
load net {z.out#3(28)} -attr vt d
load net {z.out#3(29)} -attr vt d
load net {z.out#3(30)} -attr vt d
load net {z.out#3(31)} -attr vt d
load netBundle {z.out#3} 32 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} {z.out#3(10)} {z.out#3(11)} {z.out#3(12)} {z.out#3(13)} {z.out#3(14)} {z.out#3(15)} {z.out#3(16)} {z.out#3(17)} {z.out#3(18)} {z.out#3(19)} {z.out#3(20)} {z.out#3(21)} {z.out#3(22)} {z.out#3(23)} {z.out#3(24)} {z.out#3(25)} {z.out#3(26)} {z.out#3(27)} {z.out#3(28)} {z.out#3(29)} {z.out#3(30)} {z.out#3(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1688 -attr oid 1684 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load net {z.out#4(12)} -attr vt d
load net {z.out#4(13)} -attr vt d
load net {z.out#4(14)} -attr vt d
load net {z.out#4(15)} -attr vt d
load net {z.out#4(16)} -attr vt d
load net {z.out#4(17)} -attr vt d
load net {z.out#4(18)} -attr vt d
load net {z.out#4(19)} -attr vt d
load net {z.out#4(20)} -attr vt d
load net {z.out#4(21)} -attr vt d
load net {z.out#4(22)} -attr vt d
load net {z.out#4(23)} -attr vt d
load net {z.out#4(24)} -attr vt d
load net {z.out#4(25)} -attr vt d
load net {z.out#4(26)} -attr vt d
load net {z.out#4(27)} -attr vt d
load net {z.out#4(28)} -attr vt d
load net {z.out#4(29)} -attr vt d
load net {z.out#4(30)} -attr vt d
load net {z.out#4(31)} -attr vt d
load netBundle {z.out#4} 32 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} {z.out#4(12)} {z.out#4(13)} {z.out#4(14)} {z.out#4(15)} {z.out#4(16)} {z.out#4(17)} {z.out#4(18)} {z.out#4(19)} {z.out#4(20)} {z.out#4(21)} {z.out#4(22)} {z.out#4(23)} {z.out#4(24)} {z.out#4(25)} {z.out#4(26)} {z.out#4(27)} {z.out#4(28)} {z.out#4(29)} {z.out#4(30)} {z.out#4(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1689 -attr oid 1685 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {STAGE_LOOP:i(3:0).sva(0)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(1)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(2)} -attr vt d
load net {STAGE_LOOP:i(3:0).sva(3)} -attr vt d
load netBundle {STAGE_LOOP:i(3:0).sva} 4 {STAGE_LOOP:i(3:0).sva(0)} {STAGE_LOOP:i(3:0).sva(1)} {STAGE_LOOP:i(3:0).sva(2)} {STAGE_LOOP:i(3:0).sva(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1690 -attr oid 1686 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {operator-<20,false>:acc.psp.sva(0)} -attr vt d
load net {operator-<20,false>:acc.psp.sva(1)} -attr vt d
load net {operator-<20,false>:acc.psp.sva(2)} -attr vt d
load net {operator-<20,false>:acc.psp.sva(3)} -attr vt d
load netBundle {operator-<20,false>:acc.psp.sva} 4 {operator-<20,false>:acc.psp.sva(0)} {operator-<20,false>:acc.psp.sva(1)} {operator-<20,false>:acc.psp.sva(2)} {operator-<20,false>:acc.psp.sva(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1691 -attr oid 1687 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator<<<33,true>:return(9:0).sva(0)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(1)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(2)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(3)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(4)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(5)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(6)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(7)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(8)} -attr vt d
load net {operator<<<33,true>:return(9:0).sva(9)} -attr vt d
load netBundle {operator<<<33,true>:return(9:0).sva} 10 {operator<<<33,true>:return(9:0).sva(0)} {operator<<<33,true>:return(9:0).sva(1)} {operator<<<33,true>:return(9:0).sva(2)} {operator<<<33,true>:return(9:0).sva(3)} {operator<<<33,true>:return(9:0).sva(4)} {operator<<<33,true>:return(9:0).sva(5)} {operator<<<33,true>:return(9:0).sva(6)} {operator<<<33,true>:return(9:0).sva(7)} {operator<<<33,true>:return(9:0).sva(8)} {operator<<<33,true>:return(9:0).sva(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1692 -attr oid 1688 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator>><20,false>:rshift.psp.sva(0)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(1)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(2)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(3)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(4)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(5)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(6)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(7)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(8)} -attr vt d
load net {operator>><20,false>:rshift.psp.sva(9)} -attr vt d
load netBundle {operator>><20,false>:rshift.psp.sva} 10 {operator>><20,false>:rshift.psp.sva(0)} {operator>><20,false>:rshift.psp.sva(1)} {operator>><20,false>:rshift.psp.sva(2)} {operator>><20,false>:rshift.psp.sva(3)} {operator>><20,false>:rshift.psp.sva(4)} {operator>><20,false>:rshift.psp.sva(5)} {operator>><20,false>:rshift.psp.sva(6)} {operator>><20,false>:rshift.psp.sva(7)} {operator>><20,false>:rshift.psp.sva(8)} {operator>><20,false>:rshift.psp.sva(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1693 -attr oid 1689 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {mult:res.sva(0)} -attr vt d
load net {mult:res.sva(1)} -attr vt d
load net {mult:res.sva(2)} -attr vt d
load net {mult:res.sva(3)} -attr vt d
load net {mult:res.sva(4)} -attr vt d
load net {mult:res.sva(5)} -attr vt d
load net {mult:res.sva(6)} -attr vt d
load net {mult:res.sva(7)} -attr vt d
load net {mult:res.sva(8)} -attr vt d
load net {mult:res.sva(9)} -attr vt d
load net {mult:res.sva(10)} -attr vt d
load net {mult:res.sva(11)} -attr vt d
load net {mult:res.sva(12)} -attr vt d
load net {mult:res.sva(13)} -attr vt d
load net {mult:res.sva(14)} -attr vt d
load net {mult:res.sva(15)} -attr vt d
load net {mult:res.sva(16)} -attr vt d
load net {mult:res.sva(17)} -attr vt d
load net {mult:res.sva(18)} -attr vt d
load net {mult:res.sva(19)} -attr vt d
load net {mult:res.sva(20)} -attr vt d
load net {mult:res.sva(21)} -attr vt d
load net {mult:res.sva(22)} -attr vt d
load net {mult:res.sva(23)} -attr vt d
load net {mult:res.sva(24)} -attr vt d
load net {mult:res.sva(25)} -attr vt d
load net {mult:res.sva(26)} -attr vt d
load net {mult:res.sva(27)} -attr vt d
load net {mult:res.sva(28)} -attr vt d
load net {mult:res.sva(29)} -attr vt d
load net {mult:res.sva(30)} -attr vt d
load net {mult:res.sva(31)} -attr vt d
load netBundle {mult:res.sva} 32 {mult:res.sva(0)} {mult:res.sva(1)} {mult:res.sva(2)} {mult:res.sva(3)} {mult:res.sva(4)} {mult:res.sva(5)} {mult:res.sva(6)} {mult:res.sva(7)} {mult:res.sva(8)} {mult:res.sva(9)} {mult:res.sva(10)} {mult:res.sva(11)} {mult:res.sva(12)} {mult:res.sva(13)} {mult:res.sva(14)} {mult:res.sva(15)} {mult:res.sva(16)} {mult:res.sva(17)} {mult:res.sva(18)} {mult:res.sva(19)} {mult:res.sva(20)} {mult:res.sva(21)} {mult:res.sva(22)} {mult:res.sva(23)} {mult:res.sva(24)} {mult:res.sva(25)} {mult:res.sva(26)} {mult:res.sva(27)} {mult:res.sva(28)} {mult:res.sva(29)} {mult:res.sva(30)} {mult:res.sva(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1694 -attr oid 1690 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {INNER_LOOP:k:lshift.itm(0)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(1)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(2)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(3)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(4)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(5)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(6)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(7)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(8)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(9)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(10)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(11)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(12)} -attr vt d
load net {INNER_LOOP:k:lshift.itm(13)} -attr vt d
load netBundle {INNER_LOOP:k:lshift.itm} 14 {INNER_LOOP:k:lshift.itm(0)} {INNER_LOOP:k:lshift.itm(1)} {INNER_LOOP:k:lshift.itm(2)} {INNER_LOOP:k:lshift.itm(3)} {INNER_LOOP:k:lshift.itm(4)} {INNER_LOOP:k:lshift.itm(5)} {INNER_LOOP:k:lshift.itm(6)} {INNER_LOOP:k:lshift.itm(7)} {INNER_LOOP:k:lshift.itm(8)} {INNER_LOOP:k:lshift.itm(9)} {INNER_LOOP:k:lshift.itm(10)} {INNER_LOOP:k:lshift.itm(11)} {INNER_LOOP:k:lshift.itm(12)} {INNER_LOOP:k:lshift.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1695 -attr oid 1691 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {butterFly:f2:acc.itm(0)} -attr vt d
load net {butterFly:f2:acc.itm(1)} -attr vt d
load net {butterFly:f2:acc.itm(2)} -attr vt d
load net {butterFly:f2:acc.itm(3)} -attr vt d
load netBundle {butterFly:f2:acc.itm} 4 {butterFly:f2:acc.itm(0)} {butterFly:f2:acc.itm(1)} {butterFly:f2:acc.itm(2)} {butterFly:f2:acc.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1696 -attr oid 1692 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {operator+<20,false>:acc.itm(0)} -attr vt d
load net {operator+<20,false>:acc.itm(1)} -attr vt d
load net {operator+<20,false>:acc.itm(2)} -attr vt d
load net {operator+<20,false>:acc.itm(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm} 4 {operator+<20,false>:acc.itm(0)} {operator+<20,false>:acc.itm(1)} {operator+<20,false>:acc.itm(2)} {operator+<20,false>:acc.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1697 -attr oid 1693 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>#1:acc.itm(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm} 4 {operator+<20,false>#1:acc.itm(0)} {operator+<20,false>#1:acc.itm(1)} {operator+<20,false>#1:acc.itm(2)} {operator+<20,false>#1:acc.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1698 -attr oid 1694 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {INNER_LOOP:k(13:0).sva.1(0)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(1)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(2)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(3)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(4)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(5)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(6)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(7)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(8)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(9)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(10)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(11)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(12)} -attr vt d
load net {INNER_LOOP:k(13:0).sva.1(13)} -attr vt d
load netBundle {INNER_LOOP:k(13:0).sva.1} 14 {INNER_LOOP:k(13:0).sva.1(0)} {INNER_LOOP:k(13:0).sva.1(1)} {INNER_LOOP:k(13:0).sva.1(2)} {INNER_LOOP:k(13:0).sva.1(3)} {INNER_LOOP:k(13:0).sva.1(4)} {INNER_LOOP:k(13:0).sva.1(5)} {INNER_LOOP:k(13:0).sva.1(6)} {INNER_LOOP:k(13:0).sva.1(7)} {INNER_LOOP:k(13:0).sva.1(8)} {INNER_LOOP:k(13:0).sva.1(9)} {INNER_LOOP:k(13:0).sva.1(10)} {INNER_LOOP:k(13:0).sva.1(11)} {INNER_LOOP:k(13:0).sva.1(12)} {INNER_LOOP:k(13:0).sva.1(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1699 -attr oid 1695 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {modulo_add:mux.itm.1(0)} -attr vt d
load net {modulo_add:mux.itm.1(1)} -attr vt d
load net {modulo_add:mux.itm.1(2)} -attr vt d
load net {modulo_add:mux.itm.1(3)} -attr vt d
load net {modulo_add:mux.itm.1(4)} -attr vt d
load net {modulo_add:mux.itm.1(5)} -attr vt d
load net {modulo_add:mux.itm.1(6)} -attr vt d
load net {modulo_add:mux.itm.1(7)} -attr vt d
load net {modulo_add:mux.itm.1(8)} -attr vt d
load net {modulo_add:mux.itm.1(9)} -attr vt d
load net {modulo_add:mux.itm.1(10)} -attr vt d
load net {modulo_add:mux.itm.1(11)} -attr vt d
load net {modulo_add:mux.itm.1(12)} -attr vt d
load net {modulo_add:mux.itm.1(13)} -attr vt d
load net {modulo_add:mux.itm.1(14)} -attr vt d
load net {modulo_add:mux.itm.1(15)} -attr vt d
load net {modulo_add:mux.itm.1(16)} -attr vt d
load net {modulo_add:mux.itm.1(17)} -attr vt d
load net {modulo_add:mux.itm.1(18)} -attr vt d
load net {modulo_add:mux.itm.1(19)} -attr vt d
load net {modulo_add:mux.itm.1(20)} -attr vt d
load net {modulo_add:mux.itm.1(21)} -attr vt d
load net {modulo_add:mux.itm.1(22)} -attr vt d
load net {modulo_add:mux.itm.1(23)} -attr vt d
load net {modulo_add:mux.itm.1(24)} -attr vt d
load net {modulo_add:mux.itm.1(25)} -attr vt d
load net {modulo_add:mux.itm.1(26)} -attr vt d
load net {modulo_add:mux.itm.1(27)} -attr vt d
load net {modulo_add:mux.itm.1(28)} -attr vt d
load net {modulo_add:mux.itm.1(29)} -attr vt d
load net {modulo_add:mux.itm.1(30)} -attr vt d
load net {modulo_add:mux.itm.1(31)} -attr vt d
load netBundle {modulo_add:mux.itm.1} 32 {modulo_add:mux.itm.1(0)} {modulo_add:mux.itm.1(1)} {modulo_add:mux.itm.1(2)} {modulo_add:mux.itm.1(3)} {modulo_add:mux.itm.1(4)} {modulo_add:mux.itm.1(5)} {modulo_add:mux.itm.1(6)} {modulo_add:mux.itm.1(7)} {modulo_add:mux.itm.1(8)} {modulo_add:mux.itm.1(9)} {modulo_add:mux.itm.1(10)} {modulo_add:mux.itm.1(11)} {modulo_add:mux.itm.1(12)} {modulo_add:mux.itm.1(13)} {modulo_add:mux.itm.1(14)} {modulo_add:mux.itm.1(15)} {modulo_add:mux.itm.1(16)} {modulo_add:mux.itm.1(17)} {modulo_add:mux.itm.1(18)} {modulo_add:mux.itm.1(19)} {modulo_add:mux.itm.1(20)} {modulo_add:mux.itm.1(21)} {modulo_add:mux.itm.1(22)} {modulo_add:mux.itm.1(23)} {modulo_add:mux.itm.1(24)} {modulo_add:mux.itm.1(25)} {modulo_add:mux.itm.1(26)} {modulo_add:mux.itm.1(27)} {modulo_add:mux.itm.1(28)} {modulo_add:mux.itm.1(29)} {modulo_add:mux.itm.1(30)} {modulo_add:mux.itm.1(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1700 -attr oid 1696 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.2(0)} -attr vt d
load net {modulo_add:mux.itm.2(1)} -attr vt d
load net {modulo_add:mux.itm.2(2)} -attr vt d
load net {modulo_add:mux.itm.2(3)} -attr vt d
load net {modulo_add:mux.itm.2(4)} -attr vt d
load net {modulo_add:mux.itm.2(5)} -attr vt d
load net {modulo_add:mux.itm.2(6)} -attr vt d
load net {modulo_add:mux.itm.2(7)} -attr vt d
load net {modulo_add:mux.itm.2(8)} -attr vt d
load net {modulo_add:mux.itm.2(9)} -attr vt d
load net {modulo_add:mux.itm.2(10)} -attr vt d
load net {modulo_add:mux.itm.2(11)} -attr vt d
load net {modulo_add:mux.itm.2(12)} -attr vt d
load net {modulo_add:mux.itm.2(13)} -attr vt d
load net {modulo_add:mux.itm.2(14)} -attr vt d
load net {modulo_add:mux.itm.2(15)} -attr vt d
load net {modulo_add:mux.itm.2(16)} -attr vt d
load net {modulo_add:mux.itm.2(17)} -attr vt d
load net {modulo_add:mux.itm.2(18)} -attr vt d
load net {modulo_add:mux.itm.2(19)} -attr vt d
load net {modulo_add:mux.itm.2(20)} -attr vt d
load net {modulo_add:mux.itm.2(21)} -attr vt d
load net {modulo_add:mux.itm.2(22)} -attr vt d
load net {modulo_add:mux.itm.2(23)} -attr vt d
load net {modulo_add:mux.itm.2(24)} -attr vt d
load net {modulo_add:mux.itm.2(25)} -attr vt d
load net {modulo_add:mux.itm.2(26)} -attr vt d
load net {modulo_add:mux.itm.2(27)} -attr vt d
load net {modulo_add:mux.itm.2(28)} -attr vt d
load net {modulo_add:mux.itm.2(29)} -attr vt d
load net {modulo_add:mux.itm.2(30)} -attr vt d
load net {modulo_add:mux.itm.2(31)} -attr vt d
load netBundle {modulo_add:mux.itm.2} 32 {modulo_add:mux.itm.2(0)} {modulo_add:mux.itm.2(1)} {modulo_add:mux.itm.2(2)} {modulo_add:mux.itm.2(3)} {modulo_add:mux.itm.2(4)} {modulo_add:mux.itm.2(5)} {modulo_add:mux.itm.2(6)} {modulo_add:mux.itm.2(7)} {modulo_add:mux.itm.2(8)} {modulo_add:mux.itm.2(9)} {modulo_add:mux.itm.2(10)} {modulo_add:mux.itm.2(11)} {modulo_add:mux.itm.2(12)} {modulo_add:mux.itm.2(13)} {modulo_add:mux.itm.2(14)} {modulo_add:mux.itm.2(15)} {modulo_add:mux.itm.2(16)} {modulo_add:mux.itm.2(17)} {modulo_add:mux.itm.2(18)} {modulo_add:mux.itm.2(19)} {modulo_add:mux.itm.2(20)} {modulo_add:mux.itm.2(21)} {modulo_add:mux.itm.2(22)} {modulo_add:mux.itm.2(23)} {modulo_add:mux.itm.2(24)} {modulo_add:mux.itm.2(25)} {modulo_add:mux.itm.2(26)} {modulo_add:mux.itm.2(27)} {modulo_add:mux.itm.2(28)} {modulo_add:mux.itm.2(29)} {modulo_add:mux.itm.2(30)} {modulo_add:mux.itm.2(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1701 -attr oid 1697 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.3(0)} -attr vt d
load net {modulo_add:mux.itm.3(1)} -attr vt d
load net {modulo_add:mux.itm.3(2)} -attr vt d
load net {modulo_add:mux.itm.3(3)} -attr vt d
load net {modulo_add:mux.itm.3(4)} -attr vt d
load net {modulo_add:mux.itm.3(5)} -attr vt d
load net {modulo_add:mux.itm.3(6)} -attr vt d
load net {modulo_add:mux.itm.3(7)} -attr vt d
load net {modulo_add:mux.itm.3(8)} -attr vt d
load net {modulo_add:mux.itm.3(9)} -attr vt d
load net {modulo_add:mux.itm.3(10)} -attr vt d
load net {modulo_add:mux.itm.3(11)} -attr vt d
load net {modulo_add:mux.itm.3(12)} -attr vt d
load net {modulo_add:mux.itm.3(13)} -attr vt d
load net {modulo_add:mux.itm.3(14)} -attr vt d
load net {modulo_add:mux.itm.3(15)} -attr vt d
load net {modulo_add:mux.itm.3(16)} -attr vt d
load net {modulo_add:mux.itm.3(17)} -attr vt d
load net {modulo_add:mux.itm.3(18)} -attr vt d
load net {modulo_add:mux.itm.3(19)} -attr vt d
load net {modulo_add:mux.itm.3(20)} -attr vt d
load net {modulo_add:mux.itm.3(21)} -attr vt d
load net {modulo_add:mux.itm.3(22)} -attr vt d
load net {modulo_add:mux.itm.3(23)} -attr vt d
load net {modulo_add:mux.itm.3(24)} -attr vt d
load net {modulo_add:mux.itm.3(25)} -attr vt d
load net {modulo_add:mux.itm.3(26)} -attr vt d
load net {modulo_add:mux.itm.3(27)} -attr vt d
load net {modulo_add:mux.itm.3(28)} -attr vt d
load net {modulo_add:mux.itm.3(29)} -attr vt d
load net {modulo_add:mux.itm.3(30)} -attr vt d
load net {modulo_add:mux.itm.3(31)} -attr vt d
load netBundle {modulo_add:mux.itm.3} 32 {modulo_add:mux.itm.3(0)} {modulo_add:mux.itm.3(1)} {modulo_add:mux.itm.3(2)} {modulo_add:mux.itm.3(3)} {modulo_add:mux.itm.3(4)} {modulo_add:mux.itm.3(5)} {modulo_add:mux.itm.3(6)} {modulo_add:mux.itm.3(7)} {modulo_add:mux.itm.3(8)} {modulo_add:mux.itm.3(9)} {modulo_add:mux.itm.3(10)} {modulo_add:mux.itm.3(11)} {modulo_add:mux.itm.3(12)} {modulo_add:mux.itm.3(13)} {modulo_add:mux.itm.3(14)} {modulo_add:mux.itm.3(15)} {modulo_add:mux.itm.3(16)} {modulo_add:mux.itm.3(17)} {modulo_add:mux.itm.3(18)} {modulo_add:mux.itm.3(19)} {modulo_add:mux.itm.3(20)} {modulo_add:mux.itm.3(21)} {modulo_add:mux.itm.3(22)} {modulo_add:mux.itm.3(23)} {modulo_add:mux.itm.3(24)} {modulo_add:mux.itm.3(25)} {modulo_add:mux.itm.3(26)} {modulo_add:mux.itm.3(27)} {modulo_add:mux.itm.3(28)} {modulo_add:mux.itm.3(29)} {modulo_add:mux.itm.3(30)} {modulo_add:mux.itm.3(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1702 -attr oid 1698 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.4(0)} -attr vt d
load net {modulo_add:mux.itm.4(1)} -attr vt d
load net {modulo_add:mux.itm.4(2)} -attr vt d
load net {modulo_add:mux.itm.4(3)} -attr vt d
load net {modulo_add:mux.itm.4(4)} -attr vt d
load net {modulo_add:mux.itm.4(5)} -attr vt d
load net {modulo_add:mux.itm.4(6)} -attr vt d
load net {modulo_add:mux.itm.4(7)} -attr vt d
load net {modulo_add:mux.itm.4(8)} -attr vt d
load net {modulo_add:mux.itm.4(9)} -attr vt d
load net {modulo_add:mux.itm.4(10)} -attr vt d
load net {modulo_add:mux.itm.4(11)} -attr vt d
load net {modulo_add:mux.itm.4(12)} -attr vt d
load net {modulo_add:mux.itm.4(13)} -attr vt d
load net {modulo_add:mux.itm.4(14)} -attr vt d
load net {modulo_add:mux.itm.4(15)} -attr vt d
load net {modulo_add:mux.itm.4(16)} -attr vt d
load net {modulo_add:mux.itm.4(17)} -attr vt d
load net {modulo_add:mux.itm.4(18)} -attr vt d
load net {modulo_add:mux.itm.4(19)} -attr vt d
load net {modulo_add:mux.itm.4(20)} -attr vt d
load net {modulo_add:mux.itm.4(21)} -attr vt d
load net {modulo_add:mux.itm.4(22)} -attr vt d
load net {modulo_add:mux.itm.4(23)} -attr vt d
load net {modulo_add:mux.itm.4(24)} -attr vt d
load net {modulo_add:mux.itm.4(25)} -attr vt d
load net {modulo_add:mux.itm.4(26)} -attr vt d
load net {modulo_add:mux.itm.4(27)} -attr vt d
load net {modulo_add:mux.itm.4(28)} -attr vt d
load net {modulo_add:mux.itm.4(29)} -attr vt d
load net {modulo_add:mux.itm.4(30)} -attr vt d
load net {modulo_add:mux.itm.4(31)} -attr vt d
load netBundle {modulo_add:mux.itm.4} 32 {modulo_add:mux.itm.4(0)} {modulo_add:mux.itm.4(1)} {modulo_add:mux.itm.4(2)} {modulo_add:mux.itm.4(3)} {modulo_add:mux.itm.4(4)} {modulo_add:mux.itm.4(5)} {modulo_add:mux.itm.4(6)} {modulo_add:mux.itm.4(7)} {modulo_add:mux.itm.4(8)} {modulo_add:mux.itm.4(9)} {modulo_add:mux.itm.4(10)} {modulo_add:mux.itm.4(11)} {modulo_add:mux.itm.4(12)} {modulo_add:mux.itm.4(13)} {modulo_add:mux.itm.4(14)} {modulo_add:mux.itm.4(15)} {modulo_add:mux.itm.4(16)} {modulo_add:mux.itm.4(17)} {modulo_add:mux.itm.4(18)} {modulo_add:mux.itm.4(19)} {modulo_add:mux.itm.4(20)} {modulo_add:mux.itm.4(21)} {modulo_add:mux.itm.4(22)} {modulo_add:mux.itm.4(23)} {modulo_add:mux.itm.4(24)} {modulo_add:mux.itm.4(25)} {modulo_add:mux.itm.4(26)} {modulo_add:mux.itm.4(27)} {modulo_add:mux.itm.4(28)} {modulo_add:mux.itm.4(29)} {modulo_add:mux.itm.4(30)} {modulo_add:mux.itm.4(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1703 -attr oid 1699 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {operator+<20,false>:acc.itm.1(0)} -attr vt d
load net {operator+<20,false>:acc.itm.1(1)} -attr vt d
load net {operator+<20,false>:acc.itm.1(2)} -attr vt d
load net {operator+<20,false>:acc.itm.1(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm.1} 4 {operator+<20,false>:acc.itm.1(0)} {operator+<20,false>:acc.itm.1(1)} {operator+<20,false>:acc.itm.1(2)} {operator+<20,false>:acc.itm.1(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1704 -attr oid 1700 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.2(0)} -attr vt d
load net {operator+<20,false>:acc.itm.2(1)} -attr vt d
load net {operator+<20,false>:acc.itm.2(2)} -attr vt d
load net {operator+<20,false>:acc.itm.2(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm.2} 4 {operator+<20,false>:acc.itm.2(0)} {operator+<20,false>:acc.itm.2(1)} {operator+<20,false>:acc.itm.2(2)} {operator+<20,false>:acc.itm.2(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1705 -attr oid 1701 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.3(0)} -attr vt d
load net {operator+<20,false>:acc.itm.3(1)} -attr vt d
load net {operator+<20,false>:acc.itm.3(2)} -attr vt d
load net {operator+<20,false>:acc.itm.3(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm.3} 4 {operator+<20,false>:acc.itm.3(0)} {operator+<20,false>:acc.itm.3(1)} {operator+<20,false>:acc.itm.3(2)} {operator+<20,false>:acc.itm.3(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1706 -attr oid 1702 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.4(0)} -attr vt d
load net {operator+<20,false>:acc.itm.4(1)} -attr vt d
load net {operator+<20,false>:acc.itm.4(2)} -attr vt d
load net {operator+<20,false>:acc.itm.4(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm.4} 4 {operator+<20,false>:acc.itm.4(0)} {operator+<20,false>:acc.itm.4(1)} {operator+<20,false>:acc.itm.4(2)} {operator+<20,false>:acc.itm.4(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1707 -attr oid 1703 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(0)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(1)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(2)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(3)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(4)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(5)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(6)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(7)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(8)} -attr vt d
load netBundle {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1} 9 {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(0)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(1)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(2)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(3)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(4)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(5)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(6)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(7)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1708 -attr oid 1704 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(0)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(1)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(2)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(3)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(4)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(5)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(6)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(7)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(8)} -attr vt d
load netBundle {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2} 9 {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(0)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(1)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(2)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(3)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(4)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(5)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(6)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(7)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1709 -attr oid 1705 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(0)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(1)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(2)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(3)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(4)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(5)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(6)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(7)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(8)} -attr vt d
load netBundle {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3} 9 {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(0)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(1)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(2)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(3)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(4)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(5)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(6)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(7)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1710 -attr oid 1706 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(0)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(1)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(2)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(3)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(4)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(5)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(6)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(7)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(8)} -attr vt d
load netBundle {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4} 9 {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(0)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(1)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(2)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(3)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(4)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(5)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(6)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(7)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1711 -attr oid 1707 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(0)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(1)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(2)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(3)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(4)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(5)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(6)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(7)} -attr vt d
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(8)} -attr vt d
load netBundle {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5} 9 {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(0)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(1)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(2)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(3)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(4)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(5)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(6)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(7)} {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1712 -attr oid 1708 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(0)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(1)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(2)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(3)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(4)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(5)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(6)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(7)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(8)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(9)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(10)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(11)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(12)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(13)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(14)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(15)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(16)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(17)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(18)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(19)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(20)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(21)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(22)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(23)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(24)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(25)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(26)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(27)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(28)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(29)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(30)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(31)} -attr vt d
load netBundle {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1} 32 {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(0)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(1)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(2)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(3)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(4)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(5)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(6)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(7)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(8)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(9)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(10)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(11)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(12)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(13)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(14)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(15)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(16)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(17)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(18)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(19)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(20)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(21)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(22)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(23)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(24)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(25)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(26)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(27)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(28)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(29)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(30)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1713 -attr oid 1709 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z_:asn.itm.1(0)} -attr vt d
load net {mult:z_:asn.itm.1(1)} -attr vt d
load net {mult:z_:asn.itm.1(2)} -attr vt d
load net {mult:z_:asn.itm.1(3)} -attr vt d
load net {mult:z_:asn.itm.1(4)} -attr vt d
load net {mult:z_:asn.itm.1(5)} -attr vt d
load net {mult:z_:asn.itm.1(6)} -attr vt d
load net {mult:z_:asn.itm.1(7)} -attr vt d
load net {mult:z_:asn.itm.1(8)} -attr vt d
load net {mult:z_:asn.itm.1(9)} -attr vt d
load net {mult:z_:asn.itm.1(10)} -attr vt d
load net {mult:z_:asn.itm.1(11)} -attr vt d
load net {mult:z_:asn.itm.1(12)} -attr vt d
load net {mult:z_:asn.itm.1(13)} -attr vt d
load net {mult:z_:asn.itm.1(14)} -attr vt d
load net {mult:z_:asn.itm.1(15)} -attr vt d
load net {mult:z_:asn.itm.1(16)} -attr vt d
load net {mult:z_:asn.itm.1(17)} -attr vt d
load net {mult:z_:asn.itm.1(18)} -attr vt d
load net {mult:z_:asn.itm.1(19)} -attr vt d
load net {mult:z_:asn.itm.1(20)} -attr vt d
load net {mult:z_:asn.itm.1(21)} -attr vt d
load net {mult:z_:asn.itm.1(22)} -attr vt d
load net {mult:z_:asn.itm.1(23)} -attr vt d
load net {mult:z_:asn.itm.1(24)} -attr vt d
load net {mult:z_:asn.itm.1(25)} -attr vt d
load net {mult:z_:asn.itm.1(26)} -attr vt d
load net {mult:z_:asn.itm.1(27)} -attr vt d
load net {mult:z_:asn.itm.1(28)} -attr vt d
load net {mult:z_:asn.itm.1(29)} -attr vt d
load net {mult:z_:asn.itm.1(30)} -attr vt d
load net {mult:z_:asn.itm.1(31)} -attr vt d
load netBundle {mult:z_:asn.itm.1} 32 {mult:z_:asn.itm.1(0)} {mult:z_:asn.itm.1(1)} {mult:z_:asn.itm.1(2)} {mult:z_:asn.itm.1(3)} {mult:z_:asn.itm.1(4)} {mult:z_:asn.itm.1(5)} {mult:z_:asn.itm.1(6)} {mult:z_:asn.itm.1(7)} {mult:z_:asn.itm.1(8)} {mult:z_:asn.itm.1(9)} {mult:z_:asn.itm.1(10)} {mult:z_:asn.itm.1(11)} {mult:z_:asn.itm.1(12)} {mult:z_:asn.itm.1(13)} {mult:z_:asn.itm.1(14)} {mult:z_:asn.itm.1(15)} {mult:z_:asn.itm.1(16)} {mult:z_:asn.itm.1(17)} {mult:z_:asn.itm.1(18)} {mult:z_:asn.itm.1(19)} {mult:z_:asn.itm.1(20)} {mult:z_:asn.itm.1(21)} {mult:z_:asn.itm.1(22)} {mult:z_:asn.itm.1(23)} {mult:z_:asn.itm.1(24)} {mult:z_:asn.itm.1(25)} {mult:z_:asn.itm.1(26)} {mult:z_:asn.itm.1(27)} {mult:z_:asn.itm.1(28)} {mult:z_:asn.itm.1(29)} {mult:z_:asn.itm.1(30)} {mult:z_:asn.itm.1(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1714 -attr oid 1710 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {operator+<20,false>#1:acc.itm.1(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm.1(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm.1(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm.1(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm.1} 4 {operator+<20,false>#1:acc.itm.1(0)} {operator+<20,false>#1:acc.itm.1(1)} {operator+<20,false>#1:acc.itm.1(2)} {operator+<20,false>#1:acc.itm.1(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1715 -attr oid 1711 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.2(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm.2(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm.2(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm.2(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm.2} 4 {operator+<20,false>#1:acc.itm.2(0)} {operator+<20,false>#1:acc.itm.2(1)} {operator+<20,false>#1:acc.itm.2(2)} {operator+<20,false>#1:acc.itm.2(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1716 -attr oid 1712 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.3(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm.3(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm.3(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm.3(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm.3} 4 {operator+<20,false>#1:acc.itm.3(0)} {operator+<20,false>#1:acc.itm.3(1)} {operator+<20,false>#1:acc.itm.3(2)} {operator+<20,false>#1:acc.itm.3(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1717 -attr oid 1713 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.4(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm.4(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm.4(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm.4(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm.4} 4 {operator+<20,false>#1:acc.itm.4(0)} {operator+<20,false>#1:acc.itm.4(1)} {operator+<20,false>#1:acc.itm.4(2)} {operator+<20,false>#1:acc.itm.4(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1718 -attr oid 1714 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.5(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm.5(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm.5(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm.5(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm.5} 4 {operator+<20,false>#1:acc.itm.5(0)} {operator+<20,false>#1:acc.itm.5(1)} {operator+<20,false>#1:acc.itm.5(2)} {operator+<20,false>#1:acc.itm.5(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1719 -attr oid 1715 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(0)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(1)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(2)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(3)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(4)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(5)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(6)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(7)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(8)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(9)} -attr vt d
load netBundle {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1} 10 {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(0)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(1)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(2)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(3)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(4)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(5)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(6)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(7)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(8)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1720 -attr oid 1716 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(0)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(1)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(2)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(3)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(4)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(5)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(6)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(7)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(8)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(9)} -attr vt d
load netBundle {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2} 10 {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(0)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(1)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(2)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(3)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(4)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(5)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(6)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(7)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(8)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1721 -attr oid 1717 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(0)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(1)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(2)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(3)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(4)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(5)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(6)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(7)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(8)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(9)} -attr vt d
load netBundle {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3} 10 {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(0)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(1)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(2)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(3)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(4)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(5)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(6)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(7)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(8)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1722 -attr oid 1718 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(0)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(1)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(2)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(3)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(4)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(5)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(6)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(7)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(8)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(9)} -attr vt d
load netBundle {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4} 10 {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(0)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(1)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(2)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(3)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(4)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(5)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(6)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(7)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(8)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1723 -attr oid 1719 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(0)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(1)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(2)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(3)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(4)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(5)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(6)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(7)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(8)} -attr vt d
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(9)} -attr vt d
load netBundle {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5} 10 {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(0)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(1)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(2)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(3)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(4)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(5)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(6)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(7)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(8)} {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1724 -attr oid 1720 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {INNER_LOOP:j(9:0).sva(8:0)(0)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(1)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(2)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(3)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(4)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(5)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(6)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(7)} -attr vt d
load net {INNER_LOOP:j(9:0).sva(8:0)(8)} -attr vt d
load netBundle {INNER_LOOP:j(9:0).sva(8:0)} 9 {INNER_LOOP:j(9:0).sva(8:0)(0)} {INNER_LOOP:j(9:0).sva(8:0)(1)} {INNER_LOOP:j(9:0).sva(8:0)(2)} {INNER_LOOP:j(9:0).sva(8:0)(3)} {INNER_LOOP:j(9:0).sva(8:0)(4)} {INNER_LOOP:j(9:0).sva(8:0)(5)} {INNER_LOOP:j(9:0).sva(8:0)(6)} {INNER_LOOP:j(9:0).sva(8:0)(7)} {INNER_LOOP:j(9:0).sva(8:0)(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1725 -attr oid 1721 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:idx1:acc.psp.sva#1(0)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(1)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(2)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(3)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(4)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(5)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(6)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(7)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(8)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(9)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(10)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(11)} -attr vt d
load net {INNER_LOOP:idx1:acc.psp.sva#1(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:acc.psp.sva#1} 13 {INNER_LOOP:idx1:acc.psp.sva#1(0)} {INNER_LOOP:idx1:acc.psp.sva#1(1)} {INNER_LOOP:idx1:acc.psp.sva#1(2)} {INNER_LOOP:idx1:acc.psp.sva#1(3)} {INNER_LOOP:idx1:acc.psp.sva#1(4)} {INNER_LOOP:idx1:acc.psp.sva#1(5)} {INNER_LOOP:idx1:acc.psp.sva#1(6)} {INNER_LOOP:idx1:acc.psp.sva#1(7)} {INNER_LOOP:idx1:acc.psp.sva#1(8)} {INNER_LOOP:idx1:acc.psp.sva#1(9)} {INNER_LOOP:idx1:acc.psp.sva#1(10)} {INNER_LOOP:idx1:acc.psp.sva#1(11)} {INNER_LOOP:idx1:acc.psp.sva#1(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1726 -attr oid 1722 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {butterFly:idx2(13:0).sva#1(0)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(1)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(2)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(3)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(4)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(5)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(6)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(7)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(8)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(9)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(10)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(11)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(12)} -attr vt d
load net {butterFly:idx2(13:0).sva#1(13)} -attr vt d
load netBundle {butterFly:idx2(13:0).sva#1} 14 {butterFly:idx2(13:0).sva#1(0)} {butterFly:idx2(13:0).sva#1(1)} {butterFly:idx2(13:0).sva#1(2)} {butterFly:idx2(13:0).sva#1(3)} {butterFly:idx2(13:0).sva#1(4)} {butterFly:idx2(13:0).sva#1(5)} {butterFly:idx2(13:0).sva#1(6)} {butterFly:idx2(13:0).sva#1(7)} {butterFly:idx2(13:0).sva#1(8)} {butterFly:idx2(13:0).sva#1(9)} {butterFly:idx2(13:0).sva#1(10)} {butterFly:idx2(13:0).sva#1(11)} {butterFly:idx2(13:0).sva#1(12)} {butterFly:idx2(13:0).sva#1(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1727 -attr oid 1723 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva(9:0)(0)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(1)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(2)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(3)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(4)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(5)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(6)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(7)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(8)} -attr vt d
load net {butterFly:idx2(13:0).sva(9:0)(9)} -attr vt d
load netBundle {butterFly:idx2(13:0).sva(9:0)} 10 {butterFly:idx2(13:0).sva(9:0)(0)} {butterFly:idx2(13:0).sva(9:0)(1)} {butterFly:idx2(13:0).sva(9:0)(2)} {butterFly:idx2(13:0).sva(9:0)(3)} {butterFly:idx2(13:0).sva(9:0)(4)} {butterFly:idx2(13:0).sva(9:0)(5)} {butterFly:idx2(13:0).sva(9:0)(6)} {butterFly:idx2(13:0).sva(9:0)(7)} {butterFly:idx2(13:0).sva(9:0)(8)} {butterFly:idx2(13:0).sva(9:0)(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1728 -attr oid 1724 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {for:i:for:i:and.itm(0)} -attr vt d
load net {for:i:for:i:and.itm(1)} -attr vt d
load net {for:i:for:i:and.itm(2)} -attr vt d
load net {for:i:for:i:and.itm(3)} -attr vt d
load net {for:i:for:i:and.itm(4)} -attr vt d
load net {for:i:for:i:and.itm(5)} -attr vt d
load net {for:i:for:i:and.itm(6)} -attr vt d
load net {for:i:for:i:and.itm(7)} -attr vt d
load net {for:i:for:i:and.itm(8)} -attr vt d
load net {for:i:for:i:and.itm(9)} -attr vt d
load netBundle {for:i:for:i:and.itm} 10 {for:i:for:i:and.itm(0)} {for:i:for:i:and.itm(1)} {for:i:for:i:and.itm(2)} {for:i:for:i:and.itm(3)} {for:i:for:i:and.itm(4)} {for:i:for:i:and.itm(5)} {for:i:for:i:and.itm(6)} {for:i:for:i:and.itm(7)} {for:i:for:i:and.itm(8)} {for:i:for:i:and.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1729 -attr oid 1725 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(0)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(1)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(2)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(3)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(4)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(5)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(6)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(7)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(8)} -attr vt d
load net {for:i:slc(for:i(10:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {for:i:slc(for:i(10:0).sva#1)(9-0).itm} 10 {for:i:slc(for:i(10:0).sva#1)(9-0).itm(0)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(1)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(2)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(3)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(4)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(5)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(6)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(7)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(8)} {for:i:slc(for:i(10:0).sva#1)(9-0).itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1730 -attr oid 1726 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i:exs.itm(0)} -attr vt d
load net {for:i:exs.itm(1)} -attr vt d
load net {for:i:exs.itm(2)} -attr vt d
load net {for:i:exs.itm(3)} -attr vt d
load net {for:i:exs.itm(4)} -attr vt d
load net {for:i:exs.itm(5)} -attr vt d
load net {for:i:exs.itm(6)} -attr vt d
load net {for:i:exs.itm(7)} -attr vt d
load net {for:i:exs.itm(8)} -attr vt d
load net {for:i:exs.itm(9)} -attr vt d
load netBundle {for:i:exs.itm} 10 {for:i:exs.itm(0)} {for:i:exs.itm(1)} {for:i:exs.itm(2)} {for:i:exs.itm(3)} {for:i:exs.itm(4)} {for:i:exs.itm(5)} {for:i:exs.itm(6)} {for:i:exs.itm(7)} {for:i:exs.itm(8)} {for:i:exs.itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1731 -attr oid 1727 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {for:mux#4.itm(0)} -attr vt d
load net {for:mux#4.itm(1)} -attr vt d
load net {for:mux#4.itm(2)} -attr vt d
load net {for:mux#4.itm(3)} -attr vt d
load net {for:mux#4.itm(4)} -attr vt d
load net {for:mux#4.itm(5)} -attr vt d
load net {for:mux#4.itm(6)} -attr vt d
load net {for:mux#4.itm(7)} -attr vt d
load net {for:mux#4.itm(8)} -attr vt d
load netBundle {for:mux#4.itm} 9 {for:mux#4.itm(0)} {for:mux#4.itm(1)} {for:mux#4.itm(2)} {for:mux#4.itm(3)} {for:mux#4.itm(4)} {for:mux#4.itm(5)} {for:mux#4.itm(6)} {for:mux#4.itm(7)} {for:mux#4.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1732 -attr oid 1728 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(0)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(1)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(2)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(3)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(4)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(5)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(6)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(7)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(8)} -attr vt d
load netBundle {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm} 9 {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(0)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(1)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(2)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(3)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(4)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(5)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(6)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(7)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1733 -attr oid 1729 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(0)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(1)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(2)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(3)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(4)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(5)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(6)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(7)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(8)} -attr vt d
load netBundle {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm} 9 {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(0)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(1)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(2)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(3)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(4)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(5)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(6)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(7)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1734 -attr oid 1730 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {for:mux#6.itm(0)} -attr vt d
load net {for:mux#6.itm(1)} -attr vt d
load net {for:mux#6.itm(2)} -attr vt d
load net {for:mux#6.itm(3)} -attr vt d
load netBundle {for:mux#6.itm} 4 {for:mux#6.itm(0)} {for:mux#6.itm(1)} {for:mux#6.itm(2)} {for:mux#6.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1735 -attr oid 1731 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {butterFly:f1:acc.itm(0)} -attr vt d
load net {butterFly:f1:acc.itm(1)} -attr vt d
load net {butterFly:f1:acc.itm(2)} -attr vt d
load net {butterFly:f1:acc.itm(3)} -attr vt d
load netBundle {butterFly:f1:acc.itm} 4 {butterFly:f1:acc.itm(0)} {butterFly:f1:acc.itm(1)} {butterFly:f1:acc.itm(2)} {butterFly:f1:acc.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1736 -attr oid 1732 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(0)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(1)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(2)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(3)} -attr vt d
load netBundle {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm} 4 {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(0)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(1)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(2)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1737 -attr oid 1733 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm}
load net {for:mux1h#5.itm(0)} -attr vt d
load net {for:mux1h#5.itm(1)} -attr vt d
load net {for:mux1h#5.itm(2)} -attr vt d
load net {for:mux1h#5.itm(3)} -attr vt d
load net {for:mux1h#5.itm(4)} -attr vt d
load net {for:mux1h#5.itm(5)} -attr vt d
load net {for:mux1h#5.itm(6)} -attr vt d
load net {for:mux1h#5.itm(7)} -attr vt d
load net {for:mux1h#5.itm(8)} -attr vt d
load netBundle {for:mux1h#5.itm} 9 {for:mux1h#5.itm(0)} {for:mux1h#5.itm(1)} {for:mux1h#5.itm(2)} {for:mux1h#5.itm(3)} {for:mux1h#5.itm(4)} {for:mux1h#5.itm(5)} {for:mux1h#5.itm(6)} {for:mux1h#5.itm(7)} {for:mux1h#5.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1738 -attr oid 1734 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(0)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(1)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(2)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(3)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(4)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(5)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(6)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(7)} -attr vt d
load net {for:slc(vec:rsci.s_raddr.core)(9-1).itm(8)} -attr vt d
load netBundle {for:slc(vec:rsci.s_raddr.core)(9-1).itm} 9 {for:slc(vec:rsci.s_raddr.core)(9-1).itm(0)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(1)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(2)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(3)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(4)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(5)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(6)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(7)} {for:slc(vec:rsci.s_raddr.core)(9-1).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1739 -attr oid 1735 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(0)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(1)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(2)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(3)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(4)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(5)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(6)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(7)} -attr vt d
load net {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(8)} -attr vt d
load netBundle {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm} 9 {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(0)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(1)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(2)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(3)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(4)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(5)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(6)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(7)} {butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1740 -attr oid 1736 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(0)} -attr vt d
load net {operator+<20,false>:operator+<20,false>:and.itm(1)} -attr vt d
load net {operator+<20,false>:operator+<20,false>:and.itm(2)} -attr vt d
load net {operator+<20,false>:operator+<20,false>:and.itm(3)} -attr vt d
load netBundle {operator+<20,false>:operator+<20,false>:and.itm} 4 {operator+<20,false>:operator+<20,false>:and.itm(0)} {operator+<20,false>:operator+<20,false>:and.itm(1)} {operator+<20,false>:operator+<20,false>:and.itm(2)} {operator+<20,false>:operator+<20,false>:and.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1741 -attr oid 1737 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:mux#5.itm(0)} -attr vt d
load net {operator+<20,false>:mux#5.itm(1)} -attr vt d
load net {operator+<20,false>:mux#5.itm(2)} -attr vt d
load net {operator+<20,false>:mux#5.itm(3)} -attr vt d
load netBundle {operator+<20,false>:mux#5.itm} 4 {operator+<20,false>:mux#5.itm(0)} {operator+<20,false>:mux#5.itm(1)} {operator+<20,false>:mux#5.itm(2)} {operator+<20,false>:mux#5.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1742 -attr oid 1738 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:exs.itm(0)} -attr vt d
load net {operator+<20,false>:exs.itm(1)} -attr vt d
load net {operator+<20,false>:exs.itm(2)} -attr vt d
load net {operator+<20,false>:exs.itm(3)} -attr vt d
load netBundle {operator+<20,false>:exs.itm} 4 {operator+<20,false>:exs.itm(0)} {operator+<20,false>:exs.itm(1)} {operator+<20,false>:exs.itm(2)} {operator+<20,false>:exs.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1743 -attr oid 1739 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:exs.itm}
load net {for:mux1h#10.itm(0)} -attr vt d
load net {for:mux1h#10.itm(1)} -attr vt d
load net {for:mux1h#10.itm(2)} -attr vt d
load net {for:mux1h#10.itm(3)} -attr vt d
load net {for:mux1h#10.itm(4)} -attr vt d
load net {for:mux1h#10.itm(5)} -attr vt d
load net {for:mux1h#10.itm(6)} -attr vt d
load net {for:mux1h#10.itm(7)} -attr vt d
load net {for:mux1h#10.itm(8)} -attr vt d
load net {for:mux1h#10.itm(9)} -attr vt d
load net {for:mux1h#10.itm(10)} -attr vt d
load net {for:mux1h#10.itm(11)} -attr vt d
load net {for:mux1h#10.itm(12)} -attr vt d
load net {for:mux1h#10.itm(13)} -attr vt d
load net {for:mux1h#10.itm(14)} -attr vt d
load net {for:mux1h#10.itm(15)} -attr vt d
load net {for:mux1h#10.itm(16)} -attr vt d
load net {for:mux1h#10.itm(17)} -attr vt d
load net {for:mux1h#10.itm(18)} -attr vt d
load net {for:mux1h#10.itm(19)} -attr vt d
load net {for:mux1h#10.itm(20)} -attr vt d
load net {for:mux1h#10.itm(21)} -attr vt d
load net {for:mux1h#10.itm(22)} -attr vt d
load net {for:mux1h#10.itm(23)} -attr vt d
load net {for:mux1h#10.itm(24)} -attr vt d
load net {for:mux1h#10.itm(25)} -attr vt d
load net {for:mux1h#10.itm(26)} -attr vt d
load net {for:mux1h#10.itm(27)} -attr vt d
load net {for:mux1h#10.itm(28)} -attr vt d
load net {for:mux1h#10.itm(29)} -attr vt d
load net {for:mux1h#10.itm(30)} -attr vt d
load net {for:mux1h#10.itm(31)} -attr vt d
load netBundle {for:mux1h#10.itm} 32 {for:mux1h#10.itm(0)} {for:mux1h#10.itm(1)} {for:mux1h#10.itm(2)} {for:mux1h#10.itm(3)} {for:mux1h#10.itm(4)} {for:mux1h#10.itm(5)} {for:mux1h#10.itm(6)} {for:mux1h#10.itm(7)} {for:mux1h#10.itm(8)} {for:mux1h#10.itm(9)} {for:mux1h#10.itm(10)} {for:mux1h#10.itm(11)} {for:mux1h#10.itm(12)} {for:mux1h#10.itm(13)} {for:mux1h#10.itm(14)} {for:mux1h#10.itm(15)} {for:mux1h#10.itm(16)} {for:mux1h#10.itm(17)} {for:mux1h#10.itm(18)} {for:mux1h#10.itm(19)} {for:mux1h#10.itm(20)} {for:mux1h#10.itm(21)} {for:mux1h#10.itm(22)} {for:mux1h#10.itm(23)} {for:mux1h#10.itm(24)} {for:mux1h#10.itm(25)} {for:mux1h#10.itm(26)} {for:mux1h#10.itm(27)} {for:mux1h#10.itm(28)} {for:mux1h#10.itm(29)} {for:mux1h#10.itm(30)} {for:mux1h#10.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1744 -attr oid 1740 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(0)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(1)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(2)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(3)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(4)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(5)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(6)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(7)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(8)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm} 10 {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(0)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(1)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(2)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(3)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(4)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(5)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(6)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(7)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(8)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1745 -attr oid 1741 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(0)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(1)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(2)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(3)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(4)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(5)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(6)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(7)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0).itm(8)} -attr vt d
load netBundle {operator>><20,false>:slc(z.out#1)(8-0).itm} 9 {operator>><20,false>:slc(z.out#1)(8-0).itm(0)} {operator>><20,false>:slc(z.out#1)(8-0).itm(1)} {operator>><20,false>:slc(z.out#1)(8-0).itm(2)} {operator>><20,false>:slc(z.out#1)(8-0).itm(3)} {operator>><20,false>:slc(z.out#1)(8-0).itm(4)} {operator>><20,false>:slc(z.out#1)(8-0).itm(5)} {operator>><20,false>:slc(z.out#1)(8-0).itm(6)} {operator>><20,false>:slc(z.out#1)(8-0).itm(7)} {operator>><20,false>:slc(z.out#1)(8-0).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1746 -attr oid 1742 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {for:slc(z.out)(10-0).itm(0)} -attr vt d
load net {for:slc(z.out)(10-0).itm(1)} -attr vt d
load net {for:slc(z.out)(10-0).itm(2)} -attr vt d
load net {for:slc(z.out)(10-0).itm(3)} -attr vt d
load net {for:slc(z.out)(10-0).itm(4)} -attr vt d
load net {for:slc(z.out)(10-0).itm(5)} -attr vt d
load net {for:slc(z.out)(10-0).itm(6)} -attr vt d
load net {for:slc(z.out)(10-0).itm(7)} -attr vt d
load net {for:slc(z.out)(10-0).itm(8)} -attr vt d
load net {for:slc(z.out)(10-0).itm(9)} -attr vt d
load net {for:slc(z.out)(10-0).itm(10)} -attr vt d
load netBundle {for:slc(z.out)(10-0).itm} 11 {for:slc(z.out)(10-0).itm(0)} {for:slc(z.out)(10-0).itm(1)} {for:slc(z.out)(10-0).itm(2)} {for:slc(z.out)(10-0).itm(3)} {for:slc(z.out)(10-0).itm(4)} {for:slc(z.out)(10-0).itm(5)} {for:slc(z.out)(10-0).itm(6)} {for:slc(z.out)(10-0).itm(7)} {for:slc(z.out)(10-0).itm(8)} {for:slc(z.out)(10-0).itm(9)} {for:slc(z.out)(10-0).itm(10)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1747 -attr oid 1743 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -attr vt d
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr vt d
load netBundle {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm} 4 {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1748 -attr oid 1744 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {INNER_LOOP:tf:mux#2.itm(0)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(1)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(2)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(3)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(4)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(5)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(6)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(7)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(8)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(9)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(10)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(11)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(12)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(13)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(14)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(15)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(16)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(17)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(18)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(19)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(20)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(21)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(22)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(23)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(24)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(25)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(26)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(27)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(28)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(29)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(30)} -attr vt d
load net {INNER_LOOP:tf:mux#2.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf:mux#2.itm} 32 {INNER_LOOP:tf:mux#2.itm(0)} {INNER_LOOP:tf:mux#2.itm(1)} {INNER_LOOP:tf:mux#2.itm(2)} {INNER_LOOP:tf:mux#2.itm(3)} {INNER_LOOP:tf:mux#2.itm(4)} {INNER_LOOP:tf:mux#2.itm(5)} {INNER_LOOP:tf:mux#2.itm(6)} {INNER_LOOP:tf:mux#2.itm(7)} {INNER_LOOP:tf:mux#2.itm(8)} {INNER_LOOP:tf:mux#2.itm(9)} {INNER_LOOP:tf:mux#2.itm(10)} {INNER_LOOP:tf:mux#2.itm(11)} {INNER_LOOP:tf:mux#2.itm(12)} {INNER_LOOP:tf:mux#2.itm(13)} {INNER_LOOP:tf:mux#2.itm(14)} {INNER_LOOP:tf:mux#2.itm(15)} {INNER_LOOP:tf:mux#2.itm(16)} {INNER_LOOP:tf:mux#2.itm(17)} {INNER_LOOP:tf:mux#2.itm(18)} {INNER_LOOP:tf:mux#2.itm(19)} {INNER_LOOP:tf:mux#2.itm(20)} {INNER_LOOP:tf:mux#2.itm(21)} {INNER_LOOP:tf:mux#2.itm(22)} {INNER_LOOP:tf:mux#2.itm(23)} {INNER_LOOP:tf:mux#2.itm(24)} {INNER_LOOP:tf:mux#2.itm(25)} {INNER_LOOP:tf:mux#2.itm(26)} {INNER_LOOP:tf:mux#2.itm(27)} {INNER_LOOP:tf:mux#2.itm(28)} {INNER_LOOP:tf:mux#2.itm(29)} {INNER_LOOP:tf:mux#2.itm(30)} {INNER_LOOP:tf:mux#2.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1749 -attr oid 1745 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {butterFly:f1:mux.itm(0)} -attr vt d
load net {butterFly:f1:mux.itm(1)} -attr vt d
load net {butterFly:f1:mux.itm(2)} -attr vt d
load net {butterFly:f1:mux.itm(3)} -attr vt d
load net {butterFly:f1:mux.itm(4)} -attr vt d
load net {butterFly:f1:mux.itm(5)} -attr vt d
load net {butterFly:f1:mux.itm(6)} -attr vt d
load net {butterFly:f1:mux.itm(7)} -attr vt d
load net {butterFly:f1:mux.itm(8)} -attr vt d
load net {butterFly:f1:mux.itm(9)} -attr vt d
load net {butterFly:f1:mux.itm(10)} -attr vt d
load net {butterFly:f1:mux.itm(11)} -attr vt d
load net {butterFly:f1:mux.itm(12)} -attr vt d
load net {butterFly:f1:mux.itm(13)} -attr vt d
load net {butterFly:f1:mux.itm(14)} -attr vt d
load net {butterFly:f1:mux.itm(15)} -attr vt d
load net {butterFly:f1:mux.itm(16)} -attr vt d
load net {butterFly:f1:mux.itm(17)} -attr vt d
load net {butterFly:f1:mux.itm(18)} -attr vt d
load net {butterFly:f1:mux.itm(19)} -attr vt d
load net {butterFly:f1:mux.itm(20)} -attr vt d
load net {butterFly:f1:mux.itm(21)} -attr vt d
load net {butterFly:f1:mux.itm(22)} -attr vt d
load net {butterFly:f1:mux.itm(23)} -attr vt d
load net {butterFly:f1:mux.itm(24)} -attr vt d
load net {butterFly:f1:mux.itm(25)} -attr vt d
load net {butterFly:f1:mux.itm(26)} -attr vt d
load net {butterFly:f1:mux.itm(27)} -attr vt d
load net {butterFly:f1:mux.itm(28)} -attr vt d
load net {butterFly:f1:mux.itm(29)} -attr vt d
load net {butterFly:f1:mux.itm(30)} -attr vt d
load net {butterFly:f1:mux.itm(31)} -attr vt d
load netBundle {butterFly:f1:mux.itm} 32 {butterFly:f1:mux.itm(0)} {butterFly:f1:mux.itm(1)} {butterFly:f1:mux.itm(2)} {butterFly:f1:mux.itm(3)} {butterFly:f1:mux.itm(4)} {butterFly:f1:mux.itm(5)} {butterFly:f1:mux.itm(6)} {butterFly:f1:mux.itm(7)} {butterFly:f1:mux.itm(8)} {butterFly:f1:mux.itm(9)} {butterFly:f1:mux.itm(10)} {butterFly:f1:mux.itm(11)} {butterFly:f1:mux.itm(12)} {butterFly:f1:mux.itm(13)} {butterFly:f1:mux.itm(14)} {butterFly:f1:mux.itm(15)} {butterFly:f1:mux.itm(16)} {butterFly:f1:mux.itm(17)} {butterFly:f1:mux.itm(18)} {butterFly:f1:mux.itm(19)} {butterFly:f1:mux.itm(20)} {butterFly:f1:mux.itm(21)} {butterFly:f1:mux.itm(22)} {butterFly:f1:mux.itm(23)} {butterFly:f1:mux.itm(24)} {butterFly:f1:mux.itm(25)} {butterFly:f1:mux.itm(26)} {butterFly:f1:mux.itm(27)} {butterFly:f1:mux.itm(28)} {butterFly:f1:mux.itm(29)} {butterFly:f1:mux.itm(30)} {butterFly:f1:mux.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1750 -attr oid 1746 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:acc#1.itm(0)} -attr vt d
load net {butterFly:acc#1.itm(1)} -attr vt d
load net {butterFly:acc#1.itm(2)} -attr vt d
load net {butterFly:acc#1.itm(3)} -attr vt d
load net {butterFly:acc#1.itm(4)} -attr vt d
load net {butterFly:acc#1.itm(5)} -attr vt d
load net {butterFly:acc#1.itm(6)} -attr vt d
load net {butterFly:acc#1.itm(7)} -attr vt d
load net {butterFly:acc#1.itm(8)} -attr vt d
load net {butterFly:acc#1.itm(9)} -attr vt d
load net {butterFly:acc#1.itm(10)} -attr vt d
load net {butterFly:acc#1.itm(11)} -attr vt d
load net {butterFly:acc#1.itm(12)} -attr vt d
load net {butterFly:acc#1.itm(13)} -attr vt d
load net {butterFly:acc#1.itm(14)} -attr vt d
load net {butterFly:acc#1.itm(15)} -attr vt d
load net {butterFly:acc#1.itm(16)} -attr vt d
load net {butterFly:acc#1.itm(17)} -attr vt d
load net {butterFly:acc#1.itm(18)} -attr vt d
load net {butterFly:acc#1.itm(19)} -attr vt d
load net {butterFly:acc#1.itm(20)} -attr vt d
load net {butterFly:acc#1.itm(21)} -attr vt d
load net {butterFly:acc#1.itm(22)} -attr vt d
load net {butterFly:acc#1.itm(23)} -attr vt d
load net {butterFly:acc#1.itm(24)} -attr vt d
load net {butterFly:acc#1.itm(25)} -attr vt d
load net {butterFly:acc#1.itm(26)} -attr vt d
load net {butterFly:acc#1.itm(27)} -attr vt d
load net {butterFly:acc#1.itm(28)} -attr vt d
load net {butterFly:acc#1.itm(29)} -attr vt d
load net {butterFly:acc#1.itm(30)} -attr vt d
load net {butterFly:acc#1.itm(31)} -attr vt d
load netBundle {butterFly:acc#1.itm} 32 {butterFly:acc#1.itm(0)} {butterFly:acc#1.itm(1)} {butterFly:acc#1.itm(2)} {butterFly:acc#1.itm(3)} {butterFly:acc#1.itm(4)} {butterFly:acc#1.itm(5)} {butterFly:acc#1.itm(6)} {butterFly:acc#1.itm(7)} {butterFly:acc#1.itm(8)} {butterFly:acc#1.itm(9)} {butterFly:acc#1.itm(10)} {butterFly:acc#1.itm(11)} {butterFly:acc#1.itm(12)} {butterFly:acc#1.itm(13)} {butterFly:acc#1.itm(14)} {butterFly:acc#1.itm(15)} {butterFly:acc#1.itm(16)} {butterFly:acc#1.itm(17)} {butterFly:acc#1.itm(18)} {butterFly:acc#1.itm(19)} {butterFly:acc#1.itm(20)} {butterFly:acc#1.itm(21)} {butterFly:acc#1.itm(22)} {butterFly:acc#1.itm(23)} {butterFly:acc#1.itm(24)} {butterFly:acc#1.itm(25)} {butterFly:acc#1.itm(26)} {butterFly:acc#1.itm(27)} {butterFly:acc#1.itm(28)} {butterFly:acc#1.itm(29)} {butterFly:acc#1.itm(30)} {butterFly:acc#1.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1751 -attr oid 1747 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {INNER_LOOP:k:mux.itm(0)} -attr vt d
load net {INNER_LOOP:k:mux.itm(1)} -attr vt d
load net {INNER_LOOP:k:mux.itm(2)} -attr vt d
load net {INNER_LOOP:k:mux.itm(3)} -attr vt d
load net {INNER_LOOP:k:mux.itm(4)} -attr vt d
load net {INNER_LOOP:k:mux.itm(5)} -attr vt d
load net {INNER_LOOP:k:mux.itm(6)} -attr vt d
load net {INNER_LOOP:k:mux.itm(7)} -attr vt d
load net {INNER_LOOP:k:mux.itm(8)} -attr vt d
load net {INNER_LOOP:k:mux.itm(9)} -attr vt d
load net {INNER_LOOP:k:mux.itm(10)} -attr vt d
load net {INNER_LOOP:k:mux.itm(11)} -attr vt d
load net {INNER_LOOP:k:mux.itm(12)} -attr vt d
load net {INNER_LOOP:k:mux.itm(13)} -attr vt d
load netBundle {INNER_LOOP:k:mux.itm} 14 {INNER_LOOP:k:mux.itm(0)} {INNER_LOOP:k:mux.itm(1)} {INNER_LOOP:k:mux.itm(2)} {INNER_LOOP:k:mux.itm(3)} {INNER_LOOP:k:mux.itm(4)} {INNER_LOOP:k:mux.itm(5)} {INNER_LOOP:k:mux.itm(6)} {INNER_LOOP:k:mux.itm(7)} {INNER_LOOP:k:mux.itm(8)} {INNER_LOOP:k:mux.itm(9)} {INNER_LOOP:k:mux.itm(10)} {INNER_LOOP:k:mux.itm(11)} {INNER_LOOP:k:mux.itm(12)} {INNER_LOOP:k:mux.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1752 -attr oid 1748 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:conc#4.itm(0)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(1)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(2)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(3)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(4)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(5)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(6)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(7)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(8)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(9)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(10)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(11)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(12)} -attr vt d
load net {INNER_LOOP:k:conc#4.itm(13)} -attr vt d
load netBundle {INNER_LOOP:k:conc#4.itm} 14 {INNER_LOOP:k:conc#4.itm(0)} {INNER_LOOP:k:conc#4.itm(1)} {INNER_LOOP:k:conc#4.itm(2)} {INNER_LOOP:k:conc#4.itm(3)} {INNER_LOOP:k:conc#4.itm(4)} {INNER_LOOP:k:conc#4.itm(5)} {INNER_LOOP:k:conc#4.itm(6)} {INNER_LOOP:k:conc#4.itm(7)} {INNER_LOOP:k:conc#4.itm(8)} {INNER_LOOP:k:conc#4.itm(9)} {INNER_LOOP:k:conc#4.itm(10)} {INNER_LOOP:k:conc#4.itm(11)} {INNER_LOOP:k:conc#4.itm(12)} {INNER_LOOP:k:conc#4.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1753 -attr oid 1749 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(0)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(1)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(2)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(3)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(4)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(5)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(6)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(7)} -attr vt d
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(8)} -attr vt d
load netBundle {INNER_LOOP:j:INNER_LOOP:j:and.itm} 9 {INNER_LOOP:j:INNER_LOOP:j:and.itm(0)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(1)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(2)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(3)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(4)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(5)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(6)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(7)} {INNER_LOOP:j:INNER_LOOP:j:and.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1754 -attr oid 1750 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(0)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(1)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(2)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(3)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(4)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(5)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(6)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(7)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(8)} -attr vt d
load netBundle {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm} 9 {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(0)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(1)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(2)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(3)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(4)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(5)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(6)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(7)} {INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1755 -attr oid 1751 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j:exs.itm(0)} -attr vt d
load net {INNER_LOOP:j:exs.itm(1)} -attr vt d
load net {INNER_LOOP:j:exs.itm(2)} -attr vt d
load net {INNER_LOOP:j:exs.itm(3)} -attr vt d
load net {INNER_LOOP:j:exs.itm(4)} -attr vt d
load net {INNER_LOOP:j:exs.itm(5)} -attr vt d
load net {INNER_LOOP:j:exs.itm(6)} -attr vt d
load net {INNER_LOOP:j:exs.itm(7)} -attr vt d
load net {INNER_LOOP:j:exs.itm(8)} -attr vt d
load netBundle {INNER_LOOP:j:exs.itm} 9 {INNER_LOOP:j:exs.itm(0)} {INNER_LOOP:j:exs.itm(1)} {INNER_LOOP:j:exs.itm(2)} {INNER_LOOP:j:exs.itm(3)} {INNER_LOOP:j:exs.itm(4)} {INNER_LOOP:j:exs.itm(5)} {INNER_LOOP:j:exs.itm(6)} {INNER_LOOP:j:exs.itm(7)} {INNER_LOOP:j:exs.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1756 -attr oid 1752 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {operator-<20,false>:acc.itm(0)} -attr vt d
load net {operator-<20,false>:acc.itm(1)} -attr vt d
load net {operator-<20,false>:acc.itm(2)} -attr vt d
load net {operator-<20,false>:acc.itm(3)} -attr vt d
load netBundle {operator-<20,false>:acc.itm} 4 {operator-<20,false>:acc.itm(0)} {operator-<20,false>:acc.itm(1)} {operator-<20,false>:acc.itm(2)} {operator-<20,false>:acc.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1757 -attr oid 1753 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:not.itm(0)} -attr vt d
load net {operator-<20,false>:not.itm(1)} -attr vt d
load net {operator-<20,false>:not.itm(2)} -attr vt d
load net {operator-<20,false>:not.itm(3)} -attr vt d
load netBundle {operator-<20,false>:not.itm} 4 {operator-<20,false>:not.itm(0)} {operator-<20,false>:not.itm(1)} {operator-<20,false>:not.itm(2)} {operator-<20,false>:not.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1758 -attr oid 1754 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(0)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(1)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(2)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(3)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(4)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(5)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(6)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(7)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(8)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(9)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(10)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(11)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(12)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(13)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(14)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(15)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(16)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(17)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(18)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(19)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(20)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(21)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(22)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(23)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(24)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(25)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(26)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(27)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(28)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(29)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(30)} -attr vt d
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(31)} -attr vt d
load netBundle {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm} 32 {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(0)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(1)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(2)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(3)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(4)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(5)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(6)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(7)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(8)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(9)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(10)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(11)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(12)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(13)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(14)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(15)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(16)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(17)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(18)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(19)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(20)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(21)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(22)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(23)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(24)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(25)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(26)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(27)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(28)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(29)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(30)} {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1759 -attr oid 1755 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(0)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(1)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(2)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(3)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(4)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(5)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(6)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(7)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(8)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(9)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(10)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(11)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(12)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(13)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(14)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(15)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(16)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(17)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(18)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(19)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(20)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(21)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(22)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(23)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(24)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(25)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(26)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(27)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(28)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(29)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(30)} -attr vt d
load net {modulo_add:modulo_add:modulo_add:mux.itm(31)} -attr vt d
load netBundle {modulo_add:modulo_add:modulo_add:mux.itm} 32 {modulo_add:modulo_add:modulo_add:mux.itm(0)} {modulo_add:modulo_add:modulo_add:mux.itm(1)} {modulo_add:modulo_add:modulo_add:mux.itm(2)} {modulo_add:modulo_add:modulo_add:mux.itm(3)} {modulo_add:modulo_add:modulo_add:mux.itm(4)} {modulo_add:modulo_add:modulo_add:mux.itm(5)} {modulo_add:modulo_add:modulo_add:mux.itm(6)} {modulo_add:modulo_add:modulo_add:mux.itm(7)} {modulo_add:modulo_add:modulo_add:mux.itm(8)} {modulo_add:modulo_add:modulo_add:mux.itm(9)} {modulo_add:modulo_add:modulo_add:mux.itm(10)} {modulo_add:modulo_add:modulo_add:mux.itm(11)} {modulo_add:modulo_add:modulo_add:mux.itm(12)} {modulo_add:modulo_add:modulo_add:mux.itm(13)} {modulo_add:modulo_add:modulo_add:mux.itm(14)} {modulo_add:modulo_add:modulo_add:mux.itm(15)} {modulo_add:modulo_add:modulo_add:mux.itm(16)} {modulo_add:modulo_add:modulo_add:mux.itm(17)} {modulo_add:modulo_add:modulo_add:mux.itm(18)} {modulo_add:modulo_add:modulo_add:mux.itm(19)} {modulo_add:modulo_add:modulo_add:mux.itm(20)} {modulo_add:modulo_add:modulo_add:mux.itm(21)} {modulo_add:modulo_add:modulo_add:mux.itm(22)} {modulo_add:modulo_add:modulo_add:mux.itm(23)} {modulo_add:modulo_add:modulo_add:mux.itm(24)} {modulo_add:modulo_add:modulo_add:mux.itm(25)} {modulo_add:modulo_add:modulo_add:mux.itm(26)} {modulo_add:modulo_add:modulo_add:mux.itm(27)} {modulo_add:modulo_add:modulo_add:mux.itm(28)} {modulo_add:modulo_add:modulo_add:mux.itm(29)} {modulo_add:modulo_add:modulo_add:mux.itm(30)} {modulo_add:modulo_add:modulo_add:mux.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1760 -attr oid 1756 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:conc#1.itm(0)} -attr vt d
load net {modulo_add:conc#1.itm(1)} -attr vt d
load net {modulo_add:conc#1.itm(2)} -attr vt d
load net {modulo_add:conc#1.itm(3)} -attr vt d
load net {modulo_add:conc#1.itm(4)} -attr vt d
load net {modulo_add:conc#1.itm(5)} -attr vt d
load net {modulo_add:conc#1.itm(6)} -attr vt d
load net {modulo_add:conc#1.itm(7)} -attr vt d
load net {modulo_add:conc#1.itm(8)} -attr vt d
load net {modulo_add:conc#1.itm(9)} -attr vt d
load net {modulo_add:conc#1.itm(10)} -attr vt d
load net {modulo_add:conc#1.itm(11)} -attr vt d
load net {modulo_add:conc#1.itm(12)} -attr vt d
load net {modulo_add:conc#1.itm(13)} -attr vt d
load net {modulo_add:conc#1.itm(14)} -attr vt d
load net {modulo_add:conc#1.itm(15)} -attr vt d
load net {modulo_add:conc#1.itm(16)} -attr vt d
load net {modulo_add:conc#1.itm(17)} -attr vt d
load net {modulo_add:conc#1.itm(18)} -attr vt d
load net {modulo_add:conc#1.itm(19)} -attr vt d
load net {modulo_add:conc#1.itm(20)} -attr vt d
load net {modulo_add:conc#1.itm(21)} -attr vt d
load net {modulo_add:conc#1.itm(22)} -attr vt d
load net {modulo_add:conc#1.itm(23)} -attr vt d
load net {modulo_add:conc#1.itm(24)} -attr vt d
load net {modulo_add:conc#1.itm(25)} -attr vt d
load net {modulo_add:conc#1.itm(26)} -attr vt d
load net {modulo_add:conc#1.itm(27)} -attr vt d
load net {modulo_add:conc#1.itm(28)} -attr vt d
load net {modulo_add:conc#1.itm(29)} -attr vt d
load net {modulo_add:conc#1.itm(30)} -attr vt d
load net {modulo_add:conc#1.itm(31)} -attr vt d
load net {modulo_add:conc#1.itm(32)} -attr vt d
load netBundle {modulo_add:conc#1.itm} 33 {modulo_add:conc#1.itm(0)} {modulo_add:conc#1.itm(1)} {modulo_add:conc#1.itm(2)} {modulo_add:conc#1.itm(3)} {modulo_add:conc#1.itm(4)} {modulo_add:conc#1.itm(5)} {modulo_add:conc#1.itm(6)} {modulo_add:conc#1.itm(7)} {modulo_add:conc#1.itm(8)} {modulo_add:conc#1.itm(9)} {modulo_add:conc#1.itm(10)} {modulo_add:conc#1.itm(11)} {modulo_add:conc#1.itm(12)} {modulo_add:conc#1.itm(13)} {modulo_add:conc#1.itm(14)} {modulo_add:conc#1.itm(15)} {modulo_add:conc#1.itm(16)} {modulo_add:conc#1.itm(17)} {modulo_add:conc#1.itm(18)} {modulo_add:conc#1.itm(19)} {modulo_add:conc#1.itm(20)} {modulo_add:conc#1.itm(21)} {modulo_add:conc#1.itm(22)} {modulo_add:conc#1.itm(23)} {modulo_add:conc#1.itm(24)} {modulo_add:conc#1.itm(25)} {modulo_add:conc#1.itm(26)} {modulo_add:conc#1.itm(27)} {modulo_add:conc#1.itm(28)} {modulo_add:conc#1.itm(29)} {modulo_add:conc#1.itm(30)} {modulo_add:conc#1.itm(31)} {modulo_add:conc#1.itm(32)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1761 -attr oid 1757 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {butterFly:not.itm(0)} -attr vt d
load net {butterFly:not.itm(1)} -attr vt d
load net {butterFly:not.itm(2)} -attr vt d
load net {butterFly:not.itm(3)} -attr vt d
load net {butterFly:not.itm(4)} -attr vt d
load net {butterFly:not.itm(5)} -attr vt d
load net {butterFly:not.itm(6)} -attr vt d
load net {butterFly:not.itm(7)} -attr vt d
load net {butterFly:not.itm(8)} -attr vt d
load net {butterFly:not.itm(9)} -attr vt d
load net {butterFly:not.itm(10)} -attr vt d
load net {butterFly:not.itm(11)} -attr vt d
load net {butterFly:not.itm(12)} -attr vt d
load net {butterFly:not.itm(13)} -attr vt d
load net {butterFly:not.itm(14)} -attr vt d
load net {butterFly:not.itm(15)} -attr vt d
load net {butterFly:not.itm(16)} -attr vt d
load net {butterFly:not.itm(17)} -attr vt d
load net {butterFly:not.itm(18)} -attr vt d
load net {butterFly:not.itm(19)} -attr vt d
load net {butterFly:not.itm(20)} -attr vt d
load net {butterFly:not.itm(21)} -attr vt d
load net {butterFly:not.itm(22)} -attr vt d
load net {butterFly:not.itm(23)} -attr vt d
load net {butterFly:not.itm(24)} -attr vt d
load net {butterFly:not.itm(25)} -attr vt d
load net {butterFly:not.itm(26)} -attr vt d
load net {butterFly:not.itm(27)} -attr vt d
load net {butterFly:not.itm(28)} -attr vt d
load net {butterFly:not.itm(29)} -attr vt d
load net {butterFly:not.itm(30)} -attr vt d
load net {butterFly:not.itm(31)} -attr vt d
load netBundle {butterFly:not.itm} 32 {butterFly:not.itm(0)} {butterFly:not.itm(1)} {butterFly:not.itm(2)} {butterFly:not.itm(3)} {butterFly:not.itm(4)} {butterFly:not.itm(5)} {butterFly:not.itm(6)} {butterFly:not.itm(7)} {butterFly:not.itm(8)} {butterFly:not.itm(9)} {butterFly:not.itm(10)} {butterFly:not.itm(11)} {butterFly:not.itm(12)} {butterFly:not.itm(13)} {butterFly:not.itm(14)} {butterFly:not.itm(15)} {butterFly:not.itm(16)} {butterFly:not.itm(17)} {butterFly:not.itm(18)} {butterFly:not.itm(19)} {butterFly:not.itm(20)} {butterFly:not.itm(21)} {butterFly:not.itm(22)} {butterFly:not.itm(23)} {butterFly:not.itm(24)} {butterFly:not.itm(25)} {butterFly:not.itm(26)} {butterFly:not.itm(27)} {butterFly:not.itm(28)} {butterFly:not.itm(29)} {butterFly:not.itm(30)} {butterFly:not.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1762 -attr oid 1758 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {mult:res:mux#1.itm(0)} -attr vt d
load net {mult:res:mux#1.itm(1)} -attr vt d
load net {mult:res:mux#1.itm(2)} -attr vt d
load net {mult:res:mux#1.itm(3)} -attr vt d
load net {mult:res:mux#1.itm(4)} -attr vt d
load net {mult:res:mux#1.itm(5)} -attr vt d
load net {mult:res:mux#1.itm(6)} -attr vt d
load net {mult:res:mux#1.itm(7)} -attr vt d
load net {mult:res:mux#1.itm(8)} -attr vt d
load net {mult:res:mux#1.itm(9)} -attr vt d
load net {mult:res:mux#1.itm(10)} -attr vt d
load net {mult:res:mux#1.itm(11)} -attr vt d
load net {mult:res:mux#1.itm(12)} -attr vt d
load net {mult:res:mux#1.itm(13)} -attr vt d
load net {mult:res:mux#1.itm(14)} -attr vt d
load net {mult:res:mux#1.itm(15)} -attr vt d
load net {mult:res:mux#1.itm(16)} -attr vt d
load net {mult:res:mux#1.itm(17)} -attr vt d
load net {mult:res:mux#1.itm(18)} -attr vt d
load net {mult:res:mux#1.itm(19)} -attr vt d
load net {mult:res:mux#1.itm(20)} -attr vt d
load net {mult:res:mux#1.itm(21)} -attr vt d
load net {mult:res:mux#1.itm(22)} -attr vt d
load net {mult:res:mux#1.itm(23)} -attr vt d
load net {mult:res:mux#1.itm(24)} -attr vt d
load net {mult:res:mux#1.itm(25)} -attr vt d
load net {mult:res:mux#1.itm(26)} -attr vt d
load net {mult:res:mux#1.itm(27)} -attr vt d
load net {mult:res:mux#1.itm(28)} -attr vt d
load net {mult:res:mux#1.itm(29)} -attr vt d
load net {mult:res:mux#1.itm(30)} -attr vt d
load net {mult:res:mux#1.itm(31)} -attr vt d
load netBundle {mult:res:mux#1.itm} 32 {mult:res:mux#1.itm(0)} {mult:res:mux#1.itm(1)} {mult:res:mux#1.itm(2)} {mult:res:mux#1.itm(3)} {mult:res:mux#1.itm(4)} {mult:res:mux#1.itm(5)} {mult:res:mux#1.itm(6)} {mult:res:mux#1.itm(7)} {mult:res:mux#1.itm(8)} {mult:res:mux#1.itm(9)} {mult:res:mux#1.itm(10)} {mult:res:mux#1.itm(11)} {mult:res:mux#1.itm(12)} {mult:res:mux#1.itm(13)} {mult:res:mux#1.itm(14)} {mult:res:mux#1.itm(15)} {mult:res:mux#1.itm(16)} {mult:res:mux#1.itm(17)} {mult:res:mux#1.itm(18)} {mult:res:mux#1.itm(19)} {mult:res:mux#1.itm(20)} {mult:res:mux#1.itm(21)} {mult:res:mux#1.itm(22)} {mult:res:mux#1.itm(23)} {mult:res:mux#1.itm(24)} {mult:res:mux#1.itm(25)} {mult:res:mux#1.itm(26)} {mult:res:mux#1.itm(27)} {mult:res:mux#1.itm(28)} {mult:res:mux#1.itm(29)} {mult:res:mux#1.itm(30)} {mult:res:mux#1.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1763 -attr oid 1759 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {INNER_LOOP:tf:mux#3.itm(0)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(1)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(2)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(3)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(4)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(5)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(6)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(7)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(8)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(9)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(10)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(11)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(12)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(13)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(14)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(15)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(16)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(17)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(18)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(19)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(20)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(21)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(22)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(23)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(24)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(25)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(26)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(27)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(28)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(29)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(30)} -attr vt d
load net {INNER_LOOP:tf:mux#3.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf:mux#3.itm} 32 {INNER_LOOP:tf:mux#3.itm(0)} {INNER_LOOP:tf:mux#3.itm(1)} {INNER_LOOP:tf:mux#3.itm(2)} {INNER_LOOP:tf:mux#3.itm(3)} {INNER_LOOP:tf:mux#3.itm(4)} {INNER_LOOP:tf:mux#3.itm(5)} {INNER_LOOP:tf:mux#3.itm(6)} {INNER_LOOP:tf:mux#3.itm(7)} {INNER_LOOP:tf:mux#3.itm(8)} {INNER_LOOP:tf:mux#3.itm(9)} {INNER_LOOP:tf:mux#3.itm(10)} {INNER_LOOP:tf:mux#3.itm(11)} {INNER_LOOP:tf:mux#3.itm(12)} {INNER_LOOP:tf:mux#3.itm(13)} {INNER_LOOP:tf:mux#3.itm(14)} {INNER_LOOP:tf:mux#3.itm(15)} {INNER_LOOP:tf:mux#3.itm(16)} {INNER_LOOP:tf:mux#3.itm(17)} {INNER_LOOP:tf:mux#3.itm(18)} {INNER_LOOP:tf:mux#3.itm(19)} {INNER_LOOP:tf:mux#3.itm(20)} {INNER_LOOP:tf:mux#3.itm(21)} {INNER_LOOP:tf:mux#3.itm(22)} {INNER_LOOP:tf:mux#3.itm(23)} {INNER_LOOP:tf:mux#3.itm(24)} {INNER_LOOP:tf:mux#3.itm(25)} {INNER_LOOP:tf:mux#3.itm(26)} {INNER_LOOP:tf:mux#3.itm(27)} {INNER_LOOP:tf:mux#3.itm(28)} {INNER_LOOP:tf:mux#3.itm(29)} {INNER_LOOP:tf:mux#3.itm(30)} {INNER_LOOP:tf:mux#3.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1764 -attr oid 1760 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {operator+<20,false>:mux#4.itm(0)} -attr vt d
load net {operator+<20,false>:mux#4.itm(1)} -attr vt d
load net {operator+<20,false>:mux#4.itm(2)} -attr vt d
load net {operator+<20,false>:mux#4.itm(3)} -attr vt d
load netBundle {operator+<20,false>:mux#4.itm} 4 {operator+<20,false>:mux#4.itm(0)} {operator+<20,false>:mux#4.itm(1)} {operator+<20,false>:mux#4.itm(2)} {operator+<20,false>:mux#4.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1765 -attr oid 1761 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:acc.itm#3(0)} -attr vt d
load net {operator+<20,false>:acc.itm#3(1)} -attr vt d
load net {operator+<20,false>:acc.itm#3(2)} -attr vt d
load net {operator+<20,false>:acc.itm#3(3)} -attr vt d
load netBundle {operator+<20,false>:acc.itm#3} 4 {operator+<20,false>:acc.itm#3(0)} {operator+<20,false>:acc.itm#3(1)} {operator+<20,false>:acc.itm#3(2)} {operator+<20,false>:acc.itm#3(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1766 -attr oid 1762 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(0)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(1)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(2)} -attr vt d
load net {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(3)} -attr vt d
load netBundle {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm} 4 {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(0)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(1)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(2)} {INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1767 -attr oid 1763 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm}
load net {mult:if:conc#1.itm(0)} -attr vt d
load net {mult:if:conc#1.itm(1)} -attr vt d
load net {mult:if:conc#1.itm(2)} -attr vt d
load net {mult:if:conc#1.itm(3)} -attr vt d
load net {mult:if:conc#1.itm(4)} -attr vt d
load net {mult:if:conc#1.itm(5)} -attr vt d
load net {mult:if:conc#1.itm(6)} -attr vt d
load net {mult:if:conc#1.itm(7)} -attr vt d
load net {mult:if:conc#1.itm(8)} -attr vt d
load net {mult:if:conc#1.itm(9)} -attr vt d
load net {mult:if:conc#1.itm(10)} -attr vt d
load net {mult:if:conc#1.itm(11)} -attr vt d
load net {mult:if:conc#1.itm(12)} -attr vt d
load net {mult:if:conc#1.itm(13)} -attr vt d
load net {mult:if:conc#1.itm(14)} -attr vt d
load net {mult:if:conc#1.itm(15)} -attr vt d
load net {mult:if:conc#1.itm(16)} -attr vt d
load net {mult:if:conc#1.itm(17)} -attr vt d
load net {mult:if:conc#1.itm(18)} -attr vt d
load net {mult:if:conc#1.itm(19)} -attr vt d
load net {mult:if:conc#1.itm(20)} -attr vt d
load net {mult:if:conc#1.itm(21)} -attr vt d
load net {mult:if:conc#1.itm(22)} -attr vt d
load net {mult:if:conc#1.itm(23)} -attr vt d
load net {mult:if:conc#1.itm(24)} -attr vt d
load net {mult:if:conc#1.itm(25)} -attr vt d
load net {mult:if:conc#1.itm(26)} -attr vt d
load net {mult:if:conc#1.itm(27)} -attr vt d
load net {mult:if:conc#1.itm(28)} -attr vt d
load net {mult:if:conc#1.itm(29)} -attr vt d
load net {mult:if:conc#1.itm(30)} -attr vt d
load net {mult:if:conc#1.itm(31)} -attr vt d
load net {mult:if:conc#1.itm(32)} -attr vt d
load netBundle {mult:if:conc#1.itm} 33 {mult:if:conc#1.itm(0)} {mult:if:conc#1.itm(1)} {mult:if:conc#1.itm(2)} {mult:if:conc#1.itm(3)} {mult:if:conc#1.itm(4)} {mult:if:conc#1.itm(5)} {mult:if:conc#1.itm(6)} {mult:if:conc#1.itm(7)} {mult:if:conc#1.itm(8)} {mult:if:conc#1.itm(9)} {mult:if:conc#1.itm(10)} {mult:if:conc#1.itm(11)} {mult:if:conc#1.itm(12)} {mult:if:conc#1.itm(13)} {mult:if:conc#1.itm(14)} {mult:if:conc#1.itm(15)} {mult:if:conc#1.itm(16)} {mult:if:conc#1.itm(17)} {mult:if:conc#1.itm(18)} {mult:if:conc#1.itm(19)} {mult:if:conc#1.itm(20)} {mult:if:conc#1.itm(21)} {mult:if:conc#1.itm(22)} {mult:if:conc#1.itm(23)} {mult:if:conc#1.itm(24)} {mult:if:conc#1.itm(25)} {mult:if:conc#1.itm(26)} {mult:if:conc#1.itm(27)} {mult:if:conc#1.itm(28)} {mult:if:conc#1.itm(29)} {mult:if:conc#1.itm(30)} {mult:if:conc#1.itm(31)} {mult:if:conc#1.itm(32)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1768 -attr oid 1764 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {butterFly:not#4.itm(0)} -attr vt d
load net {butterFly:not#4.itm(1)} -attr vt d
load net {butterFly:not#4.itm(2)} -attr vt d
load net {butterFly:not#4.itm(3)} -attr vt d
load net {butterFly:not#4.itm(4)} -attr vt d
load net {butterFly:not#4.itm(5)} -attr vt d
load net {butterFly:not#4.itm(6)} -attr vt d
load net {butterFly:not#4.itm(7)} -attr vt d
load net {butterFly:not#4.itm(8)} -attr vt d
load net {butterFly:not#4.itm(9)} -attr vt d
load net {butterFly:not#4.itm(10)} -attr vt d
load net {butterFly:not#4.itm(11)} -attr vt d
load net {butterFly:not#4.itm(12)} -attr vt d
load net {butterFly:not#4.itm(13)} -attr vt d
load net {butterFly:not#4.itm(14)} -attr vt d
load net {butterFly:not#4.itm(15)} -attr vt d
load net {butterFly:not#4.itm(16)} -attr vt d
load net {butterFly:not#4.itm(17)} -attr vt d
load net {butterFly:not#4.itm(18)} -attr vt d
load net {butterFly:not#4.itm(19)} -attr vt d
load net {butterFly:not#4.itm(20)} -attr vt d
load net {butterFly:not#4.itm(21)} -attr vt d
load net {butterFly:not#4.itm(22)} -attr vt d
load net {butterFly:not#4.itm(23)} -attr vt d
load net {butterFly:not#4.itm(24)} -attr vt d
load net {butterFly:not#4.itm(25)} -attr vt d
load net {butterFly:not#4.itm(26)} -attr vt d
load net {butterFly:not#4.itm(27)} -attr vt d
load net {butterFly:not#4.itm(28)} -attr vt d
load net {butterFly:not#4.itm(29)} -attr vt d
load net {butterFly:not#4.itm(30)} -attr vt d
load net {butterFly:not#4.itm(31)} -attr vt d
load netBundle {butterFly:not#4.itm} 32 {butterFly:not#4.itm(0)} {butterFly:not#4.itm(1)} {butterFly:not#4.itm(2)} {butterFly:not#4.itm(3)} {butterFly:not#4.itm(4)} {butterFly:not#4.itm(5)} {butterFly:not#4.itm(6)} {butterFly:not#4.itm(7)} {butterFly:not#4.itm(8)} {butterFly:not#4.itm(9)} {butterFly:not#4.itm(10)} {butterFly:not#4.itm(11)} {butterFly:not#4.itm(12)} {butterFly:not#4.itm(13)} {butterFly:not#4.itm(14)} {butterFly:not#4.itm(15)} {butterFly:not#4.itm(16)} {butterFly:not#4.itm(17)} {butterFly:not#4.itm(18)} {butterFly:not#4.itm(19)} {butterFly:not#4.itm(20)} {butterFly:not#4.itm(21)} {butterFly:not#4.itm(22)} {butterFly:not#4.itm(23)} {butterFly:not#4.itm(24)} {butterFly:not#4.itm(25)} {butterFly:not#4.itm(26)} {butterFly:not#4.itm(27)} {butterFly:not#4.itm(28)} {butterFly:not#4.itm(29)} {butterFly:not#4.itm(30)} {butterFly:not#4.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1769 -attr oid 1765 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:f2:acc.itm#4(0)} -attr vt d
load net {butterFly:f2:acc.itm#4(1)} -attr vt d
load net {butterFly:f2:acc.itm#4(2)} -attr vt d
load net {butterFly:f2:acc.itm#4(3)} -attr vt d
load netBundle {butterFly:f2:acc.itm#4} 4 {butterFly:f2:acc.itm#4(0)} {butterFly:f2:acc.itm#4(1)} {butterFly:f2:acc.itm#4(2)} {butterFly:f2:acc.itm#4(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1770 -attr oid 1766 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(0)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(1)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(2)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(3)} -attr vt d
load netBundle {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm} 4 {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(0)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(1)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(2)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1771 -attr oid 1767 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm}
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(0)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(1)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(2)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(3)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(4)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(5)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(6)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(7)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(8)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(9)} -attr vt d
load netBundle {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm} 10 {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(0)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(1)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(2)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(3)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(4)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(5)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(6)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(7)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(8)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1772 -attr oid 1768 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {operator+<20,false>#1:acc.itm#4(0)} -attr vt d
load net {operator+<20,false>#1:acc.itm#4(1)} -attr vt d
load net {operator+<20,false>#1:acc.itm#4(2)} -attr vt d
load net {operator+<20,false>#1:acc.itm#4(3)} -attr vt d
load netBundle {operator+<20,false>#1:acc.itm#4} 4 {operator+<20,false>#1:acc.itm#4(0)} {operator+<20,false>#1:acc.itm#4(1)} {operator+<20,false>#1:acc.itm#4(2)} {operator+<20,false>#1:acc.itm#4(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1773 -attr oid 1769 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(0)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(1)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(2)} -attr vt d
load net {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(3)} -attr vt d
load netBundle {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm} 4 {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(0)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(1)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(2)} {INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1774 -attr oid 1770 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm}
load net {modulo_sub:qelse:conc#1.itm(0)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(1)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(2)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(3)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(4)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(5)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(6)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(7)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(8)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(9)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(10)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(11)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(12)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(13)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(14)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(15)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(16)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(17)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(18)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(19)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(20)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(21)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(22)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(23)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(24)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(25)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(26)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(27)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(28)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(29)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(30)} -attr vt d
load net {modulo_sub:qelse:conc#1.itm(31)} -attr vt d
load netBundle {modulo_sub:qelse:conc#1.itm} 32 {modulo_sub:qelse:conc#1.itm(0)} {modulo_sub:qelse:conc#1.itm(1)} {modulo_sub:qelse:conc#1.itm(2)} {modulo_sub:qelse:conc#1.itm(3)} {modulo_sub:qelse:conc#1.itm(4)} {modulo_sub:qelse:conc#1.itm(5)} {modulo_sub:qelse:conc#1.itm(6)} {modulo_sub:qelse:conc#1.itm(7)} {modulo_sub:qelse:conc#1.itm(8)} {modulo_sub:qelse:conc#1.itm(9)} {modulo_sub:qelse:conc#1.itm(10)} {modulo_sub:qelse:conc#1.itm(11)} {modulo_sub:qelse:conc#1.itm(12)} {modulo_sub:qelse:conc#1.itm(13)} {modulo_sub:qelse:conc#1.itm(14)} {modulo_sub:qelse:conc#1.itm(15)} {modulo_sub:qelse:conc#1.itm(16)} {modulo_sub:qelse:conc#1.itm(17)} {modulo_sub:qelse:conc#1.itm(18)} {modulo_sub:qelse:conc#1.itm(19)} {modulo_sub:qelse:conc#1.itm(20)} {modulo_sub:qelse:conc#1.itm(21)} {modulo_sub:qelse:conc#1.itm(22)} {modulo_sub:qelse:conc#1.itm(23)} {modulo_sub:qelse:conc#1.itm(24)} {modulo_sub:qelse:conc#1.itm(25)} {modulo_sub:qelse:conc#1.itm(26)} {modulo_sub:qelse:conc#1.itm(27)} {modulo_sub:qelse:conc#1.itm(28)} {modulo_sub:qelse:conc#1.itm(29)} {modulo_sub:qelse:conc#1.itm(30)} {modulo_sub:qelse:conc#1.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1775 -attr oid 1771 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(0)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(1)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(2)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(3)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(4)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(5)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(6)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(7)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(8)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(9)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(10)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(11)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(12)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(13)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(14)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(15)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(16)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(17)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(18)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(19)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(20)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(21)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(22)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(23)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(24)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(25)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(26)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(27)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(28)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(29)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(30)} -attr vt d
load netBundle {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm} 31 {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(0)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(1)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(2)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(3)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(4)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(5)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(6)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(7)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(8)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(9)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(10)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(11)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(12)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(13)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(14)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(15)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(16)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(17)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(18)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(19)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(20)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(21)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(22)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(23)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(24)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(25)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(26)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(27)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(28)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(29)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm(30)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1776 -attr oid 1772 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0)#1.itm}
load net {modulo_sub:qif:acc.itm(0)} -attr vt d
load net {modulo_sub:qif:acc.itm(1)} -attr vt d
load net {modulo_sub:qif:acc.itm(2)} -attr vt d
load net {modulo_sub:qif:acc.itm(3)} -attr vt d
load net {modulo_sub:qif:acc.itm(4)} -attr vt d
load net {modulo_sub:qif:acc.itm(5)} -attr vt d
load net {modulo_sub:qif:acc.itm(6)} -attr vt d
load net {modulo_sub:qif:acc.itm(7)} -attr vt d
load net {modulo_sub:qif:acc.itm(8)} -attr vt d
load net {modulo_sub:qif:acc.itm(9)} -attr vt d
load net {modulo_sub:qif:acc.itm(10)} -attr vt d
load net {modulo_sub:qif:acc.itm(11)} -attr vt d
load net {modulo_sub:qif:acc.itm(12)} -attr vt d
load net {modulo_sub:qif:acc.itm(13)} -attr vt d
load net {modulo_sub:qif:acc.itm(14)} -attr vt d
load net {modulo_sub:qif:acc.itm(15)} -attr vt d
load net {modulo_sub:qif:acc.itm(16)} -attr vt d
load net {modulo_sub:qif:acc.itm(17)} -attr vt d
load net {modulo_sub:qif:acc.itm(18)} -attr vt d
load net {modulo_sub:qif:acc.itm(19)} -attr vt d
load net {modulo_sub:qif:acc.itm(20)} -attr vt d
load net {modulo_sub:qif:acc.itm(21)} -attr vt d
load net {modulo_sub:qif:acc.itm(22)} -attr vt d
load net {modulo_sub:qif:acc.itm(23)} -attr vt d
load net {modulo_sub:qif:acc.itm(24)} -attr vt d
load net {modulo_sub:qif:acc.itm(25)} -attr vt d
load net {modulo_sub:qif:acc.itm(26)} -attr vt d
load net {modulo_sub:qif:acc.itm(27)} -attr vt d
load net {modulo_sub:qif:acc.itm(28)} -attr vt d
load net {modulo_sub:qif:acc.itm(29)} -attr vt d
load net {modulo_sub:qif:acc.itm(30)} -attr vt d
load net {modulo_sub:qif:acc.itm(31)} -attr vt d
load netBundle {modulo_sub:qif:acc.itm} 32 {modulo_sub:qif:acc.itm(0)} {modulo_sub:qif:acc.itm(1)} {modulo_sub:qif:acc.itm(2)} {modulo_sub:qif:acc.itm(3)} {modulo_sub:qif:acc.itm(4)} {modulo_sub:qif:acc.itm(5)} {modulo_sub:qif:acc.itm(6)} {modulo_sub:qif:acc.itm(7)} {modulo_sub:qif:acc.itm(8)} {modulo_sub:qif:acc.itm(9)} {modulo_sub:qif:acc.itm(10)} {modulo_sub:qif:acc.itm(11)} {modulo_sub:qif:acc.itm(12)} {modulo_sub:qif:acc.itm(13)} {modulo_sub:qif:acc.itm(14)} {modulo_sub:qif:acc.itm(15)} {modulo_sub:qif:acc.itm(16)} {modulo_sub:qif:acc.itm(17)} {modulo_sub:qif:acc.itm(18)} {modulo_sub:qif:acc.itm(19)} {modulo_sub:qif:acc.itm(20)} {modulo_sub:qif:acc.itm(21)} {modulo_sub:qif:acc.itm(22)} {modulo_sub:qif:acc.itm(23)} {modulo_sub:qif:acc.itm(24)} {modulo_sub:qif:acc.itm(25)} {modulo_sub:qif:acc.itm(26)} {modulo_sub:qif:acc.itm(27)} {modulo_sub:qif:acc.itm(28)} {modulo_sub:qif:acc.itm(29)} {modulo_sub:qif:acc.itm(30)} {modulo_sub:qif:acc.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1777 -attr oid 1773 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:conc#1.itm(0)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(1)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(2)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(3)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(4)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(5)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(6)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(7)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(8)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(9)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(10)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(11)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(12)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(13)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(14)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(15)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(16)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(17)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(18)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(19)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(20)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(21)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(22)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(23)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(24)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(25)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(26)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(27)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(28)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(29)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(30)} -attr vt d
load net {modulo_sub:qif:conc#1.itm(31)} -attr vt d
load netBundle {modulo_sub:qif:conc#1.itm} 32 {modulo_sub:qif:conc#1.itm(0)} {modulo_sub:qif:conc#1.itm(1)} {modulo_sub:qif:conc#1.itm(2)} {modulo_sub:qif:conc#1.itm(3)} {modulo_sub:qif:conc#1.itm(4)} {modulo_sub:qif:conc#1.itm(5)} {modulo_sub:qif:conc#1.itm(6)} {modulo_sub:qif:conc#1.itm(7)} {modulo_sub:qif:conc#1.itm(8)} {modulo_sub:qif:conc#1.itm(9)} {modulo_sub:qif:conc#1.itm(10)} {modulo_sub:qif:conc#1.itm(11)} {modulo_sub:qif:conc#1.itm(12)} {modulo_sub:qif:conc#1.itm(13)} {modulo_sub:qif:conc#1.itm(14)} {modulo_sub:qif:conc#1.itm(15)} {modulo_sub:qif:conc#1.itm(16)} {modulo_sub:qif:conc#1.itm(17)} {modulo_sub:qif:conc#1.itm(18)} {modulo_sub:qif:conc#1.itm(19)} {modulo_sub:qif:conc#1.itm(20)} {modulo_sub:qif:conc#1.itm(21)} {modulo_sub:qif:conc#1.itm(22)} {modulo_sub:qif:conc#1.itm(23)} {modulo_sub:qif:conc#1.itm(24)} {modulo_sub:qif:conc#1.itm(25)} {modulo_sub:qif:conc#1.itm(26)} {modulo_sub:qif:conc#1.itm(27)} {modulo_sub:qif:conc#1.itm(28)} {modulo_sub:qif:conc#1.itm(29)} {modulo_sub:qif:conc#1.itm(30)} {modulo_sub:qif:conc#1.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1778 -attr oid 1774 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(0)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(1)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(2)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(3)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(4)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(5)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(6)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(7)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(8)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(9)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(10)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(11)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(12)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(13)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(14)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(15)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(16)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(17)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(18)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(19)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(20)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(21)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(22)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(23)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(24)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(25)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(26)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(27)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(28)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(29)} -attr vt d
load net {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(30)} -attr vt d
load netBundle {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm} 31 {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(0)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(1)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(2)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(3)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(4)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(5)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(6)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(7)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(8)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(9)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(10)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(11)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(12)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(13)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(14)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(15)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(16)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(17)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(18)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(19)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(20)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(21)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(22)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(23)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(24)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(25)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(26)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(27)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(28)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(29)} {INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm(30)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1779 -attr oid 1775 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(30-0).itm}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(0)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(1)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(2)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(3)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(4)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(5)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(6)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(7)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(8)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(9)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(10)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(11)} -attr vt d
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(12)} -attr vt d
load netBundle {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm} 13 {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(0)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(1)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(2)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(3)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(4)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(5)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(6)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(7)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(8)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(9)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(10)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(11)} {INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1780 -attr oid 1776 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:idx1:conc.itm(0)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(1)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(2)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(3)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(4)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(5)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(6)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(7)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(8)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(9)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(10)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(11)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(12)} -attr vt d
load net {INNER_LOOP:idx1:conc.itm(13)} -attr vt d
load netBundle {INNER_LOOP:idx1:conc.itm} 14 {INNER_LOOP:idx1:conc.itm(0)} {INNER_LOOP:idx1:conc.itm(1)} {INNER_LOOP:idx1:conc.itm(2)} {INNER_LOOP:idx1:conc.itm(3)} {INNER_LOOP:idx1:conc.itm(4)} {INNER_LOOP:idx1:conc.itm(5)} {INNER_LOOP:idx1:conc.itm(6)} {INNER_LOOP:idx1:conc.itm(7)} {INNER_LOOP:idx1:conc.itm(8)} {INNER_LOOP:idx1:conc.itm(9)} {INNER_LOOP:idx1:conc.itm(10)} {INNER_LOOP:idx1:conc.itm(11)} {INNER_LOOP:idx1:conc.itm(12)} {INNER_LOOP:idx1:conc.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1781 -attr oid 1777 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {operator<=<20,false>:conc#1.itm(0)} -attr vt d
load net {operator<=<20,false>:conc#1.itm(1)} -attr vt d
load net {operator<=<20,false>:conc#1.itm(2)} -attr vt d
load net {operator<=<20,false>:conc#1.itm(3)} -attr vt d
load net {operator<=<20,false>:conc#1.itm(4)} -attr vt d
load netBundle {operator<=<20,false>:conc#1.itm} 5 {operator<=<20,false>:conc#1.itm(0)} {operator<=<20,false>:conc#1.itm(1)} {operator<=<20,false>:conc#1.itm(2)} {operator<=<20,false>:conc#1.itm(3)} {operator<=<20,false>:conc#1.itm(4)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1782 -attr oid 1778 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {operator<=<20,false>:not#1.itm(0)} -attr vt d
load net {operator<=<20,false>:not#1.itm(1)} -attr vt d
load net {operator<=<20,false>:not#1.itm(2)} -attr vt d
load net {operator<=<20,false>:not#1.itm(3)} -attr vt d
load netBundle {operator<=<20,false>:not#1.itm} 4 {operator<=<20,false>:not#1.itm(0)} {operator<=<20,false>:not#1.itm(1)} {operator<=<20,false>:not#1.itm(2)} {operator<=<20,false>:not#1.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1783 -attr oid 1779 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1.itm}
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(0)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(1)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(2)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(3)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(4)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(5)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(6)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(7)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(8)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(9)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(10)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(11)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(12)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(13)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(14)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(15)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(16)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(17)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(18)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(19)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(20)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(21)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(22)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(23)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(24)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(25)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(26)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(27)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(28)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(29)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(30)} -attr vt d
load net {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(31)} -attr vt d
load netBundle {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm} 32 {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(0)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(1)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(2)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(3)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(4)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(5)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(6)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(7)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(8)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(9)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(10)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(11)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(12)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(13)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(14)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(15)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(16)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(17)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(18)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(19)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(20)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(21)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(22)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(23)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(24)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(25)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(26)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(27)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(28)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(29)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(30)} {operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1784 -attr oid 1780 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(0)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(1)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(2)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(3)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(4)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(5)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(6)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(7)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(8)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(9)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(10)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(11)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(12)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(13)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(14)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(15)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(16)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(17)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(18)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(19)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(20)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(21)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(22)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(23)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(24)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(25)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(26)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(27)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(28)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(29)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(30)} -attr vt d
load net {mult:z_:asn(mult:z_:mul:cmp.b).itm(31)} -attr vt d
load netBundle {mult:z_:asn(mult:z_:mul:cmp.b).itm} 32 {mult:z_:asn(mult:z_:mul:cmp.b).itm(0)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(1)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(2)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(3)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(4)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(5)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(6)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(7)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(8)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(9)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(10)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(11)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(12)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(13)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(14)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(15)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(16)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(17)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(18)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(19)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(20)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(21)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(22)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(23)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(24)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(25)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(26)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(27)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(28)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(29)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(30)} {mult:z_:asn(mult:z_:mul:cmp.b).itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1785 -attr oid 1781 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {INNER_LOOP:tf:mux.itm(0)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(1)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(2)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(3)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(4)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(5)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(6)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(7)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(8)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(9)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(10)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(11)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(12)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(13)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(14)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(15)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(16)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(17)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(18)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(19)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(20)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(21)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(22)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(23)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(24)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(25)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(26)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(27)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(28)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(29)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(30)} -attr vt d
load net {INNER_LOOP:tf:mux.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf:mux.itm} 32 {INNER_LOOP:tf:mux.itm(0)} {INNER_LOOP:tf:mux.itm(1)} {INNER_LOOP:tf:mux.itm(2)} {INNER_LOOP:tf:mux.itm(3)} {INNER_LOOP:tf:mux.itm(4)} {INNER_LOOP:tf:mux.itm(5)} {INNER_LOOP:tf:mux.itm(6)} {INNER_LOOP:tf:mux.itm(7)} {INNER_LOOP:tf:mux.itm(8)} {INNER_LOOP:tf:mux.itm(9)} {INNER_LOOP:tf:mux.itm(10)} {INNER_LOOP:tf:mux.itm(11)} {INNER_LOOP:tf:mux.itm(12)} {INNER_LOOP:tf:mux.itm(13)} {INNER_LOOP:tf:mux.itm(14)} {INNER_LOOP:tf:mux.itm(15)} {INNER_LOOP:tf:mux.itm(16)} {INNER_LOOP:tf:mux.itm(17)} {INNER_LOOP:tf:mux.itm(18)} {INNER_LOOP:tf:mux.itm(19)} {INNER_LOOP:tf:mux.itm(20)} {INNER_LOOP:tf:mux.itm(21)} {INNER_LOOP:tf:mux.itm(22)} {INNER_LOOP:tf:mux.itm(23)} {INNER_LOOP:tf:mux.itm(24)} {INNER_LOOP:tf:mux.itm(25)} {INNER_LOOP:tf:mux.itm(26)} {INNER_LOOP:tf:mux.itm(27)} {INNER_LOOP:tf:mux.itm(28)} {INNER_LOOP:tf:mux.itm(29)} {INNER_LOOP:tf:mux.itm(30)} {INNER_LOOP:tf:mux.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1786 -attr oid 1782 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux#1.itm(0)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(1)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(2)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(3)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(4)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(5)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(6)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(7)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(8)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(9)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(10)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(11)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(12)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(13)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(14)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(15)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(16)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(17)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(18)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(19)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(20)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(21)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(22)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(23)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(24)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(25)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(26)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(27)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(28)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(29)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(30)} -attr vt d
load net {INNER_LOOP:tf:mux#1.itm(31)} -attr vt d
load netBundle {INNER_LOOP:tf:mux#1.itm} 32 {INNER_LOOP:tf:mux#1.itm(0)} {INNER_LOOP:tf:mux#1.itm(1)} {INNER_LOOP:tf:mux#1.itm(2)} {INNER_LOOP:tf:mux#1.itm(3)} {INNER_LOOP:tf:mux#1.itm(4)} {INNER_LOOP:tf:mux#1.itm(5)} {INNER_LOOP:tf:mux#1.itm(6)} {INNER_LOOP:tf:mux#1.itm(7)} {INNER_LOOP:tf:mux#1.itm(8)} {INNER_LOOP:tf:mux#1.itm(9)} {INNER_LOOP:tf:mux#1.itm(10)} {INNER_LOOP:tf:mux#1.itm(11)} {INNER_LOOP:tf:mux#1.itm(12)} {INNER_LOOP:tf:mux#1.itm(13)} {INNER_LOOP:tf:mux#1.itm(14)} {INNER_LOOP:tf:mux#1.itm(15)} {INNER_LOOP:tf:mux#1.itm(16)} {INNER_LOOP:tf:mux#1.itm(17)} {INNER_LOOP:tf:mux#1.itm(18)} {INNER_LOOP:tf:mux#1.itm(19)} {INNER_LOOP:tf:mux#1.itm(20)} {INNER_LOOP:tf:mux#1.itm(21)} {INNER_LOOP:tf:mux#1.itm(22)} {INNER_LOOP:tf:mux#1.itm(23)} {INNER_LOOP:tf:mux#1.itm(24)} {INNER_LOOP:tf:mux#1.itm(25)} {INNER_LOOP:tf:mux#1.itm(26)} {INNER_LOOP:tf:mux#1.itm(27)} {INNER_LOOP:tf:mux#1.itm(28)} {INNER_LOOP:tf:mux#1.itm(29)} {INNER_LOOP:tf:mux#1.itm(30)} {INNER_LOOP:tf:mux#1.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1787 -attr oid 1783 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(0)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(1)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(2)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(3)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(4)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(5)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(6)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(7)} -attr vt d
load net {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(8)} -attr vt d
load netBundle {operator>><20,false>:slc(z.out#1)(8-0)#1.itm} 9 {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(0)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(1)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(2)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(3)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(4)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(5)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(6)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(7)} {operator>><20,false>:slc(z.out#1)(8-0)#1.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1788 -attr oid 1784 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(0)} -attr vt d
load net {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(1)} -attr vt d
load net {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(2)} -attr vt d
load net {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(3)} -attr vt d
load netBundle {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm} 4 {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(0)} {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(1)} {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(2)} {operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1789 -attr oid 1785 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm}
load net {for:mux.itm(0)} -attr vt d
load net {for:mux.itm(1)} -attr vt d
load net {for:mux.itm(2)} -attr vt d
load net {for:mux.itm(3)} -attr vt d
load net {for:mux.itm(4)} -attr vt d
load net {for:mux.itm(5)} -attr vt d
load net {for:mux.itm(6)} -attr vt d
load net {for:mux.itm(7)} -attr vt d
load net {for:mux.itm(8)} -attr vt d
load net {for:mux.itm(9)} -attr vt d
load net {for:mux.itm(10)} -attr vt d
load net {for:mux.itm(11)} -attr vt d
load net {for:mux.itm(12)} -attr vt d
load net {for:mux.itm(13)} -attr vt d
load netBundle {for:mux.itm} 14 {for:mux.itm(0)} {for:mux.itm(1)} {for:mux.itm(2)} {for:mux.itm(3)} {for:mux.itm(4)} {for:mux.itm(5)} {for:mux.itm(6)} {for:mux.itm(7)} {for:mux.itm(8)} {for:mux.itm(9)} {for:mux.itm(10)} {for:mux.itm(11)} {for:mux.itm(12)} {for:mux.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1790 -attr oid 1786 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load net {conc.itm(10)} -attr vt d
load net {conc.itm(11)} -attr vt d
load net {conc.itm(12)} -attr vt d
load net {conc.itm(13)} -attr vt d
load netBundle {conc.itm} 14 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} {conc.itm(10)} {conc.itm(11)} {conc.itm(12)} {conc.itm(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {INNER_LOOP:k:not.itm(0)} -attr vt d
load net {INNER_LOOP:k:not.itm(1)} -attr vt d
load net {INNER_LOOP:k:not.itm(2)} -attr vt d
load net {INNER_LOOP:k:not.itm(3)} -attr vt d
load net {INNER_LOOP:k:not.itm(4)} -attr vt d
load net {INNER_LOOP:k:not.itm(5)} -attr vt d
load net {INNER_LOOP:k:not.itm(6)} -attr vt d
load net {INNER_LOOP:k:not.itm(7)} -attr vt d
load net {INNER_LOOP:k:not.itm(8)} -attr vt d
load net {INNER_LOOP:k:not.itm(9)} -attr vt d
load net {INNER_LOOP:k:not.itm(10)} -attr vt d
load net {INNER_LOOP:k:not.itm(11)} -attr vt d
load net {INNER_LOOP:k:not.itm(12)} -attr vt d
load net {INNER_LOOP:k:not.itm(13)} -attr vt d
load netBundle {INNER_LOOP:k:not.itm} 14 {INNER_LOOP:k:not.itm(0)} {INNER_LOOP:k:not.itm(1)} {INNER_LOOP:k:not.itm(2)} {INNER_LOOP:k:not.itm(3)} {INNER_LOOP:k:not.itm(4)} {INNER_LOOP:k:not.itm(5)} {INNER_LOOP:k:not.itm(6)} {INNER_LOOP:k:not.itm(7)} {INNER_LOOP:k:not.itm(8)} {INNER_LOOP:k:not.itm(9)} {INNER_LOOP:k:not.itm(10)} {INNER_LOOP:k:not.itm(11)} {INNER_LOOP:k:not.itm(12)} {INNER_LOOP:k:not.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1791 -attr oid 1787 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {for:mux#11.itm(0)} -attr vt d
load net {for:mux#11.itm(1)} -attr vt d
load net {for:mux#11.itm(2)} -attr vt d
load net {for:mux#11.itm(3)} -attr vt d
load net {for:mux#11.itm(4)} -attr vt d
load net {for:mux#11.itm(5)} -attr vt d
load net {for:mux#11.itm(6)} -attr vt d
load net {for:mux#11.itm(7)} -attr vt d
load net {for:mux#11.itm(8)} -attr vt d
load netBundle {for:mux#11.itm} 9 {for:mux#11.itm(0)} {for:mux#11.itm(1)} {for:mux#11.itm(2)} {for:mux#11.itm(3)} {for:mux#11.itm(4)} {for:mux#11.itm(5)} {for:mux#11.itm(6)} {for:mux#11.itm(7)} {for:mux#11.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1792 -attr oid 1788 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(0)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(1)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(2)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(3)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(4)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(5)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(6)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(7)} -attr vt d
load net {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(8)} -attr vt d
load netBundle {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm} 9 {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(0)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(1)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(2)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(3)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(4)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(5)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(6)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(7)} {INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1793 -attr oid 1789 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {operator>><20,false>:conc.itm(0)} -attr vt d
load net {operator>><20,false>:conc.itm(1)} -attr vt d
load net {operator>><20,false>:conc.itm(2)} -attr vt d
load net {operator>><20,false>:conc.itm(3)} -attr vt d
load net {operator>><20,false>:conc.itm(4)} -attr vt d
load net {operator>><20,false>:conc.itm(5)} -attr vt d
load net {operator>><20,false>:conc.itm(6)} -attr vt d
load net {operator>><20,false>:conc.itm(7)} -attr vt d
load net {operator>><20,false>:conc.itm(8)} -attr vt d
load net {operator>><20,false>:conc.itm(9)} -attr vt d
load net {operator>><20,false>:conc.itm(10)} -attr vt d
load netBundle {operator>><20,false>:conc.itm} 11 {operator>><20,false>:conc.itm(0)} {operator>><20,false>:conc.itm(1)} {operator>><20,false>:conc.itm(2)} {operator>><20,false>:conc.itm(3)} {operator>><20,false>:conc.itm(4)} {operator>><20,false>:conc.itm(5)} {operator>><20,false>:conc.itm(6)} {operator>><20,false>:conc.itm(7)} {operator>><20,false>:conc.itm(8)} {operator>><20,false>:conc.itm(9)} {operator>><20,false>:conc.itm(10)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1794 -attr oid 1790 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(0)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(1)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(2)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(3)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(4)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(5)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(6)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(7)} -attr vt d
load net {operator>><20,false>:operator>><20,false>:and.itm(8)} -attr vt d
load netBundle {operator>><20,false>:operator>><20,false>:and.itm} 9 {operator>><20,false>:operator>><20,false>:and.itm(0)} {operator>><20,false>:operator>><20,false>:and.itm(1)} {operator>><20,false>:operator>><20,false>:and.itm(2)} {operator>><20,false>:operator>><20,false>:and.itm(3)} {operator>><20,false>:operator>><20,false>:and.itm(4)} {operator>><20,false>:operator>><20,false>:and.itm(5)} {operator>><20,false>:operator>><20,false>:and.itm(6)} {operator>><20,false>:operator>><20,false>:and.itm(7)} {operator>><20,false>:operator>><20,false>:and.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1795 -attr oid 1791 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:exs.itm(0)} -attr vt d
load net {operator>><20,false>:exs.itm(1)} -attr vt d
load net {operator>><20,false>:exs.itm(2)} -attr vt d
load net {operator>><20,false>:exs.itm(3)} -attr vt d
load net {operator>><20,false>:exs.itm(4)} -attr vt d
load net {operator>><20,false>:exs.itm(5)} -attr vt d
load net {operator>><20,false>:exs.itm(6)} -attr vt d
load net {operator>><20,false>:exs.itm(7)} -attr vt d
load net {operator>><20,false>:exs.itm(8)} -attr vt d
load netBundle {operator>><20,false>:exs.itm} 9 {operator>><20,false>:exs.itm(0)} {operator>><20,false>:exs.itm(1)} {operator>><20,false>:exs.itm(2)} {operator>><20,false>:exs.itm(3)} {operator>><20,false>:exs.itm(4)} {operator>><20,false>:exs.itm(5)} {operator>><20,false>:exs.itm(6)} {operator>><20,false>:exs.itm(7)} {operator>><20,false>:exs.itm(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1796 -attr oid 1792 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {operator>><20,false>:mux#1.itm(0)} -attr vt d
load net {operator>><20,false>:mux#1.itm(1)} -attr vt d
load net {operator>><20,false>:mux#1.itm(2)} -attr vt d
load net {operator>><20,false>:mux#1.itm(3)} -attr vt d
load netBundle {operator>><20,false>:mux#1.itm} 4 {operator>><20,false>:mux#1.itm(0)} {operator>><20,false>:mux#1.itm(1)} {operator>><20,false>:mux#1.itm(2)} {operator>><20,false>:mux#1.itm(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1797 -attr oid 1793 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator-<20,false>#1:operator-<20,false>#1:conc.itm(0)} -attr vt d
load net {operator-<20,false>#1:operator-<20,false>#1:conc.itm(1)} -attr vt d
load netBundle {operator-<20,false>#1:operator-<20,false>#1:conc.itm} 2 {operator-<20,false>#1:operator-<20,false>#1:conc.itm(0)} {operator-<20,false>#1:operator-<20,false>#1:conc.itm(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1798 -attr oid 1794 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>#1:operator-<20,false>#1:conc.itm}
load net {mult:if:mux.itm(0)} -attr vt d
load net {mult:if:mux.itm(1)} -attr vt d
load net {mult:if:mux.itm(2)} -attr vt d
load net {mult:if:mux.itm(3)} -attr vt d
load net {mult:if:mux.itm(4)} -attr vt d
load net {mult:if:mux.itm(5)} -attr vt d
load net {mult:if:mux.itm(6)} -attr vt d
load net {mult:if:mux.itm(7)} -attr vt d
load net {mult:if:mux.itm(8)} -attr vt d
load net {mult:if:mux.itm(9)} -attr vt d
load net {mult:if:mux.itm(10)} -attr vt d
load net {mult:if:mux.itm(11)} -attr vt d
load net {mult:if:mux.itm(12)} -attr vt d
load net {mult:if:mux.itm(13)} -attr vt d
load net {mult:if:mux.itm(14)} -attr vt d
load net {mult:if:mux.itm(15)} -attr vt d
load net {mult:if:mux.itm(16)} -attr vt d
load net {mult:if:mux.itm(17)} -attr vt d
load net {mult:if:mux.itm(18)} -attr vt d
load net {mult:if:mux.itm(19)} -attr vt d
load net {mult:if:mux.itm(20)} -attr vt d
load net {mult:if:mux.itm(21)} -attr vt d
load net {mult:if:mux.itm(22)} -attr vt d
load net {mult:if:mux.itm(23)} -attr vt d
load net {mult:if:mux.itm(24)} -attr vt d
load net {mult:if:mux.itm(25)} -attr vt d
load net {mult:if:mux.itm(26)} -attr vt d
load net {mult:if:mux.itm(27)} -attr vt d
load net {mult:if:mux.itm(28)} -attr vt d
load net {mult:if:mux.itm(29)} -attr vt d
load net {mult:if:mux.itm(30)} -attr vt d
load net {mult:if:mux.itm(31)} -attr vt d
load netBundle {mult:if:mux.itm} 32 {mult:if:mux.itm(0)} {mult:if:mux.itm(1)} {mult:if:mux.itm(2)} {mult:if:mux.itm(3)} {mult:if:mux.itm(4)} {mult:if:mux.itm(5)} {mult:if:mux.itm(6)} {mult:if:mux.itm(7)} {mult:if:mux.itm(8)} {mult:if:mux.itm(9)} {mult:if:mux.itm(10)} {mult:if:mux.itm(11)} {mult:if:mux.itm(12)} {mult:if:mux.itm(13)} {mult:if:mux.itm(14)} {mult:if:mux.itm(15)} {mult:if:mux.itm(16)} {mult:if:mux.itm(17)} {mult:if:mux.itm(18)} {mult:if:mux.itm(19)} {mult:if:mux.itm(20)} {mult:if:mux.itm(21)} {mult:if:mux.itm(22)} {mult:if:mux.itm(23)} {mult:if:mux.itm(24)} {mult:if:mux.itm(25)} {mult:if:mux.itm(26)} {mult:if:mux.itm(27)} {mult:if:mux.itm(28)} {mult:if:mux.itm(29)} {mult:if:mux.itm(30)} {mult:if:mux.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1799 -attr oid 1795 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {butterFly:not#8.itm(0)} -attr vt d
load net {butterFly:not#8.itm(1)} -attr vt d
load net {butterFly:not#8.itm(2)} -attr vt d
load net {butterFly:not#8.itm(3)} -attr vt d
load net {butterFly:not#8.itm(4)} -attr vt d
load net {butterFly:not#8.itm(5)} -attr vt d
load net {butterFly:not#8.itm(6)} -attr vt d
load net {butterFly:not#8.itm(7)} -attr vt d
load net {butterFly:not#8.itm(8)} -attr vt d
load net {butterFly:not#8.itm(9)} -attr vt d
load net {butterFly:not#8.itm(10)} -attr vt d
load net {butterFly:not#8.itm(11)} -attr vt d
load net {butterFly:not#8.itm(12)} -attr vt d
load net {butterFly:not#8.itm(13)} -attr vt d
load net {butterFly:not#8.itm(14)} -attr vt d
load net {butterFly:not#8.itm(15)} -attr vt d
load net {butterFly:not#8.itm(16)} -attr vt d
load net {butterFly:not#8.itm(17)} -attr vt d
load net {butterFly:not#8.itm(18)} -attr vt d
load net {butterFly:not#8.itm(19)} -attr vt d
load net {butterFly:not#8.itm(20)} -attr vt d
load net {butterFly:not#8.itm(21)} -attr vt d
load net {butterFly:not#8.itm(22)} -attr vt d
load net {butterFly:not#8.itm(23)} -attr vt d
load net {butterFly:not#8.itm(24)} -attr vt d
load net {butterFly:not#8.itm(25)} -attr vt d
load net {butterFly:not#8.itm(26)} -attr vt d
load net {butterFly:not#8.itm(27)} -attr vt d
load net {butterFly:not#8.itm(28)} -attr vt d
load net {butterFly:not#8.itm(29)} -attr vt d
load net {butterFly:not#8.itm(30)} -attr vt d
load net {butterFly:not#8.itm(31)} -attr vt d
load netBundle {butterFly:not#8.itm} 32 {butterFly:not#8.itm(0)} {butterFly:not#8.itm(1)} {butterFly:not#8.itm(2)} {butterFly:not#8.itm(3)} {butterFly:not#8.itm(4)} {butterFly:not#8.itm(5)} {butterFly:not#8.itm(6)} {butterFly:not#8.itm(7)} {butterFly:not#8.itm(8)} {butterFly:not#8.itm(9)} {butterFly:not#8.itm(10)} {butterFly:not#8.itm(11)} {butterFly:not#8.itm(12)} {butterFly:not#8.itm(13)} {butterFly:not#8.itm(14)} {butterFly:not#8.itm(15)} {butterFly:not#8.itm(16)} {butterFly:not#8.itm(17)} {butterFly:not#8.itm(18)} {butterFly:not#8.itm(19)} {butterFly:not#8.itm(20)} {butterFly:not#8.itm(21)} {butterFly:not#8.itm(22)} {butterFly:not#8.itm(23)} {butterFly:not#8.itm(24)} {butterFly:not#8.itm(25)} {butterFly:not#8.itm(26)} {butterFly:not#8.itm(27)} {butterFly:not#8.itm(28)} {butterFly:not#8.itm(29)} {butterFly:not#8.itm(30)} {butterFly:not#8.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1800 -attr oid 1796 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {mult:z_:not.itm(0)} -attr vt d
load net {mult:z_:not.itm(1)} -attr vt d
load net {mult:z_:not.itm(2)} -attr vt d
load net {mult:z_:not.itm(3)} -attr vt d
load net {mult:z_:not.itm(4)} -attr vt d
load net {mult:z_:not.itm(5)} -attr vt d
load net {mult:z_:not.itm(6)} -attr vt d
load net {mult:z_:not.itm(7)} -attr vt d
load net {mult:z_:not.itm(8)} -attr vt d
load net {mult:z_:not.itm(9)} -attr vt d
load net {mult:z_:not.itm(10)} -attr vt d
load net {mult:z_:not.itm(11)} -attr vt d
load net {mult:z_:not.itm(12)} -attr vt d
load net {mult:z_:not.itm(13)} -attr vt d
load net {mult:z_:not.itm(14)} -attr vt d
load net {mult:z_:not.itm(15)} -attr vt d
load net {mult:z_:not.itm(16)} -attr vt d
load net {mult:z_:not.itm(17)} -attr vt d
load net {mult:z_:not.itm(18)} -attr vt d
load net {mult:z_:not.itm(19)} -attr vt d
load net {mult:z_:not.itm(20)} -attr vt d
load net {mult:z_:not.itm(21)} -attr vt d
load net {mult:z_:not.itm(22)} -attr vt d
load net {mult:z_:not.itm(23)} -attr vt d
load net {mult:z_:not.itm(24)} -attr vt d
load net {mult:z_:not.itm(25)} -attr vt d
load net {mult:z_:not.itm(26)} -attr vt d
load net {mult:z_:not.itm(27)} -attr vt d
load net {mult:z_:not.itm(28)} -attr vt d
load net {mult:z_:not.itm(29)} -attr vt d
load net {mult:z_:not.itm(30)} -attr vt d
load net {mult:z_:not.itm(31)} -attr vt d
load netBundle {mult:z_:not.itm} 32 {mult:z_:not.itm(0)} {mult:z_:not.itm(1)} {mult:z_:not.itm(2)} {mult:z_:not.itm(3)} {mult:z_:not.itm(4)} {mult:z_:not.itm(5)} {mult:z_:not.itm(6)} {mult:z_:not.itm(7)} {mult:z_:not.itm(8)} {mult:z_:not.itm(9)} {mult:z_:not.itm(10)} {mult:z_:not.itm(11)} {mult:z_:not.itm(12)} {mult:z_:not.itm(13)} {mult:z_:not.itm(14)} {mult:z_:not.itm(15)} {mult:z_:not.itm(16)} {mult:z_:not.itm(17)} {mult:z_:not.itm(18)} {mult:z_:not.itm(19)} {mult:z_:not.itm(20)} {mult:z_:not.itm(21)} {mult:z_:not.itm(22)} {mult:z_:not.itm(23)} {mult:z_:not.itm(24)} {mult:z_:not.itm(25)} {mult:z_:not.itm(26)} {mult:z_:not.itm(27)} {mult:z_:not.itm(28)} {mult:z_:not.itm(29)} {mult:z_:not.itm(30)} {mult:z_:not.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1801 -attr oid 1797 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {butterFly:mux#9.itm(0)} -attr vt d
load net {butterFly:mux#9.itm(1)} -attr vt d
load net {butterFly:mux#9.itm(2)} -attr vt d
load net {butterFly:mux#9.itm(3)} -attr vt d
load net {butterFly:mux#9.itm(4)} -attr vt d
load net {butterFly:mux#9.itm(5)} -attr vt d
load net {butterFly:mux#9.itm(6)} -attr vt d
load net {butterFly:mux#9.itm(7)} -attr vt d
load net {butterFly:mux#9.itm(8)} -attr vt d
load net {butterFly:mux#9.itm(9)} -attr vt d
load net {butterFly:mux#9.itm(10)} -attr vt d
load net {butterFly:mux#9.itm(11)} -attr vt d
load net {butterFly:mux#9.itm(12)} -attr vt d
load net {butterFly:mux#9.itm(13)} -attr vt d
load net {butterFly:mux#9.itm(14)} -attr vt d
load net {butterFly:mux#9.itm(15)} -attr vt d
load net {butterFly:mux#9.itm(16)} -attr vt d
load net {butterFly:mux#9.itm(17)} -attr vt d
load net {butterFly:mux#9.itm(18)} -attr vt d
load net {butterFly:mux#9.itm(19)} -attr vt d
load net {butterFly:mux#9.itm(20)} -attr vt d
load net {butterFly:mux#9.itm(21)} -attr vt d
load net {butterFly:mux#9.itm(22)} -attr vt d
load net {butterFly:mux#9.itm(23)} -attr vt d
load net {butterFly:mux#9.itm(24)} -attr vt d
load net {butterFly:mux#9.itm(25)} -attr vt d
load net {butterFly:mux#9.itm(26)} -attr vt d
load net {butterFly:mux#9.itm(27)} -attr vt d
load net {butterFly:mux#9.itm(28)} -attr vt d
load net {butterFly:mux#9.itm(29)} -attr vt d
load net {butterFly:mux#9.itm(30)} -attr vt d
load net {butterFly:mux#9.itm(31)} -attr vt d
load netBundle {butterFly:mux#9.itm} 32 {butterFly:mux#9.itm(0)} {butterFly:mux#9.itm(1)} {butterFly:mux#9.itm(2)} {butterFly:mux#9.itm(3)} {butterFly:mux#9.itm(4)} {butterFly:mux#9.itm(5)} {butterFly:mux#9.itm(6)} {butterFly:mux#9.itm(7)} {butterFly:mux#9.itm(8)} {butterFly:mux#9.itm(9)} {butterFly:mux#9.itm(10)} {butterFly:mux#9.itm(11)} {butterFly:mux#9.itm(12)} {butterFly:mux#9.itm(13)} {butterFly:mux#9.itm(14)} {butterFly:mux#9.itm(15)} {butterFly:mux#9.itm(16)} {butterFly:mux#9.itm(17)} {butterFly:mux#9.itm(18)} {butterFly:mux#9.itm(19)} {butterFly:mux#9.itm(20)} {butterFly:mux#9.itm(21)} {butterFly:mux#9.itm(22)} {butterFly:mux#9.itm(23)} {butterFly:mux#9.itm(24)} {butterFly:mux#9.itm(25)} {butterFly:mux#9.itm(26)} {butterFly:mux#9.itm(27)} {butterFly:mux#9.itm(28)} {butterFly:mux#9.itm(29)} {butterFly:mux#9.itm(30)} {butterFly:mux#9.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1802 -attr oid 1798 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:f2:not.itm(0)} -attr vt d
load net {butterFly:f2:not.itm(1)} -attr vt d
load net {butterFly:f2:not.itm(2)} -attr vt d
load net {butterFly:f2:not.itm(3)} -attr vt d
load net {butterFly:f2:not.itm(4)} -attr vt d
load net {butterFly:f2:not.itm(5)} -attr vt d
load net {butterFly:f2:not.itm(6)} -attr vt d
load net {butterFly:f2:not.itm(7)} -attr vt d
load net {butterFly:f2:not.itm(8)} -attr vt d
load net {butterFly:f2:not.itm(9)} -attr vt d
load net {butterFly:f2:not.itm(10)} -attr vt d
load net {butterFly:f2:not.itm(11)} -attr vt d
load net {butterFly:f2:not.itm(12)} -attr vt d
load net {butterFly:f2:not.itm(13)} -attr vt d
load net {butterFly:f2:not.itm(14)} -attr vt d
load net {butterFly:f2:not.itm(15)} -attr vt d
load net {butterFly:f2:not.itm(16)} -attr vt d
load net {butterFly:f2:not.itm(17)} -attr vt d
load net {butterFly:f2:not.itm(18)} -attr vt d
load net {butterFly:f2:not.itm(19)} -attr vt d
load net {butterFly:f2:not.itm(20)} -attr vt d
load net {butterFly:f2:not.itm(21)} -attr vt d
load net {butterFly:f2:not.itm(22)} -attr vt d
load net {butterFly:f2:not.itm(23)} -attr vt d
load net {butterFly:f2:not.itm(24)} -attr vt d
load net {butterFly:f2:not.itm(25)} -attr vt d
load net {butterFly:f2:not.itm(26)} -attr vt d
load net {butterFly:f2:not.itm(27)} -attr vt d
load net {butterFly:f2:not.itm(28)} -attr vt d
load net {butterFly:f2:not.itm(29)} -attr vt d
load net {butterFly:f2:not.itm(30)} -attr vt d
load net {butterFly:f2:not.itm(31)} -attr vt d
load netBundle {butterFly:f2:not.itm} 32 {butterFly:f2:not.itm(0)} {butterFly:f2:not.itm(1)} {butterFly:f2:not.itm(2)} {butterFly:f2:not.itm(3)} {butterFly:f2:not.itm(4)} {butterFly:f2:not.itm(5)} {butterFly:f2:not.itm(6)} {butterFly:f2:not.itm(7)} {butterFly:f2:not.itm(8)} {butterFly:f2:not.itm(9)} {butterFly:f2:not.itm(10)} {butterFly:f2:not.itm(11)} {butterFly:f2:not.itm(12)} {butterFly:f2:not.itm(13)} {butterFly:f2:not.itm(14)} {butterFly:f2:not.itm(15)} {butterFly:f2:not.itm(16)} {butterFly:f2:not.itm(17)} {butterFly:f2:not.itm(18)} {butterFly:f2:not.itm(19)} {butterFly:f2:not.itm(20)} {butterFly:f2:not.itm(21)} {butterFly:f2:not.itm(22)} {butterFly:f2:not.itm(23)} {butterFly:f2:not.itm(24)} {butterFly:f2:not.itm(25)} {butterFly:f2:not.itm(26)} {butterFly:f2:not.itm(27)} {butterFly:f2:not.itm(28)} {butterFly:f2:not.itm(29)} {butterFly:f2:not.itm(30)} {butterFly:f2:not.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1803 -attr oid 1799 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:not#6.itm(0)} -attr vt d
load net {butterFly:not#6.itm(1)} -attr vt d
load net {butterFly:not#6.itm(2)} -attr vt d
load net {butterFly:not#6.itm(3)} -attr vt d
load net {butterFly:not#6.itm(4)} -attr vt d
load net {butterFly:not#6.itm(5)} -attr vt d
load net {butterFly:not#6.itm(6)} -attr vt d
load net {butterFly:not#6.itm(7)} -attr vt d
load net {butterFly:not#6.itm(8)} -attr vt d
load net {butterFly:not#6.itm(9)} -attr vt d
load net {butterFly:not#6.itm(10)} -attr vt d
load net {butterFly:not#6.itm(11)} -attr vt d
load net {butterFly:not#6.itm(12)} -attr vt d
load net {butterFly:not#6.itm(13)} -attr vt d
load net {butterFly:not#6.itm(14)} -attr vt d
load net {butterFly:not#6.itm(15)} -attr vt d
load net {butterFly:not#6.itm(16)} -attr vt d
load net {butterFly:not#6.itm(17)} -attr vt d
load net {butterFly:not#6.itm(18)} -attr vt d
load net {butterFly:not#6.itm(19)} -attr vt d
load net {butterFly:not#6.itm(20)} -attr vt d
load net {butterFly:not#6.itm(21)} -attr vt d
load net {butterFly:not#6.itm(22)} -attr vt d
load net {butterFly:not#6.itm(23)} -attr vt d
load net {butterFly:not#6.itm(24)} -attr vt d
load net {butterFly:not#6.itm(25)} -attr vt d
load net {butterFly:not#6.itm(26)} -attr vt d
load net {butterFly:not#6.itm(27)} -attr vt d
load net {butterFly:not#6.itm(28)} -attr vt d
load net {butterFly:not#6.itm(29)} -attr vt d
load net {butterFly:not#6.itm(30)} -attr vt d
load net {butterFly:not#6.itm(31)} -attr vt d
load netBundle {butterFly:not#6.itm} 32 {butterFly:not#6.itm(0)} {butterFly:not#6.itm(1)} {butterFly:not#6.itm(2)} {butterFly:not#6.itm(3)} {butterFly:not#6.itm(4)} {butterFly:not#6.itm(5)} {butterFly:not#6.itm(6)} {butterFly:not#6.itm(7)} {butterFly:not#6.itm(8)} {butterFly:not#6.itm(9)} {butterFly:not#6.itm(10)} {butterFly:not#6.itm(11)} {butterFly:not#6.itm(12)} {butterFly:not#6.itm(13)} {butterFly:not#6.itm(14)} {butterFly:not#6.itm(15)} {butterFly:not#6.itm(16)} {butterFly:not#6.itm(17)} {butterFly:not#6.itm(18)} {butterFly:not#6.itm(19)} {butterFly:not#6.itm(20)} {butterFly:not#6.itm(21)} {butterFly:not#6.itm(22)} {butterFly:not#6.itm(23)} {butterFly:not#6.itm(24)} {butterFly:not#6.itm(25)} {butterFly:not#6.itm(26)} {butterFly:not#6.itm(27)} {butterFly:not#6.itm(28)} {butterFly:not#6.itm(29)} {butterFly:not#6.itm(30)} {butterFly:not#6.itm(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1804 -attr oid 1800 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {for:conc#4.itm(0)} -attr vt d
load net {for:conc#4.itm(1)} -attr vt d
load net {for:conc#4.itm(2)} -attr vt d
load net {for:conc#4.itm(3)} -attr vt d
load net {for:conc#4.itm(4)} -attr vt d
load net {for:conc#4.itm(5)} -attr vt d
load net {for:conc#4.itm(6)} -attr vt d
load net {for:conc#4.itm(7)} -attr vt d
load net {for:conc#4.itm(8)} -attr vt d
load net {for:conc#4.itm(9)} -attr vt d
load net {for:conc#4.itm(10)} -attr vt d
load net {for:conc#4.itm(11)} -attr vt d
load net {for:conc#4.itm(12)} -attr vt d
load net {for:conc#4.itm(13)} -attr vt d
load netBundle {for:conc#4.itm} 14 {for:conc#4.itm(0)} {for:conc#4.itm(1)} {for:conc#4.itm(2)} {for:conc#4.itm(3)} {for:conc#4.itm(4)} {for:conc#4.itm(5)} {for:conc#4.itm(6)} {for:conc#4.itm(7)} {for:conc#4.itm(8)} {for:conc#4.itm(9)} {for:conc#4.itm(10)} {for:conc#4.itm(11)} {for:conc#4.itm(12)} {for:conc#4.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1805 -attr oid 1801 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {for:conc.itm(0)} -attr vt d
load net {for:conc.itm(1)} -attr vt d
load net {for:conc.itm(2)} -attr vt d
load net {for:conc.itm(3)} -attr vt d
load net {for:conc.itm(4)} -attr vt d
load net {for:conc.itm(5)} -attr vt d
load net {for:conc.itm(6)} -attr vt d
load net {for:conc.itm(7)} -attr vt d
load net {for:conc.itm(8)} -attr vt d
load net {for:conc.itm(9)} -attr vt d
load net {for:conc.itm(10)} -attr vt d
load net {for:conc.itm(11)} -attr vt d
load net {for:conc.itm(12)} -attr vt d
load net {for:conc.itm(13)} -attr vt d
load netBundle {for:conc.itm} 14 {for:conc.itm(0)} {for:conc.itm(1)} {for:conc.itm(2)} {for:conc.itm(3)} {for:conc.itm(4)} {for:conc.itm(5)} {for:conc.itm(6)} {for:conc.itm(7)} {for:conc.itm(8)} {for:conc.itm(9)} {for:conc.itm(10)} {for:conc.itm(11)} {for:conc.itm(12)} {for:conc.itm(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1806 -attr oid 1802 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1807 -attr oid 1803 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1808 -attr oid 1804 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1809 -attr oid 1805 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1810 -attr oid 1806 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1811 -attr oid 1807 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1812 -attr oid 1808 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1813 -attr oid 1809 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1814 -attr oid 1810 -attr vt d
load net {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1815 -attr oid 1811 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1816 -attr oid 1812 -attr vt d
load net {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1817 -attr oid 1813 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1818 -attr oid 1814 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1819 -attr oid 1815 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1820 -attr oid 1816 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1821 -attr oid 1817 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1822 -attr oid 1818 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1823 -attr oid 1819 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1824 -attr oid 1820 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1825 -attr oid 1821 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1826 -attr oid 1822 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1827 -attr oid 1823 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1828 -attr oid 1824 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1829 -attr oid 1825 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1830 -attr oid 1826 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1831 -attr oid 1827 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1832 -attr oid 1828 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1833 -attr oid 1829 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1834 -attr oid 1830 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1835 -attr oid 1831 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1836 -attr oid 1832 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1837 -attr oid 1833 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1838 -attr oid 1834 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1839 -attr oid 1835 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1840 -attr oid 1836 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1841 -attr oid 1837 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1842 -attr oid 1838 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1843 -attr oid 1839 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1844 -attr oid 1840 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1845 -attr oid 1841 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1846 -attr oid 1842 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1847 -attr oid 1843 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1848 -attr oid 1844 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1849 -attr oid 1845 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1850 -attr oid 1846 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1851 -attr oid 1847 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1852 -attr oid 1848 -attr vt d
load net {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1853 -attr oid 1849 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1854 -attr oid 1850 -attr vt d
load net {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1855 -attr oid 1851 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1856 -attr oid 1852 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1857 -attr oid 1853 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1858 -attr oid 1854 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1859 -attr oid 1855 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1860 -attr oid 1856 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1861 -attr oid 1857 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1862 -attr oid 1858 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1863 -attr oid 1859 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1864 -attr oid 1860 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1865 -attr oid 1861 -attr vt d
load net {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1866 -attr oid 1862 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1867 -attr oid 1863 -attr vt d
load net {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1868 -attr oid 1864 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1869 -attr oid 1865 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1870 -attr oid 1866 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1871 -attr oid 1867 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1872 -attr oid 1868 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1873 -attr oid 1869 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1874 -attr oid 1870 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1875 -attr oid 1871 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1876 -attr oid 1872 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1877 -attr oid 1873 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1878 -attr oid 1874 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1879 -attr oid 1875 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1880 -attr oid 1876 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1881 -attr oid 1877 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1882 -attr oid 1878 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1883 -attr oid 1879 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1884 -attr oid 1880 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1885 -attr oid 1881 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1886 -attr oid 1882 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1887 -attr oid 1883 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1888 -attr oid 1884 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1889 -attr oid 1885 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1890 -attr oid 1886 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1891 -attr oid 1887 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1892 -attr oid 1888 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1893 -attr oid 1889 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1894 -attr oid 1890 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1895 -attr oid 1891 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1896 -attr oid 1892 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1897 -attr oid 1893 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1898 -attr oid 1894 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1899 -attr oid 1895 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1900 -attr oid 1896 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1901 -attr oid 1897 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1902 -attr oid 1898 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1903 -attr oid 1899 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1904 -attr oid 1900 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1905 -attr oid 1901 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1906 -attr oid 1902 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1907 -attr oid 1903 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1908 -attr oid 1904 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1909 -attr oid 1905 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1910 -attr oid 1906 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1911 -attr oid 1907 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1912 -attr oid 1908 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1913 -attr oid 1909 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1914 -attr oid 1910 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1915 -attr oid 1911 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1916 -attr oid 1912 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1917 -attr oid 1913 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1918 -attr oid 1914 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1919 -attr oid 1915 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1920 -attr oid 1916 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 32 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1921 -attr oid 1917 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1922 -attr oid 1918 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1923 -attr oid 1919 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1924 -attr oid 1920 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1925 -attr oid 1921 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1926 -attr oid 1922 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1927 -attr oid 1923 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1928 -attr oid 1924 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1929 -attr oid 1925 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1930 -attr oid 1926 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1931 -attr oid 1927 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1932 -attr oid 1928 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1933 -attr oid 1929 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1934 -attr oid 1930 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1935 -attr oid 1931 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1936 -attr oid 1932 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1937 -attr oid 1933 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1938 -attr oid 1934 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1939 -attr oid 1935 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1940 -attr oid 1936 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1941 -attr oid 1937 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1942 -attr oid 1938 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1943 -attr oid 1939 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1944 -attr oid 1940 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1945 -attr oid 1941 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1946 -attr oid 1942 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1947 -attr oid 1943 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1948 -attr oid 1944 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1949 -attr oid 1945 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1950 -attr oid 1946 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1951 -attr oid 1947 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1952 -attr oid 1948 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1953 -attr oid 1949 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1954 -attr oid 1950 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1955 -attr oid 1951 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1956 -attr oid 1952 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1957 -attr oid 1953 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1958 -attr oid 1954 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1959 -attr oid 1955 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1960 -attr oid 1956 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1961 -attr oid 1957 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1962 -attr oid 1958 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1963 -attr oid 1959 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1964 -attr oid 1960 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1965 -attr oid 1961 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1966 -attr oid 1962 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1967 -attr oid 1963 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1968 -attr oid 1964 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1969 -attr oid 1965 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1970 -attr oid 1966 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1971 -attr oid 1967 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1972 -attr oid 1968 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1973 -attr oid 1969 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1974 -attr oid 1970 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1975 -attr oid 1971 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1976 -attr oid 1972 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1977 -attr oid 1973 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1978 -attr oid 1974 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1979 -attr oid 1975 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1980 -attr oid 1976 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1981 -attr oid 1977 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1982 -attr oid 1978 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1983 -attr oid 1979 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1984 -attr oid 1980 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1985 -attr oid 1981 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1986 -attr oid 1982 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1987 -attr oid 1983 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1988 -attr oid 1984 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1989 -attr oid 1985 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1990 -attr oid 1986 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1991 -attr oid 1987 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1992 -attr oid 1988 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1993 -attr oid 1989 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1994 -attr oid 1990 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1995 -attr oid 1991 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1996 -attr oid 1992 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1997 -attr oid 1993 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1998 -attr oid 1994 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-1999 -attr oid 1995 -attr vt d
load net {twiddle_h:rsc.s_tdone} -port {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2000 -attr oid 1996 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2001 -attr oid 1997 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -port {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2002 -attr oid 1998 -attr vt d
load net {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2003 -attr oid 1999 -attr vt d
load net {twiddle_h:rsc.RREADY} -port {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2004 -attr oid 2000 -attr vt d
load net {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2005 -attr oid 2001 -attr vt d
load net {twiddle_h:rsc.RVALID} -port {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2006 -attr oid 2002 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2007 -attr oid 2003 -attr vt d
load net {twiddle_h:rsc.RUSER} -port {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2008 -attr oid 2004 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2009 -attr oid 2005 -attr vt d
load net {twiddle_h:rsc.RLAST} -port {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2010 -attr oid 2006 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RRESP(0)} -attr vt d
load net {twiddle_h:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.RRESP} 2 {twiddle_h:rsc.RRESP(0)} {twiddle_h:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2011 -attr oid 2007 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(0)} -port {twiddle_h:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -port {twiddle_h:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RDATA(0)} -attr vt d
load net {twiddle_h:rsc.RDATA(1)} -attr vt d
load net {twiddle_h:rsc.RDATA(2)} -attr vt d
load net {twiddle_h:rsc.RDATA(3)} -attr vt d
load net {twiddle_h:rsc.RDATA(4)} -attr vt d
load net {twiddle_h:rsc.RDATA(5)} -attr vt d
load net {twiddle_h:rsc.RDATA(6)} -attr vt d
load net {twiddle_h:rsc.RDATA(7)} -attr vt d
load net {twiddle_h:rsc.RDATA(8)} -attr vt d
load net {twiddle_h:rsc.RDATA(9)} -attr vt d
load net {twiddle_h:rsc.RDATA(10)} -attr vt d
load net {twiddle_h:rsc.RDATA(11)} -attr vt d
load net {twiddle_h:rsc.RDATA(12)} -attr vt d
load net {twiddle_h:rsc.RDATA(13)} -attr vt d
load net {twiddle_h:rsc.RDATA(14)} -attr vt d
load net {twiddle_h:rsc.RDATA(15)} -attr vt d
load net {twiddle_h:rsc.RDATA(16)} -attr vt d
load net {twiddle_h:rsc.RDATA(17)} -attr vt d
load net {twiddle_h:rsc.RDATA(18)} -attr vt d
load net {twiddle_h:rsc.RDATA(19)} -attr vt d
load net {twiddle_h:rsc.RDATA(20)} -attr vt d
load net {twiddle_h:rsc.RDATA(21)} -attr vt d
load net {twiddle_h:rsc.RDATA(22)} -attr vt d
load net {twiddle_h:rsc.RDATA(23)} -attr vt d
load net {twiddle_h:rsc.RDATA(24)} -attr vt d
load net {twiddle_h:rsc.RDATA(25)} -attr vt d
load net {twiddle_h:rsc.RDATA(26)} -attr vt d
load net {twiddle_h:rsc.RDATA(27)} -attr vt d
load net {twiddle_h:rsc.RDATA(28)} -attr vt d
load net {twiddle_h:rsc.RDATA(29)} -attr vt d
load net {twiddle_h:rsc.RDATA(30)} -attr vt d
load net {twiddle_h:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.RDATA} 32 {twiddle_h:rsc.RDATA(0)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2012 -attr oid 2008 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(0)} -port {twiddle_h:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -port {twiddle_h:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -port {twiddle_h:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -port {twiddle_h:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -port {twiddle_h:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -port {twiddle_h:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -port {twiddle_h:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -port {twiddle_h:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -port {twiddle_h:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -port {twiddle_h:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -port {twiddle_h:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -port {twiddle_h:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -port {twiddle_h:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -port {twiddle_h:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -port {twiddle_h:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -port {twiddle_h:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -port {twiddle_h:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -port {twiddle_h:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -port {twiddle_h:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -port {twiddle_h:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -port {twiddle_h:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -port {twiddle_h:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -port {twiddle_h:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -port {twiddle_h:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -port {twiddle_h:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -port {twiddle_h:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -port {twiddle_h:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -port {twiddle_h:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -port {twiddle_h:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -port {twiddle_h:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -port {twiddle_h:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -port {twiddle_h:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2013 -attr oid 2009 -attr vt d
load net {twiddle_h:rsc.RID} -port {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2014 -attr oid 2010 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2015 -attr oid 2011 -attr vt d
load net {twiddle_h:rsc.ARREADY} -port {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2016 -attr oid 2012 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2017 -attr oid 2013 -attr vt d
load net {twiddle_h:rsc.ARVALID} -port {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2018 -attr oid 2014 -attr vt d
load net {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2019 -attr oid 2015 -attr vt d
load net {twiddle_h:rsc.ARUSER} -port {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2020 -attr oid 2016 -attr vt d
load net {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2021 -attr oid 2017 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(0)} -port {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -port {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -port {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -port {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2022 -attr oid 2018 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2023 -attr oid 2019 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(0)} -port {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -port {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -port {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -port {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2024 -attr oid 2020 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2025 -attr oid 2021 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(0)} -port {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -port {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -port {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2026 -attr oid 2022 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2027 -attr oid 2023 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(0)} -port {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -port {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -port {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -port {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2028 -attr oid 2024 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2029 -attr oid 2025 -attr vt d
load net {twiddle_h:rsc.ARLOCK} -port {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2030 -attr oid 2026 -attr vt d
load net {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2031 -attr oid 2027 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(0)} -port {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -port {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2032 -attr oid 2028 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2033 -attr oid 2029 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(0)} -port {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -port {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -port {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2034 -attr oid 2030 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2035 -attr oid 2031 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(0)} -port {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -port {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -port {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -port {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -port {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -port {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -port {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -port {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2036 -attr oid 2032 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2037 -attr oid 2033 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(0)} -port {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -port {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -port {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -port {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -port {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -port {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -port {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -port {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -port {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -port {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -port {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -port {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2038 -attr oid 2034 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2039 -attr oid 2035 -attr vt d
load net {twiddle_h:rsc.ARID} -port {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2040 -attr oid 2036 -attr vt d
load net {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2041 -attr oid 2037 -attr vt d
load net {twiddle_h:rsc.BREADY} -port {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2042 -attr oid 2038 -attr vt d
load net {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2043 -attr oid 2039 -attr vt d
load net {twiddle_h:rsc.BVALID} -port {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2044 -attr oid 2040 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2045 -attr oid 2041 -attr vt d
load net {twiddle_h:rsc.BUSER} -port {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2046 -attr oid 2042 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BRESP(0)} -attr vt d
load net {twiddle_h:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.BRESP} 2 {twiddle_h:rsc.BRESP(0)} {twiddle_h:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2047 -attr oid 2043 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(0)} -port {twiddle_h:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -port {twiddle_h:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2048 -attr oid 2044 -attr vt d
load net {twiddle_h:rsc.BID} -port {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2049 -attr oid 2045 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2050 -attr oid 2046 -attr vt d
load net {twiddle_h:rsc.WREADY} -port {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2051 -attr oid 2047 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2052 -attr oid 2048 -attr vt d
load net {twiddle_h:rsc.WVALID} -port {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2053 -attr oid 2049 -attr vt d
load net {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2054 -attr oid 2050 -attr vt d
load net {twiddle_h:rsc.WUSER} -port {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2055 -attr oid 2051 -attr vt d
load net {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2056 -attr oid 2052 -attr vt d
load net {twiddle_h:rsc.WLAST} -port {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2057 -attr oid 2053 -attr vt d
load net {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2058 -attr oid 2054 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(0)} -port {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -port {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -port {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -port {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2059 -attr oid 2055 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2060 -attr oid 2056 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(0)} -port {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -port {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -port {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -port {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -port {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -port {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -port {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -port {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -port {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -port {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -port {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -port {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -port {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -port {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -port {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -port {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -port {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -port {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -port {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -port {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -port {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -port {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -port {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -port {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -port {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -port {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -port {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -port {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -port {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -port {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -port {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -port {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2061 -attr oid 2057 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2062 -attr oid 2058 -attr vt d
load net {twiddle_h:rsc.AWREADY} -port {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2063 -attr oid 2059 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2064 -attr oid 2060 -attr vt d
load net {twiddle_h:rsc.AWVALID} -port {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2065 -attr oid 2061 -attr vt d
load net {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2066 -attr oid 2062 -attr vt d
load net {twiddle_h:rsc.AWUSER} -port {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2067 -attr oid 2063 -attr vt d
load net {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2068 -attr oid 2064 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(0)} -port {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -port {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -port {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -port {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2069 -attr oid 2065 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2070 -attr oid 2066 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(0)} -port {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -port {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -port {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -port {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2071 -attr oid 2067 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2072 -attr oid 2068 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(0)} -port {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -port {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -port {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2073 -attr oid 2069 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2074 -attr oid 2070 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(0)} -port {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -port {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -port {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -port {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2075 -attr oid 2071 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2076 -attr oid 2072 -attr vt d
load net {twiddle_h:rsc.AWLOCK} -port {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2077 -attr oid 2073 -attr vt d
load net {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2078 -attr oid 2074 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(0)} -port {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -port {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2079 -attr oid 2075 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2080 -attr oid 2076 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(0)} -port {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -port {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -port {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2081 -attr oid 2077 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2082 -attr oid 2078 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(0)} -port {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -port {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -port {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -port {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -port {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -port {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -port {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -port {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2083 -attr oid 2079 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2084 -attr oid 2080 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(0)} -port {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -port {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -port {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -port {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -port {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -port {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -port {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -port {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -port {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -port {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -port {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -port {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2085 -attr oid 2081 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2086 -attr oid 2082 -attr vt d
load net {twiddle_h:rsc.AWID} -port {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2087 -attr oid 2083 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2088 -attr oid 2084 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2089 -attr oid 2085 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.triosy.lz}
load net {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2090 -attr oid 2086 -attr vt d
load net {result:rsc.s_tdone} -port {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2091 -attr oid 2087 -attr vt d
load net {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2092 -attr oid 2088 -attr vt d
load net {result:rsc.tr_write_done} -port {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2093 -attr oid 2089 -attr vt d
load net {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2094 -attr oid 2090 -attr vt d
load net {result:rsc.RREADY} -port {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2095 -attr oid 2091 -attr vt d
load net {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2096 -attr oid 2092 -attr vt d
load net {result:rsc.RVALID} -port {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2097 -attr oid 2093 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RVALID}
load net {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2098 -attr oid 2094 -attr vt d
load net {result:rsc.RUSER} -port {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2099 -attr oid 2095 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RUSER}
load net {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2100 -attr oid 2096 -attr vt d
load net {result:rsc.RLAST} -port {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2101 -attr oid 2097 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RLAST}
load net {result:rsc.RRESP(0)} -attr vt d
load net {result:rsc.RRESP(1)} -attr vt d
load netBundle {result:rsc.RRESP} 2 {result:rsc.RRESP(0)} {result:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2102 -attr oid 2098 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load net {result:rsc.RRESP(0)} -port {result:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -port {result:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load net {result:rsc.RDATA(0)} -attr vt d
load net {result:rsc.RDATA(1)} -attr vt d
load net {result:rsc.RDATA(2)} -attr vt d
load net {result:rsc.RDATA(3)} -attr vt d
load net {result:rsc.RDATA(4)} -attr vt d
load net {result:rsc.RDATA(5)} -attr vt d
load net {result:rsc.RDATA(6)} -attr vt d
load net {result:rsc.RDATA(7)} -attr vt d
load net {result:rsc.RDATA(8)} -attr vt d
load net {result:rsc.RDATA(9)} -attr vt d
load net {result:rsc.RDATA(10)} -attr vt d
load net {result:rsc.RDATA(11)} -attr vt d
load net {result:rsc.RDATA(12)} -attr vt d
load net {result:rsc.RDATA(13)} -attr vt d
load net {result:rsc.RDATA(14)} -attr vt d
load net {result:rsc.RDATA(15)} -attr vt d
load net {result:rsc.RDATA(16)} -attr vt d
load net {result:rsc.RDATA(17)} -attr vt d
load net {result:rsc.RDATA(18)} -attr vt d
load net {result:rsc.RDATA(19)} -attr vt d
load net {result:rsc.RDATA(20)} -attr vt d
load net {result:rsc.RDATA(21)} -attr vt d
load net {result:rsc.RDATA(22)} -attr vt d
load net {result:rsc.RDATA(23)} -attr vt d
load net {result:rsc.RDATA(24)} -attr vt d
load net {result:rsc.RDATA(25)} -attr vt d
load net {result:rsc.RDATA(26)} -attr vt d
load net {result:rsc.RDATA(27)} -attr vt d
load net {result:rsc.RDATA(28)} -attr vt d
load net {result:rsc.RDATA(29)} -attr vt d
load net {result:rsc.RDATA(30)} -attr vt d
load net {result:rsc.RDATA(31)} -attr vt d
load netBundle {result:rsc.RDATA} 32 {result:rsc.RDATA(0)} {result:rsc.RDATA(1)} {result:rsc.RDATA(2)} {result:rsc.RDATA(3)} {result:rsc.RDATA(4)} {result:rsc.RDATA(5)} {result:rsc.RDATA(6)} {result:rsc.RDATA(7)} {result:rsc.RDATA(8)} {result:rsc.RDATA(9)} {result:rsc.RDATA(10)} {result:rsc.RDATA(11)} {result:rsc.RDATA(12)} {result:rsc.RDATA(13)} {result:rsc.RDATA(14)} {result:rsc.RDATA(15)} {result:rsc.RDATA(16)} {result:rsc.RDATA(17)} {result:rsc.RDATA(18)} {result:rsc.RDATA(19)} {result:rsc.RDATA(20)} {result:rsc.RDATA(21)} {result:rsc.RDATA(22)} {result:rsc.RDATA(23)} {result:rsc.RDATA(24)} {result:rsc.RDATA(25)} {result:rsc.RDATA(26)} {result:rsc.RDATA(27)} {result:rsc.RDATA(28)} {result:rsc.RDATA(29)} {result:rsc.RDATA(30)} {result:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2103 -attr oid 2099 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(0)} -port {result:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -port {result:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -port {result:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -port {result:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -port {result:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -port {result:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -port {result:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -port {result:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -port {result:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -port {result:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -port {result:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -port {result:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -port {result:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -port {result:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -port {result:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -port {result:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -port {result:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -port {result:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -port {result:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -port {result:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -port {result:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -port {result:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -port {result:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -port {result:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -port {result:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -port {result:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -port {result:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -port {result:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -port {result:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -port {result:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -port {result:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -port {result:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2104 -attr oid 2100 -attr vt d
load net {result:rsc.RID} -port {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2105 -attr oid 2101 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RID}
load net {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2106 -attr oid 2102 -attr vt d
load net {result:rsc.ARREADY} -port {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2107 -attr oid 2103 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREADY}
load net {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2108 -attr oid 2104 -attr vt d
load net {result:rsc.ARVALID} -port {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2109 -attr oid 2105 -attr vt d
load net {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2110 -attr oid 2106 -attr vt d
load net {result:rsc.ARUSER} -port {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2111 -attr oid 2107 -attr vt d
load net {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2112 -attr oid 2108 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARREGION(0)} -port {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -port {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -port {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -port {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2113 -attr oid 2109 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2114 -attr oid 2110 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARQOS(0)} -port {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -port {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -port {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -port {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2115 -attr oid 2111 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2116 -attr oid 2112 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load net {result:rsc.ARPROT(0)} -port {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -port {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -port {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2117 -attr oid 2113 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load net {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2118 -attr oid 2114 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(0)} -port {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -port {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -port {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -port {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2119 -attr oid 2115 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2120 -attr oid 2116 -attr vt d
load net {result:rsc.ARLOCK} -port {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2121 -attr oid 2117 -attr vt d
load net {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2122 -attr oid 2118 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARBURST}
load net {result:rsc.ARBURST(0)} -port {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -port {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2123 -attr oid 2119 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARBURST}
load net {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2124 -attr oid 2120 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(0)} -port {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -port {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -port {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2125 -attr oid 2121 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load net {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2126 -attr oid 2122 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(0)} -port {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -port {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -port {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -port {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -port {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -port {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -port {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -port {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2127 -attr oid 2123 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2128 -attr oid 2124 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(0)} -port {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -port {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -port {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -port {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -port {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -port {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -port {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -port {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -port {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -port {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -port {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -port {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -port {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -port {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2129 -attr oid 2125 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2130 -attr oid 2126 -attr vt d
load net {result:rsc.ARID} -port {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2131 -attr oid 2127 -attr vt d
load net {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2132 -attr oid 2128 -attr vt d
load net {result:rsc.BREADY} -port {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2133 -attr oid 2129 -attr vt d
load net {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2134 -attr oid 2130 -attr vt d
load net {result:rsc.BVALID} -port {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2135 -attr oid 2131 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BVALID}
load net {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2136 -attr oid 2132 -attr vt d
load net {result:rsc.BUSER} -port {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2137 -attr oid 2133 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BUSER}
load net {result:rsc.BRESP(0)} -attr vt d
load net {result:rsc.BRESP(1)} -attr vt d
load netBundle {result:rsc.BRESP} 2 {result:rsc.BRESP(0)} {result:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2138 -attr oid 2134 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load net {result:rsc.BRESP(0)} -port {result:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -port {result:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load net {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2139 -attr oid 2135 -attr vt d
load net {result:rsc.BID} -port {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2140 -attr oid 2136 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BID}
load net {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2141 -attr oid 2137 -attr vt d
load net {result:rsc.WREADY} -port {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2142 -attr oid 2138 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WREADY}
load net {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2143 -attr oid 2139 -attr vt d
load net {result:rsc.WVALID} -port {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2144 -attr oid 2140 -attr vt d
load net {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2145 -attr oid 2141 -attr vt d
load net {result:rsc.WUSER} -port {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2146 -attr oid 2142 -attr vt d
load net {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2147 -attr oid 2143 -attr vt d
load net {result:rsc.WLAST} -port {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2148 -attr oid 2144 -attr vt d
load net {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2149 -attr oid 2145 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WSTRB(0)} -port {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -port {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -port {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -port {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2150 -attr oid 2146 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2151 -attr oid 2147 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(0)} -port {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -port {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -port {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -port {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -port {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -port {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -port {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -port {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -port {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -port {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -port {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -port {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -port {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -port {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -port {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -port {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -port {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -port {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -port {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -port {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -port {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -port {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -port {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -port {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -port {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -port {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -port {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -port {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -port {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -port {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -port {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -port {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2152 -attr oid 2148 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2153 -attr oid 2149 -attr vt d
load net {result:rsc.AWREADY} -port {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2154 -attr oid 2150 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREADY}
load net {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2155 -attr oid 2151 -attr vt d
load net {result:rsc.AWVALID} -port {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2156 -attr oid 2152 -attr vt d
load net {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2157 -attr oid 2153 -attr vt d
load net {result:rsc.AWUSER} -port {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2158 -attr oid 2154 -attr vt d
load net {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2159 -attr oid 2155 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWREGION(0)} -port {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -port {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -port {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -port {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2160 -attr oid 2156 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2161 -attr oid 2157 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWQOS(0)} -port {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -port {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -port {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -port {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2162 -attr oid 2158 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2163 -attr oid 2159 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load net {result:rsc.AWPROT(0)} -port {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -port {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -port {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2164 -attr oid 2160 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load net {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2165 -attr oid 2161 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(0)} -port {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -port {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -port {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -port {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2166 -attr oid 2162 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2167 -attr oid 2163 -attr vt d
load net {result:rsc.AWLOCK} -port {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2168 -attr oid 2164 -attr vt d
load net {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2169 -attr oid 2165 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWBURST}
load net {result:rsc.AWBURST(0)} -port {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -port {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2170 -attr oid 2166 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWBURST}
load net {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2171 -attr oid 2167 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(0)} -port {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -port {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -port {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2172 -attr oid 2168 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load net {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2173 -attr oid 2169 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(0)} -port {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -port {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -port {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -port {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -port {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -port {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -port {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -port {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2174 -attr oid 2170 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2175 -attr oid 2171 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(0)} -port {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -port {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -port {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -port {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -port {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -port {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -port {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -port {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -port {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -port {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -port {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -port {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -port {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -port {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2176 -attr oid 2172 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2177 -attr oid 2173 -attr vt d
load net {result:rsc.AWID} -port {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2178 -attr oid 2174 -attr vt d
load net {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2179 -attr oid 2175 -attr vt d
load net {result:rsc.triosy.lz} -port {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2180 -attr oid 2176 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsc.triosy.lz}
load net {INNER_LOOP:tf:mul:cmp.a(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.a} 10 {INNER_LOOP:tf:mul:cmp.a(0)} {INNER_LOOP:tf:mul:cmp.a(1)} {INNER_LOOP:tf:mul:cmp.a(2)} {INNER_LOOP:tf:mul:cmp.a(3)} {INNER_LOOP:tf:mul:cmp.a(4)} {INNER_LOOP:tf:mul:cmp.a(5)} {INNER_LOOP:tf:mul:cmp.a(6)} {INNER_LOOP:tf:mul:cmp.a(7)} {INNER_LOOP:tf:mul:cmp.a(8)} {INNER_LOOP:tf:mul:cmp.a(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2181 -attr oid 2177 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(0)} -port {INNER_LOOP:tf:mul:cmp.a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(1)} -port {INNER_LOOP:tf:mul:cmp.a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(2)} -port {INNER_LOOP:tf:mul:cmp.a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(3)} -port {INNER_LOOP:tf:mul:cmp.a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(4)} -port {INNER_LOOP:tf:mul:cmp.a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(5)} -port {INNER_LOOP:tf:mul:cmp.a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(6)} -port {INNER_LOOP:tf:mul:cmp.a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(7)} -port {INNER_LOOP:tf:mul:cmp.a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(8)} -port {INNER_LOOP:tf:mul:cmp.a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(9)} -port {INNER_LOOP:tf:mul:cmp.a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.b} 10 {INNER_LOOP:tf:mul:cmp.b(0)} {INNER_LOOP:tf:mul:cmp.b(1)} {INNER_LOOP:tf:mul:cmp.b(2)} {INNER_LOOP:tf:mul:cmp.b(3)} {INNER_LOOP:tf:mul:cmp.b(4)} {INNER_LOOP:tf:mul:cmp.b(5)} {INNER_LOOP:tf:mul:cmp.b(6)} {INNER_LOOP:tf:mul:cmp.b(7)} {INNER_LOOP:tf:mul:cmp.b(8)} {INNER_LOOP:tf:mul:cmp.b(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2182 -attr oid 2178 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -port {INNER_LOOP:tf:mul:cmp.b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(1)} -port {INNER_LOOP:tf:mul:cmp.b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(2)} -port {INNER_LOOP:tf:mul:cmp.b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(3)} -port {INNER_LOOP:tf:mul:cmp.b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(4)} -port {INNER_LOOP:tf:mul:cmp.b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(5)} -port {INNER_LOOP:tf:mul:cmp.b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(6)} -port {INNER_LOOP:tf:mul:cmp.b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(7)} -port {INNER_LOOP:tf:mul:cmp.b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(8)} -port {INNER_LOOP:tf:mul:cmp.b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(9)} -port {INNER_LOOP:tf:mul:cmp.b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z} 10 {INNER_LOOP:tf:mul:cmp.z(0)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2183 -attr oid 2179 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -port {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(1)} -port {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(2)} -port {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(3)} -port {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(4)} -port {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(5)} -port {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(6)} -port {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(7)} -port {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(8)} -port {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(9)} -port {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z} 10 {INNER_LOOP:tf:mul:cmp.z(0)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2184 -attr oid 2180 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.a} 9 {INNER_LOOP:idx1:mul:cmp.a(0)} {INNER_LOOP:idx1:mul:cmp.a(1)} {INNER_LOOP:idx1:mul:cmp.a(2)} {INNER_LOOP:idx1:mul:cmp.a(3)} {INNER_LOOP:idx1:mul:cmp.a(4)} {INNER_LOOP:idx1:mul:cmp.a(5)} {INNER_LOOP:idx1:mul:cmp.a(6)} {INNER_LOOP:idx1:mul:cmp.a(7)} {INNER_LOOP:idx1:mul:cmp.a(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2185 -attr oid 2181 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -port {INNER_LOOP:idx1:mul:cmp.a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -port {INNER_LOOP:idx1:mul:cmp.a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -port {INNER_LOOP:idx1:mul:cmp.a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -port {INNER_LOOP:idx1:mul:cmp.a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -port {INNER_LOOP:idx1:mul:cmp.a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -port {INNER_LOOP:idx1:mul:cmp.a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -port {INNER_LOOP:idx1:mul:cmp.a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -port {INNER_LOOP:idx1:mul:cmp.a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -port {INNER_LOOP:idx1:mul:cmp.a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.b} 10 {INNER_LOOP:idx1:mul:cmp.b(0)} {INNER_LOOP:idx1:mul:cmp.b(1)} {INNER_LOOP:idx1:mul:cmp.b(2)} {INNER_LOOP:idx1:mul:cmp.b(3)} {INNER_LOOP:idx1:mul:cmp.b(4)} {INNER_LOOP:idx1:mul:cmp.b(5)} {INNER_LOOP:idx1:mul:cmp.b(6)} {INNER_LOOP:idx1:mul:cmp.b(7)} {INNER_LOOP:idx1:mul:cmp.b(8)} {INNER_LOOP:idx1:mul:cmp.b(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2186 -attr oid 2182 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -port {INNER_LOOP:idx1:mul:cmp.b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -port {INNER_LOOP:idx1:mul:cmp.b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -port {INNER_LOOP:idx1:mul:cmp.b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -port {INNER_LOOP:idx1:mul:cmp.b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -port {INNER_LOOP:idx1:mul:cmp.b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -port {INNER_LOOP:idx1:mul:cmp.b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -port {INNER_LOOP:idx1:mul:cmp.b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -port {INNER_LOOP:idx1:mul:cmp.b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -port {INNER_LOOP:idx1:mul:cmp.b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -port {INNER_LOOP:idx1:mul:cmp.b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z} 13 {INNER_LOOP:idx1:mul:cmp.z(0)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2187 -attr oid 2183 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -port {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -port {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -port {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -port {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -port {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -port {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -port {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -port {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -port {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -port {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -port {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -port {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -port {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z} 13 {INNER_LOOP:idx1:mul:cmp.z(0)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2188 -attr oid 2184 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load inst "ntt_flat:core:wait_dp:inst" "ntt_flat:core:wait_dp" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2189 -attr oid 2185 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp:inst} -attr area 4.002000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:wait_dp"
load net {clk} -pin  "ntt_flat:core:wait_dp:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2190 -attr oid 2186 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {or#38.rmff} -pin  "ntt_flat:core:wait_dp:inst" {ensig.cgo_iro} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/or#38.rmff}
load net {or#39.rmff} -pin  "ntt_flat:core:wait_dp:inst" {ensig.cgo_iro#1} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/or#39.rmff}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(1)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(2)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(3)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(4)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(5)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(6)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(7)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(8)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(9)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z}
load net {core.wen} -pin  "ntt_flat:core:wait_dp:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2191 -attr oid 2187 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(ensig.cgo).cse} -pin  "ntt_flat:core:wait_dp:inst" {ensig.cgo} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2192 -attr oid 2188 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo).cse}
load net {mult:z_:mul:cmp.en} -pin  "ntt_flat:core:wait_dp:inst" {mult:z_:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2193 -attr oid 2189 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.en}
load net {reg(ensig.cgo#1).cse} -pin  "ntt_flat:core:wait_dp:inst" {ensig.cgo#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2194 -attr oid 2190 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo#1).cse}
load net {mult:z:mul:cmp.en} -pin  "ntt_flat:core:wait_dp:inst" {mult:z:mul:cmp.en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2195 -attr oid 2191 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.en}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -pin  "ntt_flat:core:wait_dp:inst" {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load inst "ntt_flat:core:vec:rsci:inst" "ntt_flat:core:vec:rsci" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2196 -attr oid 2192 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci:inst} -attr area 1008.003000 -attr delay 2.070002 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsci"
load net {clk} -pin  "ntt_flat:core:vec:rsci:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2197 -attr oid 2193 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core:vec:rsci:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2198 -attr oid 2194 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {vec:rsc.s_tdone} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2199 -attr oid 2195 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.s_tdone}
load net {vec:rsc.tr_write_done} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2200 -attr oid 2196 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.tr_write_done}
load net {vec:rsc.RREADY} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2201 -attr oid 2197 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2202 -attr oid 2198 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2203 -attr oid 2199 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2204 -attr oid 2200 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2205 -attr oid 2201 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2206 -attr oid 2202 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2207 -attr oid 2203 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2208 -attr oid 2204 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2209 -attr oid 2205 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2210 -attr oid 2206 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2211 -attr oid 2207 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2212 -attr oid 2208 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2213 -attr oid 2209 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2214 -attr oid 2210 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2215 -attr oid 2211 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2216 -attr oid 2212 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2217 -attr oid 2213 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2218 -attr oid 2214 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2219 -attr oid 2215 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2220 -attr oid 2216 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2221 -attr oid 2217 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2222 -attr oid 2218 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2223 -attr oid 2219 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.AWID}
load net {core.wen} -pin  "ntt_flat:core:vec:rsci:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2224 -attr oid 2220 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(vec:rsci.oswt).cse} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2225 -attr oid 2221 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsci.oswt).cse}
load net {vec:rsci.wen_comp} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2226 -attr oid 2222 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.wen_comp}
load net {vec:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:vec:rsci:inst" {vec:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load inst "ntt_flat:core:twiddle:rsci:inst" "ntt_flat:core:twiddle:rsci" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2227 -attr oid 2223 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci:inst} -attr area 1008.003000 -attr delay 2.070002 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsci"
load net {clk} -pin  "ntt_flat:core:twiddle:rsci:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2228 -attr oid 2224 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core:twiddle:rsci:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2229 -attr oid 2225 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {twiddle:rsc.s_tdone} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2230 -attr oid 2226 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.s_tdone}
load net {twiddle:rsc.tr_write_done} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2231 -attr oid 2227 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.RREADY} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2232 -attr oid 2228 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RREADY}
load net {twiddle:rsc.RVALID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2233 -attr oid 2229 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2234 -attr oid 2230 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2235 -attr oid 2231 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2236 -attr oid 2232 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2237 -attr oid 2233 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2238 -attr oid 2234 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARUSER} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2239 -attr oid 2235 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARREGION(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2240 -attr oid 2236 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARBURST(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2241 -attr oid 2237 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.ARID}
load net {twiddle:rsc.BREADY} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2242 -attr oid 2238 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BREADY}
load net {twiddle:rsc.BVALID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2243 -attr oid 2239 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2244 -attr oid 2240 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2245 -attr oid 2241 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2246 -attr oid 2242 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2247 -attr oid 2243 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WVALID}
load net {twiddle:rsc.WUSER} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2248 -attr oid 2244 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WUSER}
load net {twiddle:rsc.WLAST} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2249 -attr oid 2245 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WLAST}
load net {twiddle:rsc.WSTRB(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2250 -attr oid 2246 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2251 -attr oid 2247 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWUSER} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2252 -attr oid 2248 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWREGION(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2253 -attr oid 2249 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWBURST(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2254 -attr oid 2250 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.AWID}
load net {core.wen} -pin  "ntt_flat:core:twiddle:rsci:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2255 -attr oid 2251 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(twiddle:rsci.oswt).cse} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2256 -attr oid 2252 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle:rsci.wen_comp} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2257 -attr oid 2253 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.wen_comp}
load net {reg(twiddle:rsci.s_raddr.core).cse(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:twiddle:rsci:inst" {twiddle:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load inst "ntt_flat:core:twiddle_h:rsci:inst" "ntt_flat:core:twiddle_h:rsci" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2258 -attr oid 2254 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci:inst} -attr area 1008.003000 -attr delay 2.070002 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsci"
load net {clk} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2259 -attr oid 2255 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2260 -attr oid 2256 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {twiddle_h:rsc.s_tdone} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2261 -attr oid 2257 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.s_tdone}
load net {twiddle_h:rsc.tr_write_done} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2262 -attr oid 2258 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.tr_write_done}
load net {twiddle_h:rsc.RREADY} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2263 -attr oid 2259 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RREADY}
load net {twiddle_h:rsc.RVALID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2264 -attr oid 2260 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RUSER} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2265 -attr oid 2261 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RLAST} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2266 -attr oid 2262 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RRESP(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RDATA(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2267 -attr oid 2263 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.ARREADY} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2268 -attr oid 2264 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.ARVALID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2269 -attr oid 2265 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARVALID}
load net {twiddle_h:rsc.ARUSER} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2270 -attr oid 2266 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARUSER}
load net {twiddle_h:rsc.ARREGION(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARQOS(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARPROT(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARCACHE(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARLOCK} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2271 -attr oid 2267 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLOCK}
load net {twiddle_h:rsc.ARBURST(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARSIZE(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARLEN(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARADDR(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(10)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(11)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2272 -attr oid 2268 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.ARID}
load net {twiddle_h:rsc.BREADY} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2273 -attr oid 2269 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BREADY}
load net {twiddle_h:rsc.BVALID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2274 -attr oid 2270 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BUSER} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2275 -attr oid 2271 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BRESP(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2276 -attr oid 2272 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.WREADY} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2277 -attr oid 2273 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.WVALID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2278 -attr oid 2274 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WVALID}
load net {twiddle_h:rsc.WUSER} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2279 -attr oid 2275 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WUSER}
load net {twiddle_h:rsc.WLAST} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2280 -attr oid 2276 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WLAST}
load net {twiddle_h:rsc.WSTRB(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WDATA(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(10)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(11)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(12)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(13)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(14)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(15)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(16)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(17)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(18)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(19)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(20)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(21)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(22)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(23)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(24)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(25)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(26)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(27)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(28)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(29)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(30)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(31)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.AWREADY} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2281 -attr oid 2277 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.AWVALID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2282 -attr oid 2278 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWVALID}
load net {twiddle_h:rsc.AWUSER} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2283 -attr oid 2279 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWUSER}
load net {twiddle_h:rsc.AWREGION(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWQOS(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWPROT(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWCACHE(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWLOCK} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2284 -attr oid 2280 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLOCK}
load net {twiddle_h:rsc.AWBURST(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWSIZE(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWLEN(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWADDR(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(10)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(11)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWID} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2285 -attr oid 2281 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.AWID}
load net {core.wen} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2286 -attr oid 2282 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(twiddle:rsci.oswt).cse} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2287 -attr oid 2283 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.oswt).cse}
load net {twiddle_h:rsci.wen_comp} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2288 -attr oid 2284 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.wen_comp}
load net {reg(twiddle:rsci.s_raddr.core).cse(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {twiddle_h:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:twiddle_h:rsci:inst" {twiddle_h:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load inst "ntt_flat:core:result:rsci:inst" "ntt_flat:core:result:rsci" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2289 -attr oid 2285 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci:inst} -attr area 1064.004000 -attr delay 2.070002 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsci"
load net {clk} -pin  "ntt_flat:core:result:rsci:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2290 -attr oid 2286 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core:result:rsci:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2291 -attr oid 2287 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {result:rsc.s_tdone} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2292 -attr oid 2288 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.s_tdone}
load net {result:rsc.tr_write_done} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2293 -attr oid 2289 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.tr_write_done}
load net {result:rsc.RREADY} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2294 -attr oid 2290 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RREADY}
load net {result:rsc.RVALID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2295 -attr oid 2291 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RVALID}
load net {result:rsc.RUSER} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2296 -attr oid 2292 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RUSER}
load net {result:rsc.RLAST} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2297 -attr oid 2293 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RLAST}
load net {result:rsc.RRESP(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RRESP}
load net {result:rsc.RDATA(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RDATA}
load net {result:rsc.RID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2298 -attr oid 2294 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.RID}
load net {result:rsc.ARREADY} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2299 -attr oid 2295 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREADY}
load net {result:rsc.ARVALID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2300 -attr oid 2296 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARVALID}
load net {result:rsc.ARUSER} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2301 -attr oid 2297 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARUSER}
load net {result:rsc.ARREGION(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARREGION(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARREGION(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARREGION(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARREGION}
load net {result:rsc.ARQOS(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARQOS(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARQOS(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARQOS(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARQOS}
load net {result:rsc.ARPROT(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load net {result:rsc.ARPROT(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load net {result:rsc.ARPROT(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARPROT}
load net {result:rsc.ARCACHE(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARCACHE}
load net {result:rsc.ARLOCK} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2302 -attr oid 2298 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLOCK}
load net {result:rsc.ARBURST(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARBURST}
load net {result:rsc.ARBURST(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARBURST}
load net {result:rsc.ARSIZE(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARSIZE}
load net {result:rsc.ARLEN(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARLEN(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARLEN}
load net {result:rsc.ARADDR(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARADDR(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARADDR(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARADDR}
load net {result:rsc.ARID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2303 -attr oid 2299 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.ARID}
load net {result:rsc.BREADY} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2304 -attr oid 2300 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BREADY}
load net {result:rsc.BVALID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2305 -attr oid 2301 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BVALID}
load net {result:rsc.BUSER} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2306 -attr oid 2302 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BUSER}
load net {result:rsc.BRESP(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BRESP}
load net {result:rsc.BID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2307 -attr oid 2303 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.BID}
load net {result:rsc.WREADY} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2308 -attr oid 2304 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WREADY}
load net {result:rsc.WVALID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2309 -attr oid 2305 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WVALID}
load net {result:rsc.WUSER} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2310 -attr oid 2306 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WUSER}
load net {result:rsc.WLAST} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2311 -attr oid 2307 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WLAST}
load net {result:rsc.WSTRB(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WSTRB(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WSTRB(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WSTRB(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WSTRB}
load net {result:rsc.WDATA(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(14)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(15)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(16)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(17)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(18)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(19)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(20)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(21)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(22)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(23)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(24)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(25)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(26)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(27)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(28)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(29)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(30)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.WDATA(31)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.WDATA}
load net {result:rsc.AWREADY} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2312 -attr oid 2308 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREADY}
load net {result:rsc.AWVALID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2313 -attr oid 2309 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWVALID}
load net {result:rsc.AWUSER} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2314 -attr oid 2310 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWUSER}
load net {result:rsc.AWREGION(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWREGION(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWREGION(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWREGION(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWREGION}
load net {result:rsc.AWQOS(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWQOS(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWQOS(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWQOS(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWQOS}
load net {result:rsc.AWPROT(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load net {result:rsc.AWPROT(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load net {result:rsc.AWPROT(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWPROT}
load net {result:rsc.AWCACHE(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWCACHE}
load net {result:rsc.AWLOCK} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2315 -attr oid 2311 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLOCK}
load net {result:rsc.AWBURST(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWBURST}
load net {result:rsc.AWBURST(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWBURST}
load net {result:rsc.AWSIZE(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWSIZE}
load net {result:rsc.AWLEN(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWLEN(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWLEN}
load net {result:rsc.AWADDR(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWADDR(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWADDR(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWADDR}
load net {result:rsc.AWID} -pin  "ntt_flat:core:result:rsci:inst" {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2316 -attr oid 2312 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.AWID}
load net {core.wen} -pin  "ntt_flat:core:result:rsci:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2317 -attr oid 2313 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(result:rsci.oswt).cse} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.oswt} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2318 -attr oid 2314 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt).cse}
load net {result:rsci.wen_comp} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2319 -attr oid 2315 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.wen_comp}
load net {reg(result:rsci.oswt#1).cse} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.oswt#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2320 -attr oid 2316 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt#1).cse}
load net {result:rsci.wen_comp#1} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2321 -attr oid 2317 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.wen_comp#1}
load net {result:rsci.s_raddr.core(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(9:1)(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(13:10)(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(13:10)(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(13:10)(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_raddr.core(13:10)(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_raddr.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc#4.itm}
load net {result:rsci.s_waddr.core(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(9:1)(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(13:10)(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(13:10)(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(13:10)(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_waddr.core(13:10)(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_waddr.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/for:conc.itm}
load net {result:rsci.s_din.mxwt(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_din.mxwt(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_dout.core(0)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(1)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(2)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(3)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(4)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(5)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(6)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(7)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(8)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(9)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(9)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(10)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(10)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(11)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(11)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(12)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(12)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(13)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(13)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(14)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(14)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(15)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(15)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(16)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(16)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(17)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(17)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(18)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(18)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(19)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(19)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(20)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(20)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(21)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(21)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(22)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(22)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(23)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(23)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(24)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(24)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(25)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(25)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(26)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(26)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(27)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(27)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(28)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(28)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(29)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(29)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(30)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(30)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(31)} -pin  "ntt_flat:core:result:rsci:inst" {result:rsci.s_dout.core(31)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load inst "ntt_flat:core:vec:rsc.triosy:obj:inst" "ntt_flat:core:vec:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2322 -attr oid 2318 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:vec:rsc.triosy:obj"
load net {vec:rsc.triosy.lz} -pin  "ntt_flat:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2323 -attr oid 2319 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:vec:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2324 -attr oid 2320 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:vec:rsc.triosy:obj:inst" {vec:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2325 -attr oid 2321 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:p:rsc.triosy:obj:inst" "ntt_flat:core:p:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2326 -attr oid 2322 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:p:rsc.triosy:obj"
load net {p:rsc.triosy.lz} -pin  "ntt_flat:core:p:rsc.triosy:obj:inst" {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2327 -attr oid 2323 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/p:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:p:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2328 -attr oid 2324 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:p:rsc.triosy:obj:inst" {p:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2329 -attr oid 2325 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:r:rsc.triosy:obj:inst" "ntt_flat:core:r:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2330 -attr oid 2326 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:r:rsc.triosy:obj"
load net {r:rsc.triosy.lz} -pin  "ntt_flat:core:r:rsc.triosy:obj:inst" {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2331 -attr oid 2327 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/r:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:r:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2332 -attr oid 2328 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:r:rsc.triosy:obj:inst" {r:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2333 -attr oid 2329 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:twiddle:rsc.triosy:obj:inst" "ntt_flat:core:twiddle:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2334 -attr oid 2330 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle:rsc.triosy:obj"
load net {twiddle:rsc.triosy.lz} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2335 -attr oid 2331 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2336 -attr oid 2332 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:twiddle:rsc.triosy:obj:inst" {twiddle:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2337 -attr oid 2333 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:twiddle_h:rsc.triosy:obj:inst" "ntt_flat:core:twiddle_h:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2338 -attr oid 2334 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:twiddle_h:rsc.triosy:obj"
load net {twiddle_h:rsc.triosy.lz} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2339 -attr oid 2335 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2340 -attr oid 2336 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:twiddle_h:rsc.triosy:obj:inst" {twiddle_h:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2341 -attr oid 2337 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:result:rsc.triosy:obj:inst" "ntt_flat:core:result:rsc.triosy:obj" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2342 -attr oid 2338 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.560001 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:result:rsc.triosy:obj"
load net {result:rsc.triosy.lz} -pin  "ntt_flat:core:result:rsc.triosy:obj:inst" {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2343 -attr oid 2339 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsc.triosy.lz}
load net {core.wten} -pin  "ntt_flat:core:result:rsc.triosy:obj:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2344 -attr oid 2340 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "ntt_flat:core:result:rsc.triosy:obj:inst" {result:rsc.triosy:obj.iswt0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2345 -attr oid 2341 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "ntt_flat:core:staller:inst" "ntt_flat:core:staller" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2346 -attr oid 2342 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core:staller:inst} -attr area 1.001000 -attr delay 0.390000 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core:staller"
load net {clk} -pin  "ntt_flat:core:staller:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2347 -attr oid 2343 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core:staller:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2348 -attr oid 2344 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {core.wen} -pin  "ntt_flat:core:staller:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2349 -attr oid 2345 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {core.wten} -pin  "ntt_flat:core:staller:inst" {core.wten} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2350 -attr oid 2346 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/core.wten}
load net {vec:rsci.wen_comp} -pin  "ntt_flat:core:staller:inst" {vec:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2351 -attr oid 2347 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.wen_comp}
load net {twiddle:rsci.wen_comp} -pin  "ntt_flat:core:staller:inst" {twiddle:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2352 -attr oid 2348 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.wen_comp}
load net {twiddle_h:rsci.wen_comp} -pin  "ntt_flat:core:staller:inst" {twiddle_h:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2353 -attr oid 2349 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.wen_comp}
load net {result:rsci.wen_comp} -pin  "ntt_flat:core:staller:inst" {result:rsci.wen_comp} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2354 -attr oid 2350 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.wen_comp}
load net {result:rsci.wen_comp#1} -pin  "ntt_flat:core:staller:inst" {result:rsci.wen_comp#1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2355 -attr oid 2351 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/result:rsci.wen_comp#1}
load inst "ntt_flat:core_core:fsm:inst" "ntt_flat:core_core:fsm" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2356 -attr oid 2352 -attr @path {/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm:inst} -attr area 4.000000 -attr hier "/ntt_flat/ntt_flat:core/ntt_flat:core_core:fsm"
load net {clk} -pin  "ntt_flat:core_core:fsm:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2357 -attr oid 2353 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {rst} -pin  "ntt_flat:core_core:fsm:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2358 -attr oid 2354 -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {core.wen} -pin  "ntt_flat:core_core:fsm:inst" {core.wen} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2359 -attr oid 2355 -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {fsm_output(0)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(0)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(1)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(1)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(2)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(2)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(3)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(3)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(4)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(4)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(5)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(5)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(6)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(6)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {fsm_output(7)} -pin  "ntt_flat:core_core:fsm:inst" {fsm_output(7)} -attr @path {/ntt_flat/ntt_flat:core/fsm_output}
load net {for:i(10:0).sva#1(10)} -pin  "ntt_flat:core_core:fsm:inst" {for.C#1_tr0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2360 -attr oid 2356 -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(10)#1.itm}
load net {and#14.itm} -pin  "ntt_flat:core_core:fsm:inst" {INNER_LOOP.C#1_tr0} -attr @path {/ntt_flat/ntt_flat:core/and#14.itm}
load net {operator<=<20,false>:acc.itm(4)} -pin  "ntt_flat:core_core:fsm:inst" {STAGE_LOOP.C#1_tr0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2361 -attr oid 2357 -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:asn(STAGE_LOOP.C#1_tr0).itm}
load inst "p:rsci" "ccs_ioport.ccs_in" "ccs_ioport.ccs_in(2,32)" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2362 -attr oid 2358 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci} -attr qmod "ccs_ioport.ccs_in(2,32)"
load net {p:rsc.dat(0)} -pin  "p:rsci" {dat(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "p:rsci" {dat(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "p:rsci" {dat(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "p:rsci" {dat(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "p:rsci" {dat(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "p:rsci" {dat(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "p:rsci" {dat(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "p:rsci" {dat(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "p:rsci" {dat(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "p:rsci" {dat(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "p:rsci" {dat(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "p:rsci" {dat(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "p:rsci" {dat(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "p:rsci" {dat(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "p:rsci" {dat(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "p:rsci" {dat(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "p:rsci" {dat(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "p:rsci" {dat(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "p:rsci" {dat(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "p:rsci" {dat(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "p:rsci" {dat(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "p:rsci" {dat(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "p:rsci" {dat(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "p:rsci" {dat(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "p:rsci" {dat(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "p:rsci" {dat(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "p:rsci" {dat(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "p:rsci" {dat(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "p:rsci" {dat(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "p:rsci" {dat(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "p:rsci" {dat(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "p:rsci" {dat(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsc.dat}
load net {p:rsci.idat(0)} -pin  "p:rsci" {idat(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "p:rsci" {idat(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "p:rsci" {idat(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "p:rsci" {idat(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "p:rsci" {idat(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "p:rsci" {idat(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "p:rsci" {idat(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "p:rsci" {idat(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "p:rsci" {idat(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "p:rsci" {idat(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "p:rsci" {idat(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "p:rsci" {idat(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "p:rsci" {idat(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "p:rsci" {idat(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "p:rsci" {idat(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "p:rsci" {idat(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "p:rsci" {idat(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "p:rsci" {idat(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "p:rsci" {idat(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "p:rsci" {idat(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "p:rsci" {idat(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "p:rsci" {idat(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "p:rsci" {idat(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "p:rsci" {idat(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "p:rsci" {idat(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "p:rsci" {idat(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "p:rsci" {idat(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "p:rsci" {idat(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "p:rsci" {idat(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "p:rsci" {idat(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "p:rsci" {idat(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "p:rsci" {idat(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load inst "mult:z_:mul:cmp" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2363 -attr oid 2359 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp} -attr area 1950.000000 -attr delay 5.000000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2)"
load net {mult:z:mul:cmp.z(20)} -pin  "mult:z_:mul:cmp" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(21)} -pin  "mult:z_:mul:cmp" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(22)} -pin  "mult:z_:mul:cmp" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(23)} -pin  "mult:z_:mul:cmp" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(24)} -pin  "mult:z_:mul:cmp" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(25)} -pin  "mult:z_:mul:cmp" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(26)} -pin  "mult:z_:mul:cmp" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(27)} -pin  "mult:z_:mul:cmp" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(28)} -pin  "mult:z_:mul:cmp" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(29)} -pin  "mult:z_:mul:cmp" {a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(30)} -pin  "mult:z_:mul:cmp" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(31)} -pin  "mult:z_:mul:cmp" {a(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(32)} -pin  "mult:z_:mul:cmp" {a(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(33)} -pin  "mult:z_:mul:cmp" {a(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(34)} -pin  "mult:z_:mul:cmp" {a(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(35)} -pin  "mult:z_:mul:cmp" {a(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(36)} -pin  "mult:z_:mul:cmp" {a(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(37)} -pin  "mult:z_:mul:cmp" {a(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(38)} -pin  "mult:z_:mul:cmp" {a(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(39)} -pin  "mult:z_:mul:cmp" {a(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(40)} -pin  "mult:z_:mul:cmp" {a(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(41)} -pin  "mult:z_:mul:cmp" {a(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(42)} -pin  "mult:z_:mul:cmp" {a(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(43)} -pin  "mult:z_:mul:cmp" {a(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(44)} -pin  "mult:z_:mul:cmp" {a(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(45)} -pin  "mult:z_:mul:cmp" {a(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(46)} -pin  "mult:z_:mul:cmp" {a(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(47)} -pin  "mult:z_:mul:cmp" {a(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(48)} -pin  "mult:z_:mul:cmp" {a(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(49)} -pin  "mult:z_:mul:cmp" {a(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(50)} -pin  "mult:z_:mul:cmp" {a(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {mult:z:mul:cmp.z(51)} -pin  "mult:z_:mul:cmp" {a(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm}
load net {p.sva(0)} -pin  "mult:z_:mul:cmp" {b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(1)} -pin  "mult:z_:mul:cmp" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(2)} -pin  "mult:z_:mul:cmp" {b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(3)} -pin  "mult:z_:mul:cmp" {b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(4)} -pin  "mult:z_:mul:cmp" {b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(5)} -pin  "mult:z_:mul:cmp" {b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(6)} -pin  "mult:z_:mul:cmp" {b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(7)} -pin  "mult:z_:mul:cmp" {b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(8)} -pin  "mult:z_:mul:cmp" {b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(9)} -pin  "mult:z_:mul:cmp" {b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(10)} -pin  "mult:z_:mul:cmp" {b(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(11)} -pin  "mult:z_:mul:cmp" {b(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(12)} -pin  "mult:z_:mul:cmp" {b(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(13)} -pin  "mult:z_:mul:cmp" {b(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(14)} -pin  "mult:z_:mul:cmp" {b(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(15)} -pin  "mult:z_:mul:cmp" {b(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(16)} -pin  "mult:z_:mul:cmp" {b(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(17)} -pin  "mult:z_:mul:cmp" {b(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(18)} -pin  "mult:z_:mul:cmp" {b(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(19)} -pin  "mult:z_:mul:cmp" {b(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(20)} -pin  "mult:z_:mul:cmp" {b(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(21)} -pin  "mult:z_:mul:cmp" {b(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(22)} -pin  "mult:z_:mul:cmp" {b(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(23)} -pin  "mult:z_:mul:cmp" {b(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(24)} -pin  "mult:z_:mul:cmp" {b(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(25)} -pin  "mult:z_:mul:cmp" {b(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(26)} -pin  "mult:z_:mul:cmp" {b(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(27)} -pin  "mult:z_:mul:cmp" {b(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(28)} -pin  "mult:z_:mul:cmp" {b(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(29)} -pin  "mult:z_:mul:cmp" {b(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(30)} -pin  "mult:z_:mul:cmp" {b(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {p.sva(31)} -pin  "mult:z_:mul:cmp" {b(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn(mult:z_:mul:cmp.b).itm}
load net {clk} -pin  "mult:z_:mul:cmp" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2364 -attr oid 2360 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {mult:z_:mul:cmp.en} -pin  "mult:z_:mul:cmp" {en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2365 -attr oid 2361 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.en}
load net {PWR} -pin  "mult:z_:mul:cmp" {a_rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2366 -attr oid 2362 -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {rst} -pin  "mult:z_:mul:cmp" {s_rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2367 -attr oid 2363 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {mult:z_:mul:cmp.z(0)} -pin  "mult:z_:mul:cmp" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(1)} -pin  "mult:z_:mul:cmp" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(2)} -pin  "mult:z_:mul:cmp" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(3)} -pin  "mult:z_:mul:cmp" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(4)} -pin  "mult:z_:mul:cmp" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(5)} -pin  "mult:z_:mul:cmp" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(6)} -pin  "mult:z_:mul:cmp" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(7)} -pin  "mult:z_:mul:cmp" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(8)} -pin  "mult:z_:mul:cmp" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(9)} -pin  "mult:z_:mul:cmp" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(10)} -pin  "mult:z_:mul:cmp" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(11)} -pin  "mult:z_:mul:cmp" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(12)} -pin  "mult:z_:mul:cmp" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(13)} -pin  "mult:z_:mul:cmp" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(14)} -pin  "mult:z_:mul:cmp" {z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(15)} -pin  "mult:z_:mul:cmp" {z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(16)} -pin  "mult:z_:mul:cmp" {z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(17)} -pin  "mult:z_:mul:cmp" {z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(18)} -pin  "mult:z_:mul:cmp" {z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(19)} -pin  "mult:z_:mul:cmp" {z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(20)} -pin  "mult:z_:mul:cmp" {z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(21)} -pin  "mult:z_:mul:cmp" {z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(22)} -pin  "mult:z_:mul:cmp" {z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(23)} -pin  "mult:z_:mul:cmp" {z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(24)} -pin  "mult:z_:mul:cmp" {z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(25)} -pin  "mult:z_:mul:cmp" {z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(26)} -pin  "mult:z_:mul:cmp" {z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(27)} -pin  "mult:z_:mul:cmp" {z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(28)} -pin  "mult:z_:mul:cmp" {z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(29)} -pin  "mult:z_:mul:cmp" {z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(30)} -pin  "mult:z_:mul:cmp" {z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(31)} -pin  "mult:z_:mul:cmp" {z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load inst "mult:z:mul:cmp" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2368 -attr oid 2364 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp} -attr area 2600.000000 -attr delay 5.000000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)"
load net {INNER_LOOP:tf:mux.itm(0)} -pin  "mult:z:mul:cmp" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(1)} -pin  "mult:z:mul:cmp" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(2)} -pin  "mult:z:mul:cmp" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(3)} -pin  "mult:z:mul:cmp" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(4)} -pin  "mult:z:mul:cmp" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(5)} -pin  "mult:z:mul:cmp" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(6)} -pin  "mult:z:mul:cmp" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(7)} -pin  "mult:z:mul:cmp" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(8)} -pin  "mult:z:mul:cmp" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(9)} -pin  "mult:z:mul:cmp" {a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(10)} -pin  "mult:z:mul:cmp" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(11)} -pin  "mult:z:mul:cmp" {a(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(12)} -pin  "mult:z:mul:cmp" {a(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(13)} -pin  "mult:z:mul:cmp" {a(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(14)} -pin  "mult:z:mul:cmp" {a(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(15)} -pin  "mult:z:mul:cmp" {a(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(16)} -pin  "mult:z:mul:cmp" {a(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(17)} -pin  "mult:z:mul:cmp" {a(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(18)} -pin  "mult:z:mul:cmp" {a(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(19)} -pin  "mult:z:mul:cmp" {a(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(20)} -pin  "mult:z:mul:cmp" {a(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(21)} -pin  "mult:z:mul:cmp" {a(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(22)} -pin  "mult:z:mul:cmp" {a(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(23)} -pin  "mult:z:mul:cmp" {a(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(24)} -pin  "mult:z:mul:cmp" {a(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(25)} -pin  "mult:z:mul:cmp" {a(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(26)} -pin  "mult:z:mul:cmp" {a(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(27)} -pin  "mult:z:mul:cmp" {a(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(28)} -pin  "mult:z:mul:cmp" {a(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(29)} -pin  "mult:z:mul:cmp" {a(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(30)} -pin  "mult:z:mul:cmp" {a(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(31)} -pin  "mult:z:mul:cmp" {a(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux#1.itm(0)} -pin  "mult:z:mul:cmp" {b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(1)} -pin  "mult:z:mul:cmp" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(2)} -pin  "mult:z:mul:cmp" {b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(3)} -pin  "mult:z:mul:cmp" {b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(4)} -pin  "mult:z:mul:cmp" {b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(5)} -pin  "mult:z:mul:cmp" {b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(6)} -pin  "mult:z:mul:cmp" {b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(7)} -pin  "mult:z:mul:cmp" {b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(8)} -pin  "mult:z:mul:cmp" {b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(9)} -pin  "mult:z:mul:cmp" {b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(10)} -pin  "mult:z:mul:cmp" {b(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(11)} -pin  "mult:z:mul:cmp" {b(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(12)} -pin  "mult:z:mul:cmp" {b(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(13)} -pin  "mult:z:mul:cmp" {b(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(14)} -pin  "mult:z:mul:cmp" {b(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(15)} -pin  "mult:z:mul:cmp" {b(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(16)} -pin  "mult:z:mul:cmp" {b(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(17)} -pin  "mult:z:mul:cmp" {b(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(18)} -pin  "mult:z:mul:cmp" {b(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(19)} -pin  "mult:z:mul:cmp" {b(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(20)} -pin  "mult:z:mul:cmp" {b(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(21)} -pin  "mult:z:mul:cmp" {b(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(22)} -pin  "mult:z:mul:cmp" {b(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(23)} -pin  "mult:z:mul:cmp" {b(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(24)} -pin  "mult:z:mul:cmp" {b(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(25)} -pin  "mult:z:mul:cmp" {b(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(26)} -pin  "mult:z:mul:cmp" {b(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(27)} -pin  "mult:z:mul:cmp" {b(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(28)} -pin  "mult:z:mul:cmp" {b(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(29)} -pin  "mult:z:mul:cmp" {b(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(30)} -pin  "mult:z:mul:cmp" {b(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(31)} -pin  "mult:z:mul:cmp" {b(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {clk} -pin  "mult:z:mul:cmp" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2369 -attr oid 2365 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {mult:z:mul:cmp.en} -pin  "mult:z:mul:cmp" {en} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2370 -attr oid 2366 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.en}
load net {PWR} -pin  "mult:z:mul:cmp" {a_rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2371 -attr oid 2367 -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {rst} -pin  "mult:z:mul:cmp" {s_rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2372 -attr oid 2368 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {mult:z:mul:cmp.z(0)} -pin  "mult:z:mul:cmp" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(1)} -pin  "mult:z:mul:cmp" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(2)} -pin  "mult:z:mul:cmp" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(3)} -pin  "mult:z:mul:cmp" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(4)} -pin  "mult:z:mul:cmp" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(5)} -pin  "mult:z:mul:cmp" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(6)} -pin  "mult:z:mul:cmp" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(7)} -pin  "mult:z:mul:cmp" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(8)} -pin  "mult:z:mul:cmp" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(9)} -pin  "mult:z:mul:cmp" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(10)} -pin  "mult:z:mul:cmp" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(11)} -pin  "mult:z:mul:cmp" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(12)} -pin  "mult:z:mul:cmp" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(13)} -pin  "mult:z:mul:cmp" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(14)} -pin  "mult:z:mul:cmp" {z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(15)} -pin  "mult:z:mul:cmp" {z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(16)} -pin  "mult:z:mul:cmp" {z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(17)} -pin  "mult:z:mul:cmp" {z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(18)} -pin  "mult:z:mul:cmp" {z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(19)} -pin  "mult:z:mul:cmp" {z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(20)} -pin  "mult:z:mul:cmp" {z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(21)} -pin  "mult:z:mul:cmp" {z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(22)} -pin  "mult:z:mul:cmp" {z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(23)} -pin  "mult:z:mul:cmp" {z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(24)} -pin  "mult:z:mul:cmp" {z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(25)} -pin  "mult:z:mul:cmp" {z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(26)} -pin  "mult:z:mul:cmp" {z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(27)} -pin  "mult:z:mul:cmp" {z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(28)} -pin  "mult:z:mul:cmp" {z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(29)} -pin  "mult:z:mul:cmp" {z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(30)} -pin  "mult:z:mul:cmp" {z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(31)} -pin  "mult:z:mul:cmp" {z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(32)} -pin  "mult:z:mul:cmp" {z(32)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(33)} -pin  "mult:z:mul:cmp" {z(33)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(34)} -pin  "mult:z:mul:cmp" {z(34)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(35)} -pin  "mult:z:mul:cmp" {z(35)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(36)} -pin  "mult:z:mul:cmp" {z(36)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(37)} -pin  "mult:z:mul:cmp" {z(37)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(38)} -pin  "mult:z:mul:cmp" {z(38)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(39)} -pin  "mult:z:mul:cmp" {z(39)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(40)} -pin  "mult:z:mul:cmp" {z(40)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(41)} -pin  "mult:z:mul:cmp" {z(41)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(42)} -pin  "mult:z:mul:cmp" {z(42)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(43)} -pin  "mult:z:mul:cmp" {z(43)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(44)} -pin  "mult:z:mul:cmp" {z(44)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(45)} -pin  "mult:z:mul:cmp" {z(45)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(46)} -pin  "mult:z:mul:cmp" {z(46)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(47)} -pin  "mult:z:mul:cmp" {z(47)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(48)} -pin  "mult:z:mul:cmp" {z(48)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(49)} -pin  "mult:z:mul:cmp" {z(49)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(50)} -pin  "mult:z:mul:cmp" {z(50)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load net {mult:z:mul:cmp.z(51)} -pin  "mult:z:mul:cmp" {z(51)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:mul:cmp.z}
load inst "operator<<<33,true>:lshift.rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(1,0,4,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2373 -attr oid 2369 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.rg} -attr area 8.737954 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(1,0,4,10)"
load net {PWR} -pin  "operator<<<33,true>:lshift.rg" {a(0)} -attr @path {/ntt_flat/ntt_flat:core/1}
load net {z.out#2(0)} -pin  "operator<<<33,true>:lshift.rg" {s(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(1)} -pin  "operator<<<33,true>:lshift.rg" {s(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(2)} -pin  "operator<<<33,true>:lshift.rg" {s(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(3)} -pin  "operator<<<33,true>:lshift.rg" {s(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {operator<<<33,true>:lshift.itm(0)} -pin  "operator<<<33,true>:lshift.rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(1)} -pin  "operator<<<33,true>:lshift.rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(2)} -pin  "operator<<<33,true>:lshift.rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(3)} -pin  "operator<<<33,true>:lshift.rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(4)} -pin  "operator<<<33,true>:lshift.rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(5)} -pin  "operator<<<33,true>:lshift.rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(6)} -pin  "operator<<<33,true>:lshift.rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(7)} -pin  "operator<<<33,true>:lshift.rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(8)} -pin  "operator<<<33,true>:lshift.rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(9)} -pin  "operator<<<33,true>:lshift.rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load inst "INNER_LOOP:k:lshift.rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(9,0,4,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2374 -attr oid 2370 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.rg} -attr area 21.707533 -attr delay 1.520000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_l(9,0,4,14)"
load net {z.out#1(0)} -pin  "INNER_LOOP:k:lshift.rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(1)} -pin  "INNER_LOOP:k:lshift.rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(2)} -pin  "INNER_LOOP:k:lshift.rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(3)} -pin  "INNER_LOOP:k:lshift.rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(4)} -pin  "INNER_LOOP:k:lshift.rg" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(5)} -pin  "INNER_LOOP:k:lshift.rg" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(6)} -pin  "INNER_LOOP:k:lshift.rg" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(7)} -pin  "INNER_LOOP:k:lshift.rg" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {z.out#1(8)} -pin  "INNER_LOOP:k:lshift.rg" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm}
load net {operator-<20,false>:acc.psp.sva(0)} -pin  "INNER_LOOP:k:lshift.rg" {s(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm}
load net {operator-<20,false>:acc.psp.sva(1)} -pin  "INNER_LOOP:k:lshift.rg" {s(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm}
load net {operator-<20,false>:acc.psp.sva(2)} -pin  "INNER_LOOP:k:lshift.rg" {s(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm}
load net {operator-<20,false>:acc.psp.sva(3)} -pin  "INNER_LOOP:k:lshift.rg" {s(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:asn(STAGE_LOOP:shift_idx:asn#3).itm}
load net {INNER_LOOP:k:lshift.itm#3(0)} -pin  "INNER_LOOP:k:lshift.rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(1)} -pin  "INNER_LOOP:k:lshift.rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(2)} -pin  "INNER_LOOP:k:lshift.rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(3)} -pin  "INNER_LOOP:k:lshift.rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(4)} -pin  "INNER_LOOP:k:lshift.rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(5)} -pin  "INNER_LOOP:k:lshift.rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(6)} -pin  "INNER_LOOP:k:lshift.rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(7)} -pin  "INNER_LOOP:k:lshift.rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(8)} -pin  "INNER_LOOP:k:lshift.rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(9)} -pin  "INNER_LOOP:k:lshift.rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(10)} -pin  "INNER_LOOP:k:lshift.rg" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(11)} -pin  "INNER_LOOP:k:lshift.rg" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(12)} -pin  "INNER_LOOP:k:lshift.rg" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(13)} -pin  "INNER_LOOP:k:lshift.rg" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load inst "INNER_LOOP:k:acc:rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(14,0,9,0,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2375 -attr oid 2371 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:acc:rg} -attr area 14.000000 -attr delay 1.185000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(14,0,9,0,14)"
load net {for:mux.itm(0)} -pin  "INNER_LOOP:k:acc:rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(1)} -pin  "INNER_LOOP:k:acc:rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(2)} -pin  "INNER_LOOP:k:acc:rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(3)} -pin  "INNER_LOOP:k:acc:rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(4)} -pin  "INNER_LOOP:k:acc:rg" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(5)} -pin  "INNER_LOOP:k:acc:rg" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(6)} -pin  "INNER_LOOP:k:acc:rg" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(7)} -pin  "INNER_LOOP:k:acc:rg" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(8)} -pin  "INNER_LOOP:k:acc:rg" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(9)} -pin  "INNER_LOOP:k:acc:rg" {a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(10)} -pin  "INNER_LOOP:k:acc:rg" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(11)} -pin  "INNER_LOOP:k:acc:rg" {a(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(12)} -pin  "INNER_LOOP:k:acc:rg" {a(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(13)} -pin  "INNER_LOOP:k:acc:rg" {a(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux#11.itm(0)} -pin  "INNER_LOOP:k:acc:rg" {b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(1)} -pin  "INNER_LOOP:k:acc:rg" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(2)} -pin  "INNER_LOOP:k:acc:rg" {b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(3)} -pin  "INNER_LOOP:k:acc:rg" {b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(4)} -pin  "INNER_LOOP:k:acc:rg" {b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(5)} -pin  "INNER_LOOP:k:acc:rg" {b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(6)} -pin  "INNER_LOOP:k:acc:rg" {b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(7)} -pin  "INNER_LOOP:k:acc:rg" {b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(8)} -pin  "INNER_LOOP:k:acc:rg" {b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:or.itm} -pin  "INNER_LOOP:k:acc:rg" {c(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:or.itm}
load net {z.out(0)} -pin  "INNER_LOOP:k:acc:rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(1)} -pin  "INNER_LOOP:k:acc:rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(2)} -pin  "INNER_LOOP:k:acc:rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(3)} -pin  "INNER_LOOP:k:acc:rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(4)} -pin  "INNER_LOOP:k:acc:rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(5)} -pin  "INNER_LOOP:k:acc:rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(6)} -pin  "INNER_LOOP:k:acc:rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(7)} -pin  "INNER_LOOP:k:acc:rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(8)} -pin  "INNER_LOOP:k:acc:rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(9)} -pin  "INNER_LOOP:k:acc:rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(10)} -pin  "INNER_LOOP:k:acc:rg" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(11)} -pin  "INNER_LOOP:k:acc:rg" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(12)} -pin  "INNER_LOOP:k:acc:rg" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(13)} -pin  "INNER_LOOP:k:acc:rg" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load inst "INNER_LOOP:g:rshift:rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_r(11,0,4,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2376 -attr oid 2372 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:g:rshift:rg} -attr area 20.053674 -attr delay 1.520000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_shift_r(11,0,4,10)"
load net {operator>><20,false>:operator>><20,false>:and.itm(0)} -pin  "INNER_LOOP:g:rshift:rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(1)} -pin  "INNER_LOOP:g:rshift:rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(2)} -pin  "INNER_LOOP:g:rshift:rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(3)} -pin  "INNER_LOOP:g:rshift:rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(4)} -pin  "INNER_LOOP:g:rshift:rg" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(5)} -pin  "INNER_LOOP:g:rshift:rg" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(6)} -pin  "INNER_LOOP:g:rshift:rg" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(7)} -pin  "INNER_LOOP:g:rshift:rg" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(8)} -pin  "INNER_LOOP:g:rshift:rg" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {GND} -pin  "INNER_LOOP:g:rshift:rg" {a(9)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:operator>><20,false>:not.itm} -pin  "INNER_LOOP:g:rshift:rg" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:conc.itm}
load net {operator>><20,false>:mux#1.itm(0)} -pin  "INNER_LOOP:g:rshift:rg" {s(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(1)} -pin  "INNER_LOOP:g:rshift:rg" {s(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(2)} -pin  "INNER_LOOP:g:rshift:rg" {s(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(3)} -pin  "INNER_LOOP:g:rshift:rg" {s(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {z.out#1(0)} -pin  "INNER_LOOP:g:rshift:rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(1)} -pin  "INNER_LOOP:g:rshift:rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(2)} -pin  "INNER_LOOP:g:rshift:rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(3)} -pin  "INNER_LOOP:g:rshift:rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(4)} -pin  "INNER_LOOP:g:rshift:rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(5)} -pin  "INNER_LOOP:g:rshift:rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(6)} -pin  "INNER_LOOP:g:rshift:rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(7)} -pin  "INNER_LOOP:g:rshift:rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(8)} -pin  "INNER_LOOP:g:rshift:rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(9)} -pin  "INNER_LOOP:g:rshift:rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load inst "STAGE_LOOP:acc:rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,2,1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2377 -attr oid 2373 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:acc:rg} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,2,1,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "STAGE_LOOP:acc:rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "STAGE_LOOP:acc:rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "STAGE_LOOP:acc:rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "STAGE_LOOP:acc:rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {PWR} -pin  "STAGE_LOOP:acc:rg" {b(0)} -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>#1:operator-<20,false>#1:conc.itm}
load net {operator-<20,false>#1:not.itm} -pin  "STAGE_LOOP:acc:rg" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>#1:operator-<20,false>#1:conc.itm}
load net {GND} -pin  "STAGE_LOOP:acc:rg" {c(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {z.out#2(0)} -pin  "STAGE_LOOP:acc:rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(1)} -pin  "STAGE_LOOP:acc:rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(2)} -pin  "STAGE_LOOP:acc:rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(3)} -pin  "STAGE_LOOP:acc:rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load inst "mult:if:acc:rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2378 -attr oid 2374 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc:rg} -attr area 32.000000 -attr delay 1.455000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)"
load net {mult:res.sva(0)} -pin  "mult:if:acc:rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(1)} -pin  "mult:if:acc:rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(2)} -pin  "mult:if:acc:rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(3)} -pin  "mult:if:acc:rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(4)} -pin  "mult:if:acc:rg" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(5)} -pin  "mult:if:acc:rg" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(6)} -pin  "mult:if:acc:rg" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(7)} -pin  "mult:if:acc:rg" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(8)} -pin  "mult:if:acc:rg" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(9)} -pin  "mult:if:acc:rg" {a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(10)} -pin  "mult:if:acc:rg" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(11)} -pin  "mult:if:acc:rg" {a(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(12)} -pin  "mult:if:acc:rg" {a(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(13)} -pin  "mult:if:acc:rg" {a(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(14)} -pin  "mult:if:acc:rg" {a(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(15)} -pin  "mult:if:acc:rg" {a(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(16)} -pin  "mult:if:acc:rg" {a(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(17)} -pin  "mult:if:acc:rg" {a(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(18)} -pin  "mult:if:acc:rg" {a(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(19)} -pin  "mult:if:acc:rg" {a(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(20)} -pin  "mult:if:acc:rg" {a(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(21)} -pin  "mult:if:acc:rg" {a(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(22)} -pin  "mult:if:acc:rg" {a(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(23)} -pin  "mult:if:acc:rg" {a(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(24)} -pin  "mult:if:acc:rg" {a(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(25)} -pin  "mult:if:acc:rg" {a(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(26)} -pin  "mult:if:acc:rg" {a(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(27)} -pin  "mult:if:acc:rg" {a(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(28)} -pin  "mult:if:acc:rg" {a(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(29)} -pin  "mult:if:acc:rg" {a(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(30)} -pin  "mult:if:acc:rg" {a(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(31)} -pin  "mult:if:acc:rg" {a(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:if:mux.itm(0)} -pin  "mult:if:acc:rg" {b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(1)} -pin  "mult:if:acc:rg" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(2)} -pin  "mult:if:acc:rg" {b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(3)} -pin  "mult:if:acc:rg" {b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(4)} -pin  "mult:if:acc:rg" {b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(5)} -pin  "mult:if:acc:rg" {b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(6)} -pin  "mult:if:acc:rg" {b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(7)} -pin  "mult:if:acc:rg" {b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(8)} -pin  "mult:if:acc:rg" {b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(9)} -pin  "mult:if:acc:rg" {b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(10)} -pin  "mult:if:acc:rg" {b(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(11)} -pin  "mult:if:acc:rg" {b(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(12)} -pin  "mult:if:acc:rg" {b(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(13)} -pin  "mult:if:acc:rg" {b(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(14)} -pin  "mult:if:acc:rg" {b(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(15)} -pin  "mult:if:acc:rg" {b(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(16)} -pin  "mult:if:acc:rg" {b(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(17)} -pin  "mult:if:acc:rg" {b(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(18)} -pin  "mult:if:acc:rg" {b(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(19)} -pin  "mult:if:acc:rg" {b(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(20)} -pin  "mult:if:acc:rg" {b(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(21)} -pin  "mult:if:acc:rg" {b(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(22)} -pin  "mult:if:acc:rg" {b(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(23)} -pin  "mult:if:acc:rg" {b(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(24)} -pin  "mult:if:acc:rg" {b(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(25)} -pin  "mult:if:acc:rg" {b(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(26)} -pin  "mult:if:acc:rg" {b(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(27)} -pin  "mult:if:acc:rg" {b(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(28)} -pin  "mult:if:acc:rg" {b(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(29)} -pin  "mult:if:acc:rg" {b(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(30)} -pin  "mult:if:acc:rg" {b(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(31)} -pin  "mult:if:acc:rg" {b(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {PWR} -pin  "mult:if:acc:rg" {c(0)} -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {z.out#3(0)} -pin  "mult:if:acc:rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(1)} -pin  "mult:if:acc:rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(2)} -pin  "mult:if:acc:rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(3)} -pin  "mult:if:acc:rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(4)} -pin  "mult:if:acc:rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(5)} -pin  "mult:if:acc:rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(6)} -pin  "mult:if:acc:rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(7)} -pin  "mult:if:acc:rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(8)} -pin  "mult:if:acc:rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(9)} -pin  "mult:if:acc:rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(10)} -pin  "mult:if:acc:rg" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(11)} -pin  "mult:if:acc:rg" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(12)} -pin  "mult:if:acc:rg" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(13)} -pin  "mult:if:acc:rg" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(14)} -pin  "mult:if:acc:rg" {z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(15)} -pin  "mult:if:acc:rg" {z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(16)} -pin  "mult:if:acc:rg" {z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(17)} -pin  "mult:if:acc:rg" {z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(18)} -pin  "mult:if:acc:rg" {z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(19)} -pin  "mult:if:acc:rg" {z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(20)} -pin  "mult:if:acc:rg" {z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(21)} -pin  "mult:if:acc:rg" {z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(22)} -pin  "mult:if:acc:rg" {z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(23)} -pin  "mult:if:acc:rg" {z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(24)} -pin  "mult:if:acc:rg" {z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(25)} -pin  "mult:if:acc:rg" {z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(26)} -pin  "mult:if:acc:rg" {z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(27)} -pin  "mult:if:acc:rg" {z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(28)} -pin  "mult:if:acc:rg" {z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(29)} -pin  "mult:if:acc:rg" {z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(30)} -pin  "mult:if:acc:rg" {z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(31)} -pin  "mult:if:acc:rg" {z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load inst "butterFly:acc#3:rg" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2379 -attr oid 2375 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#3:rg} -attr area 32.000000 -attr delay 1.455000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)"
load net {butterFly:f1.sva.1(0)} -pin  "butterFly:acc#3:rg" {a(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(1)} -pin  "butterFly:acc#3:rg" {a(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(2)} -pin  "butterFly:acc#3:rg" {a(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(3)} -pin  "butterFly:acc#3:rg" {a(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(4)} -pin  "butterFly:acc#3:rg" {a(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(5)} -pin  "butterFly:acc#3:rg" {a(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(6)} -pin  "butterFly:acc#3:rg" {a(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(7)} -pin  "butterFly:acc#3:rg" {a(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(8)} -pin  "butterFly:acc#3:rg" {a(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(9)} -pin  "butterFly:acc#3:rg" {a(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(10)} -pin  "butterFly:acc#3:rg" {a(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(11)} -pin  "butterFly:acc#3:rg" {a(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(12)} -pin  "butterFly:acc#3:rg" {a(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(13)} -pin  "butterFly:acc#3:rg" {a(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(14)} -pin  "butterFly:acc#3:rg" {a(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(15)} -pin  "butterFly:acc#3:rg" {a(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(16)} -pin  "butterFly:acc#3:rg" {a(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(17)} -pin  "butterFly:acc#3:rg" {a(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(18)} -pin  "butterFly:acc#3:rg" {a(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(19)} -pin  "butterFly:acc#3:rg" {a(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(20)} -pin  "butterFly:acc#3:rg" {a(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(21)} -pin  "butterFly:acc#3:rg" {a(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(22)} -pin  "butterFly:acc#3:rg" {a(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(23)} -pin  "butterFly:acc#3:rg" {a(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(24)} -pin  "butterFly:acc#3:rg" {a(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(25)} -pin  "butterFly:acc#3:rg" {a(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(26)} -pin  "butterFly:acc#3:rg" {a(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(27)} -pin  "butterFly:acc#3:rg" {a(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(28)} -pin  "butterFly:acc#3:rg" {a(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(29)} -pin  "butterFly:acc#3:rg" {a(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(30)} -pin  "butterFly:acc#3:rg" {a(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(31)} -pin  "butterFly:acc#3:rg" {a(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:mux#9.itm(0)} -pin  "butterFly:acc#3:rg" {b(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(1)} -pin  "butterFly:acc#3:rg" {b(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(2)} -pin  "butterFly:acc#3:rg" {b(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(3)} -pin  "butterFly:acc#3:rg" {b(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(4)} -pin  "butterFly:acc#3:rg" {b(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(5)} -pin  "butterFly:acc#3:rg" {b(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(6)} -pin  "butterFly:acc#3:rg" {b(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(7)} -pin  "butterFly:acc#3:rg" {b(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(8)} -pin  "butterFly:acc#3:rg" {b(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(9)} -pin  "butterFly:acc#3:rg" {b(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(10)} -pin  "butterFly:acc#3:rg" {b(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(11)} -pin  "butterFly:acc#3:rg" {b(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(12)} -pin  "butterFly:acc#3:rg" {b(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(13)} -pin  "butterFly:acc#3:rg" {b(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(14)} -pin  "butterFly:acc#3:rg" {b(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(15)} -pin  "butterFly:acc#3:rg" {b(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(16)} -pin  "butterFly:acc#3:rg" {b(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(17)} -pin  "butterFly:acc#3:rg" {b(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(18)} -pin  "butterFly:acc#3:rg" {b(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(19)} -pin  "butterFly:acc#3:rg" {b(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(20)} -pin  "butterFly:acc#3:rg" {b(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(21)} -pin  "butterFly:acc#3:rg" {b(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(22)} -pin  "butterFly:acc#3:rg" {b(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(23)} -pin  "butterFly:acc#3:rg" {b(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(24)} -pin  "butterFly:acc#3:rg" {b(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(25)} -pin  "butterFly:acc#3:rg" {b(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(26)} -pin  "butterFly:acc#3:rg" {b(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(27)} -pin  "butterFly:acc#3:rg" {b(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(28)} -pin  "butterFly:acc#3:rg" {b(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(29)} -pin  "butterFly:acc#3:rg" {b(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(30)} -pin  "butterFly:acc#3:rg" {b(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(31)} -pin  "butterFly:acc#3:rg" {b(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {PWR} -pin  "butterFly:acc#3:rg" {c(0)} -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {z.out#4(0)} -pin  "butterFly:acc#3:rg" {z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(1)} -pin  "butterFly:acc#3:rg" {z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(2)} -pin  "butterFly:acc#3:rg" {z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(3)} -pin  "butterFly:acc#3:rg" {z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(4)} -pin  "butterFly:acc#3:rg" {z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(5)} -pin  "butterFly:acc#3:rg" {z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(6)} -pin  "butterFly:acc#3:rg" {z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(7)} -pin  "butterFly:acc#3:rg" {z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(8)} -pin  "butterFly:acc#3:rg" {z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(9)} -pin  "butterFly:acc#3:rg" {z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(10)} -pin  "butterFly:acc#3:rg" {z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(11)} -pin  "butterFly:acc#3:rg" {z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(12)} -pin  "butterFly:acc#3:rg" {z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(13)} -pin  "butterFly:acc#3:rg" {z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(14)} -pin  "butterFly:acc#3:rg" {z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(15)} -pin  "butterFly:acc#3:rg" {z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(16)} -pin  "butterFly:acc#3:rg" {z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(17)} -pin  "butterFly:acc#3:rg" {z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(18)} -pin  "butterFly:acc#3:rg" {z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(19)} -pin  "butterFly:acc#3:rg" {z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(20)} -pin  "butterFly:acc#3:rg" {z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(21)} -pin  "butterFly:acc#3:rg" {z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(22)} -pin  "butterFly:acc#3:rg" {z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(23)} -pin  "butterFly:acc#3:rg" {z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(24)} -pin  "butterFly:acc#3:rg" {z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(25)} -pin  "butterFly:acc#3:rg" {z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(26)} -pin  "butterFly:acc#3:rg" {z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(27)} -pin  "butterFly:acc#3:rg" {z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(28)} -pin  "butterFly:acc#3:rg" {z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(29)} -pin  "butterFly:acc#3:rg" {z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(30)} -pin  "butterFly:acc#3:rg" {z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(31)} -pin  "butterFly:acc#3:rg" {z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2380 -attr oid 2376 -attr @path {/ntt_flat/ntt_flat:core/or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {fsm_output(7)} -pin  "or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(7)#1.itm}
load net {fsm_output(0)} -pin  "or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(0)#2.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or.itm}
load inst "p:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2381 -attr oid 2377 -attr @path {/ntt_flat/ntt_flat:core/p:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "p:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {or.itm} -pin  "p:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/or.itm}
load net {p:and.itm} -pin  "p:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/p:and.itm}
load inst "reg(p)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2382 -attr oid 2378 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(p)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {p:rsci.idat(0)} -pin  "reg(p)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(1)} -pin  "reg(p)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(2)} -pin  "reg(p)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(3)} -pin  "reg(p)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(4)} -pin  "reg(p)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(5)} -pin  "reg(p)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(6)} -pin  "reg(p)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(7)} -pin  "reg(p)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(8)} -pin  "reg(p)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(9)} -pin  "reg(p)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(10)} -pin  "reg(p)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(11)} -pin  "reg(p)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(12)} -pin  "reg(p)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(13)} -pin  "reg(p)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(14)} -pin  "reg(p)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(15)} -pin  "reg(p)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(16)} -pin  "reg(p)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(17)} -pin  "reg(p)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(18)} -pin  "reg(p)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(19)} -pin  "reg(p)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(20)} -pin  "reg(p)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(21)} -pin  "reg(p)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(22)} -pin  "reg(p)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(23)} -pin  "reg(p)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(24)} -pin  "reg(p)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(25)} -pin  "reg(p)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(26)} -pin  "reg(p)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(27)} -pin  "reg(p)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(28)} -pin  "reg(p)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(29)} -pin  "reg(p)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(30)} -pin  "reg(p)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {p:rsci.idat(31)} -pin  "reg(p)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p:rsci.idat}
load net {clk} -pin  "reg(p)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2383 -attr oid 2379 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {p:and.itm} -pin  "reg(p)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/p:and.itm}
load net {p.sva(0)} -pin  "reg(p)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(1)} -pin  "reg(p)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(2)} -pin  "reg(p)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(3)} -pin  "reg(p)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(4)} -pin  "reg(p)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(5)} -pin  "reg(p)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(6)} -pin  "reg(p)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(7)} -pin  "reg(p)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(8)} -pin  "reg(p)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(9)} -pin  "reg(p)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(10)} -pin  "reg(p)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(11)} -pin  "reg(p)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(12)} -pin  "reg(p)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(13)} -pin  "reg(p)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(14)} -pin  "reg(p)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(15)} -pin  "reg(p)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(16)} -pin  "reg(p)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(17)} -pin  "reg(p)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(18)} -pin  "reg(p)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(19)} -pin  "reg(p)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(20)} -pin  "reg(p)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(21)} -pin  "reg(p)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(22)} -pin  "reg(p)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(23)} -pin  "reg(p)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(24)} -pin  "reg(p)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(25)} -pin  "reg(p)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(26)} -pin  "reg(p)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(27)} -pin  "reg(p)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(28)} -pin  "reg(p)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(29)} -pin  "reg(p)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(30)} -pin  "reg(p)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(31)} -pin  "reg(p)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load inst "nor#5" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2384 -attr oid 2380 -attr @path {/ntt_flat/ntt_flat:core/nor#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {fsm_output(0)} -pin  "nor#5" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(0)#1.itm}
load net {fsm_output(2)} -pin  "nor#5" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(2)#1.itm}
load net {nor#5.itm} -pin  "nor#5" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#5.itm}
load inst "and#26" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2385 -attr oid 2381 -attr @path {/ntt_flat/ntt_flat:core/and#26} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {for:i(10:0).sva#1(10)} -pin  "and#26" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(10)#3.itm}
load net {fsm_output(2)} -pin  "and#26" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(2).itm}
load net {and#26.itm} -pin  "and#26" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#26.itm}
load inst "for:for:nor" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2386 -attr oid 2382 -attr @path {/ntt_flat/ntt_flat:core/for:for:nor} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {nor#5.itm} -pin  "for:for:nor" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#5.itm}
load net {and#26.itm} -pin  "for:for:nor" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/and#26.itm}
load net {for:for:nor.itm} -pin  "for:for:nor" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:for:nor.itm}
load inst "reg(vec:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2387 -attr oid 2383 -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsci.oswt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {for:for:nor.itm} -pin  "reg(vec:rsci.oswt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/for:for:nor.itm}
load net {GND} -pin  "reg(vec:rsci.oswt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(vec:rsci.oswt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2388 -attr oid 2384 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.oswt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(vec:rsci.oswt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(vec:rsci.oswt).cse} -pin  "reg(vec:rsci.oswt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsci.oswt).cse}
load inst "for:i:for:i:and" "and(2,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2389 -attr oid 2385 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and} -attr area 10.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(10,2)"
load net {for:i(10:0).sva#1(0)} -pin  "for:i:for:i:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(1)} -pin  "for:i:for:i:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(2)} -pin  "for:i:for:i:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(3)} -pin  "for:i:for:i:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(4)} -pin  "for:i:for:i:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(5)} -pin  "for:i:for:i:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(6)} -pin  "for:i:for:i:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(7)} -pin  "for:i:for:i:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(8)} -pin  "for:i:for:i:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {for:i(10:0).sva#1(9)} -pin  "for:i:for:i:and" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:slc(for:i(10:0).sva#1)(9-0).itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {fsm_output(2)} -pin  "for:i:for:i:and" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:exs.itm}
load net {for:i:for:i:and.itm(0)} -pin  "for:i:for:i:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(1)} -pin  "for:i:for:i:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(2)} -pin  "for:i:for:i:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(3)} -pin  "for:i:for:i:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(4)} -pin  "for:i:for:i:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(5)} -pin  "for:i:for:i:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(6)} -pin  "for:i:for:i:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(7)} -pin  "for:i:for:i:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(8)} -pin  "for:i:for:i:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(9)} -pin  "for:i:for:i:and" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load inst "reg(vec:rsci.s_raddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2390 -attr oid 2386 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsci.s_raddr.core)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {for:i:for:i:and.itm(0)} -pin  "reg(vec:rsci.s_raddr.core)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(1)} -pin  "reg(vec:rsci.s_raddr.core)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(2)} -pin  "reg(vec:rsci.s_raddr.core)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(3)} -pin  "reg(vec:rsci.s_raddr.core)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(4)} -pin  "reg(vec:rsci.s_raddr.core)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(5)} -pin  "reg(vec:rsci.s_raddr.core)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(6)} -pin  "reg(vec:rsci.s_raddr.core)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(7)} -pin  "reg(vec:rsci.s_raddr.core)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(8)} -pin  "reg(vec:rsci.s_raddr.core)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {for:i:for:i:and.itm(9)} -pin  "reg(vec:rsci.s_raddr.core)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i:for:i:and.itm}
load net {clk} -pin  "reg(vec:rsci.s_raddr.core)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2391 -attr oid 2387 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(vec:rsci.s_raddr.core)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {vec:rsci.s_raddr.core(0)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(1)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(2)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(3)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(4)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(5)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(6)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(7)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(8)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load net {vec:rsci.s_raddr.core(9)} -pin  "reg(vec:rsci.s_raddr.core)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_raddr.core}
load inst "and#31" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2392 -attr oid 2388 -attr @path {/ntt_flat/ntt_flat:core/and#31} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.2} -pin  "and#31" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {fsm_output(5)} -pin  "and#31" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#3.itm}
load net {and#31.itm} -pin  "and#31" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#31.itm}
load inst "reg(twiddle:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2393 -attr oid 2389 -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.oswt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#31.itm} -pin  "reg(twiddle:rsci.oswt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/and#31.itm}
load net {GND} -pin  "reg(twiddle:rsci.oswt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(twiddle:rsci.oswt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2394 -attr oid 2390 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(twiddle:rsci.oswt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(twiddle:rsci.oswt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(twiddle:rsci.oswt).cse} -pin  "reg(twiddle:rsci.oswt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.oswt).cse}
load inst "or#8" "or(7,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2395 -attr oid 2391 -attr @path {/ntt_flat/ntt_flat:core/or#8} -attr area 2.000000 -attr delay 1.120000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,7)"
load net {or.dcpl#6} -pin  "or#8" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#6}
load net {INNER_LOOP.stage_0.7} -pin  "or#8" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.7}
load net {INNER_LOOP.stage_0.4} -pin  "or#8" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load net {INNER_LOOP.stage_0.3} -pin  "or#8" {A3(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load net {INNER_LOOP.stage_0.1} -pin  "or#8" {A4(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {INNER_LOOP.stage_0} -pin  "or#8" {A5(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0}
load net {INNER_LOOP.stage_0.2} -pin  "or#8" {A6(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {or#8.itm} -pin  "or#8" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#8.itm}
load inst "INNER_LOOP:tf:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2396 -attr oid 2392 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "INNER_LOOP:tf:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {or#8.itm} -pin  "INNER_LOOP:tf:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/or#8.itm}
load net {INNER_LOOP:tf:and.cse} -pin  "INNER_LOOP:tf:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:and.cse}
load inst "reg(twiddle:rsci.s_raddr.core)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2397 -attr oid 2393 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {INNER_LOOP:tf:mul:cmp.z.oreg(0)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(1)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(2)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(3)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(4)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(5)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(6)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(7)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(8)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {INNER_LOOP:tf:mul:cmp.z.oreg(9)} -pin  "reg(twiddle:rsci.s_raddr.core)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.z.oreg}
load net {clk} -pin  "reg(twiddle:rsci.s_raddr.core)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2398 -attr oid 2394 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:tf:and.cse} -pin  "reg(twiddle:rsci.s_raddr.core)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:and.cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(0)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(1)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(2)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(3)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(4)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(5)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(6)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(7)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(8)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load net {reg(twiddle:rsci.s_raddr.core).cse(9)} -pin  "reg(twiddle:rsci.s_raddr.core)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(twiddle:rsci.s_raddr.core).cse}
load inst "and#33" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2399 -attr oid 2395 -attr @path {/ntt_flat/ntt_flat:core/and#33} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.2} -pin  "and#33" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {or.dcpl#9} -pin  "and#33" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#9}
load net {and#33.itm} -pin  "and#33" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#33.itm}
load inst "reg(result:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2400 -attr oid 2396 -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#33.itm} -pin  "reg(result:rsci.oswt)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/and#33.itm}
load net {GND} -pin  "reg(result:rsci.oswt)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(result:rsci.oswt)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2401 -attr oid 2397 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.oswt)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(result:rsci.oswt)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(result:rsci.oswt).cse} -pin  "reg(result:rsci.oswt)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt).cse}
load inst "and#35" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2402 -attr oid 2398 -attr @path {/ntt_flat/ntt_flat:core/and#35} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.7} -pin  "and#35" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.7}
load net {or.dcpl#9} -pin  "and#35" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#9}
load net {and#35.itm} -pin  "and#35" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#35.itm}
load inst "or#21" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2403 -attr oid 2399 -attr @path {/ntt_flat/ntt_flat:core/or#21} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {and#35.itm} -pin  "or#21" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/and#35.itm}
load net {fsm_output(1)} -pin  "or#21" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(1)#1.itm}
load net {or#21.itm} -pin  "or#21" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#21.itm}
load inst "reg(result:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2404 -attr oid 2400 -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#21.itm} -pin  "reg(result:rsci.oswt#1)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/or#21.itm}
load net {GND} -pin  "reg(result:rsci.oswt#1)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(result:rsci.oswt#1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2405 -attr oid 2401 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.oswt#1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(result:rsci.oswt#1)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(result:rsci.oswt#1).cse} -pin  "reg(result:rsci.oswt#1)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.oswt#1).cse}
load inst "for:mux#4" "mux(2,9)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2406 -attr oid 2402 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4} -attr area 9.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(9,1,2)"
load net {INNER_LOOP:idx1:acc.psp.sva#1(0)} -pin  "for:mux#4" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(1)} -pin  "for:mux#4" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(2)} -pin  "for:mux#4" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(3)} -pin  "for:mux#4" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(4)} -pin  "for:mux#4" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(5)} -pin  "for:mux#4" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(6)} -pin  "for:mux#4" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(7)} -pin  "for:mux#4" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(8)} -pin  "for:mux#4" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(8-0).itm}
load net {butterFly:idx2(13:0).sva(9:0)(1)} -pin  "for:mux#4" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(2)} -pin  "for:mux#4" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(3)} -pin  "for:mux#4" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(4)} -pin  "for:mux#4" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(5)} -pin  "for:mux#4" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(6)} -pin  "for:mux#4" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(7)} -pin  "for:mux#4" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(8)} -pin  "for:mux#4" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {butterFly:idx2(13:0).sva(9:0)(9)} -pin  "for:mux#4" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(9-1).itm}
load net {fsm_output(5)} -pin  "for:mux#4" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#8.itm}
load net {for:mux#4.itm(0)} -pin  "for:mux#4" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(1)} -pin  "for:mux#4" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(2)} -pin  "for:mux#4" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(3)} -pin  "for:mux#4" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(4)} -pin  "for:mux#4" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(5)} -pin  "for:mux#4" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(6)} -pin  "for:mux#4" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(7)} -pin  "for:mux#4" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(8)} -pin  "for:mux#4" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load inst "reg(result:rsci.s_raddr.core(9:1))" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2407 -attr oid 2403 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_raddr.core(9:1))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {for:mux#4.itm(0)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(1)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(2)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(3)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(4)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(5)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(6)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(7)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {for:mux#4.itm(8)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#4.itm}
load net {clk} -pin  "reg(result:rsci.s_raddr.core(9:1))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2408 -attr oid 2404 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_raddr.core(9:1))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_raddr.core(9:1)(0)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(1)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(2)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(3)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(4)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(5)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(6)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(7)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(8)} -pin  "reg(result:rsci.s_raddr.core(9:1))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load inst "for:mux#5" "mux(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2409 -attr oid 2405 -attr @path {/ntt_flat/ntt_flat:core/for:mux#5} -attr area 1.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(1,1,2)"
load net {INNER_LOOP:k(13:0).sva.1(0)} -pin  "for:mux#5" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(0)#1.itm}
load net {butterFly:idx2(13:0).sva(9:0)(0)} -pin  "for:mux#5" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva(9:0))(0).itm}
load net {fsm_output(5)} -pin  "for:mux#5" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#50.itm}
load net {for:mux#5.itm} -pin  "for:mux#5" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:mux#5.itm}
load inst "reg(result:rsci.s_raddr.core(0))" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2410 -attr oid 2406 -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_raddr.core(0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {for:mux#5.itm} -pin  "reg(result:rsci.s_raddr.core(0))" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/for:mux#5.itm}
load net {clk} -pin  "reg(result:rsci.s_raddr.core(0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2411 -attr oid 2407 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_raddr.core(0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_raddr.core(0)} -pin  "reg(result:rsci.s_raddr.core(0))" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(0)}
load inst "butterFly:f1:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2412 -attr oid 2408 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "butterFly:f1:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "butterFly:f1:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "butterFly:f1:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "butterFly:f1:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {INNER_LOOP:idx1:acc.psp.sva#1(9)} -pin  "butterFly:f1:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(10)} -pin  "butterFly:f1:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(11)} -pin  "butterFly:f1:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(12)} -pin  "butterFly:f1:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9)#1.itm}
load net {butterFly:f1:acc.itm(0)} -pin  "butterFly:f1:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(1)} -pin  "butterFly:f1:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(2)} -pin  "butterFly:f1:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(3)} -pin  "butterFly:f1:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load inst "for:mux#6" "mux(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2413 -attr oid 2409 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6} -attr area 4.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(4,1,2)"
load net {butterFly:f1:acc.itm(0)} -pin  "for:mux#6" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(1)} -pin  "for:mux#6" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(2)} -pin  "for:mux#6" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f1:acc.itm(3)} -pin  "for:mux#6" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:acc.itm}
load net {butterFly:f2:acc.itm(0)} -pin  "for:mux#6" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(1)} -pin  "for:mux#6" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(2)} -pin  "for:mux#6" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(3)} -pin  "for:mux#6" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {fsm_output(5)} -pin  "for:mux#6" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#49.itm}
load net {for:mux#6.itm(0)} -pin  "for:mux#6" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(1)} -pin  "for:mux#6" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(2)} -pin  "for:mux#6" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(3)} -pin  "for:mux#6" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load inst "reg(result:rsci.s_raddr.core(13:10))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2414 -attr oid 2410 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_raddr.core(13:10))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {for:mux#6.itm(0)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(1)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(2)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {for:mux#6.itm(3)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#6.itm}
load net {clk} -pin  "reg(result:rsci.s_raddr.core(13:10))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2415 -attr oid 2411 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_raddr.core(13:10))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_raddr.core(13:10)(0)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(13:10)}
load net {result:rsci.s_raddr.core(13:10)(1)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(13:10)}
load net {result:rsci.s_raddr.core(13:10)(2)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(13:10)}
load net {result:rsci.s_raddr.core(13:10)(3)} -pin  "reg(result:rsci.s_raddr.core(13:10))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(13:10)}
load inst "for:mux1h#5" "mux1h(3,9)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2416 -attr oid 2412 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5} -attr area 13.017934 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux1hot(9,3)"
load net {vec:rsci.s_raddr.core(1)} -pin  "for:mux1h#5" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(2)} -pin  "for:mux1h#5" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(3)} -pin  "for:mux1h#5" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(4)} -pin  "for:mux1h#5" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(5)} -pin  "for:mux1h#5" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(6)} -pin  "for:mux1h#5" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(7)} -pin  "for:mux1h#5" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(8)} -pin  "for:mux1h#5" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {vec:rsci.s_raddr.core(9)} -pin  "for:mux1h#5" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(9-1).itm}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(0)} -pin  "for:mux1h#5" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(1)} -pin  "for:mux1h#5" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(2)} -pin  "for:mux1h#5" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(3)} -pin  "for:mux1h#5" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(4)} -pin  "for:mux1h#5" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(5)} -pin  "for:mux1h#5" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(6)} -pin  "for:mux1h#5" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(7)} -pin  "for:mux1h#5" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(8)} -pin  "for:mux1h#5" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(1)} -pin  "for:mux1h#5" {A2(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(2)} -pin  "for:mux1h#5" {A2(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(3)} -pin  "for:mux1h#5" {A2(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(4)} -pin  "for:mux1h#5" {A2(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(5)} -pin  "for:mux1h#5" {A2(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(6)} -pin  "for:mux1h#5" {A2(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(7)} -pin  "for:mux1h#5" {A2(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(8)} -pin  "for:mux1h#5" {A2(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(9)} -pin  "for:mux1h#5" {A2(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(9-1)#1.itm}
load net {fsm_output(1)} -pin  "for:mux1h#5" {S0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2417 -attr oid 2413 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(1).itm}
load net {fsm_output(4)} -pin  "for:mux1h#5" {S1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2418 -attr oid 2414 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#3.itm}
load net {fsm_output(5)} -pin  "for:mux1h#5" {S2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2419 -attr oid 2415 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#48.itm}
load net {for:mux1h#5.itm(0)} -pin  "for:mux1h#5" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(1)} -pin  "for:mux1h#5" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(2)} -pin  "for:mux1h#5" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(3)} -pin  "for:mux1h#5" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(4)} -pin  "for:mux1h#5" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(5)} -pin  "for:mux1h#5" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(6)} -pin  "for:mux1h#5" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(7)} -pin  "for:mux1h#5" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(8)} -pin  "for:mux1h#5" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load inst "reg(result:rsci.s_waddr.core(9:1))" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2420 -attr oid 2416 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_waddr.core(9:1))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {for:mux1h#5.itm(0)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(1)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(2)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(3)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(4)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(5)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(6)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(7)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {for:mux1h#5.itm(8)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#5.itm}
load net {clk} -pin  "reg(result:rsci.s_waddr.core(9:1))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2421 -attr oid 2417 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_waddr.core(9:1))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_waddr.core(9:1)(0)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(1)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(2)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(3)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(4)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(5)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(6)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(7)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load net {result:rsci.s_waddr.core(9:1)(8)} -pin  "reg(result:rsci.s_waddr.core(9:1))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(9:1)}
load inst "for:mux1h#7" "mux1h(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2422 -attr oid 2418 -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#7} -attr area 1.447326 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux1hot(1,3)"
load net {vec:rsci.s_raddr.core(0)} -pin  "for:mux1h#7" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/for:slc(vec:rsci.s_raddr.core)(0).itm}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5} -pin  "for:mux1h#7" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(0)} -pin  "for:mux1h#7" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)(0)#1.itm}
load net {fsm_output(1)} -pin  "for:mux1h#7" {S0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2423 -attr oid 2419 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(1)#3.itm}
load net {fsm_output(4)} -pin  "for:mux1h#7" {S1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2424 -attr oid 2420 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#10.itm}
load net {fsm_output(5)} -pin  "for:mux1h#7" {S2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2425 -attr oid 2421 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#47.itm}
load net {for:mux1h#7.itm} -pin  "for:mux1h#7" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#7.itm}
load inst "reg(result:rsci.s_waddr.core(0))" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2426 -attr oid 2422 -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_waddr.core(0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {for:mux1h#7.itm} -pin  "reg(result:rsci.s_waddr.core(0))" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#7.itm}
load net {clk} -pin  "reg(result:rsci.s_waddr.core(0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2427 -attr oid 2423 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_waddr.core(0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_waddr.core(0)} -pin  "reg(result:rsci.s_waddr.core(0))" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(0)}
load inst "operator+<20,false>:mux#5" "mux(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2428 -attr oid 2424 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5} -attr area 4.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(4,1,2)"
load net {operator+<20,false>:acc.itm(0)} -pin  "operator+<20,false>:mux#5" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(1)} -pin  "operator+<20,false>:mux#5" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(2)} -pin  "operator+<20,false>:mux#5" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(3)} -pin  "operator+<20,false>:mux#5" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>#1:acc.itm.5(0)} -pin  "operator+<20,false>:mux#5" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(1)} -pin  "operator+<20,false>:mux#5" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(2)} -pin  "operator+<20,false>:mux#5" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(3)} -pin  "operator+<20,false>:mux#5" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {fsm_output(5)} -pin  "operator+<20,false>:mux#5" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#46.itm}
load net {operator+<20,false>:mux#5.itm(0)} -pin  "operator+<20,false>:mux#5" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(1)} -pin  "operator+<20,false>:mux#5" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(2)} -pin  "operator+<20,false>:mux#5" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(3)} -pin  "operator+<20,false>:mux#5" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load inst "for:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2429 -attr oid 2425 -attr @path {/ntt_flat/ntt_flat:core/for:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {nor#6.cse} -pin  "for:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#6.cse}
load net {for:not.itm} -pin  "for:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:not.itm}
load inst "operator+<20,false>:operator+<20,false>:and" "and(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2430 -attr oid 2426 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and} -attr area 4.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(4,2)"
load net {operator+<20,false>:mux#5.itm(0)} -pin  "operator+<20,false>:operator+<20,false>:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(1)} -pin  "operator+<20,false>:operator+<20,false>:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(2)} -pin  "operator+<20,false>:operator+<20,false>:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {operator+<20,false>:mux#5.itm(3)} -pin  "operator+<20,false>:operator+<20,false>:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#5.itm}
load net {for:not.itm} -pin  "operator+<20,false>:operator+<20,false>:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:exs.itm}
load net {for:not.itm} -pin  "operator+<20,false>:operator+<20,false>:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:exs.itm}
load net {for:not.itm} -pin  "operator+<20,false>:operator+<20,false>:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:exs.itm}
load net {for:not.itm} -pin  "operator+<20,false>:operator+<20,false>:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:exs.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(0)} -pin  "operator+<20,false>:operator+<20,false>:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(1)} -pin  "operator+<20,false>:operator+<20,false>:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(2)} -pin  "operator+<20,false>:operator+<20,false>:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(3)} -pin  "operator+<20,false>:operator+<20,false>:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load inst "reg(result:rsci.s_waddr.core(13:10))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2431 -attr oid 2427 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_waddr.core(13:10))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:operator+<20,false>:and.itm(0)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(1)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(2)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {operator+<20,false>:operator+<20,false>:and.itm(3)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:operator+<20,false>:and.itm}
load net {clk} -pin  "reg(result:rsci.s_waddr.core(13:10))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2432 -attr oid 2428 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_waddr.core(13:10))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_waddr.core(13:10)(0)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(13:10)}
load net {result:rsci.s_waddr.core(13:10)(1)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(13:10)}
load net {result:rsci.s_waddr.core(13:10)(2)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(13:10)}
load net {result:rsci.s_waddr.core(13:10)(3)} -pin  "reg(result:rsci.s_waddr.core(13:10))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_waddr.core(13:10)}
load inst "for:for:mult:if:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2433 -attr oid 2429 -attr @path {/ntt_flat/ntt_flat:core/for:for:mult:if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {mult:slc()(32).svs} -pin  "for:for:mult:if:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:slc()(32).svs}
load net {for:for:mult:if:not.itm} -pin  "for:for:mult:if:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:for:mult:if:not.itm}
load inst "for:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2434 -attr oid 2430 -attr @path {/ntt_flat/ntt_flat:core/for:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {for:for:mult:if:not.itm} -pin  "for:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/for:for:mult:if:not.itm}
load net {fsm_output(5)} -pin  "for:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#56.itm}
load net {for:and.itm} -pin  "for:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:and.itm}
load inst "for:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2435 -attr oid 2431 -attr @path {/ntt_flat/ntt_flat:core/for:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {mult:slc()(32).svs} -pin  "for:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:slc()(32).svs}
load net {fsm_output(5)} -pin  "for:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#45.itm}
load net {for:and#1.itm} -pin  "for:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:and#1.itm}
load inst "for:mux1h#10" "mux1h(4,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2436 -attr oid 2432 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10} -attr area 58.572168 -attr delay 1.520000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux1hot(32,4)"
load net {vec:rsci.s_din.mxwt(0)} -pin  "for:mux1h#10" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(1)} -pin  "for:mux1h#10" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(2)} -pin  "for:mux1h#10" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(3)} -pin  "for:mux1h#10" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(4)} -pin  "for:mux1h#10" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(5)} -pin  "for:mux1h#10" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(6)} -pin  "for:mux1h#10" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(7)} -pin  "for:mux1h#10" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(8)} -pin  "for:mux1h#10" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(9)} -pin  "for:mux1h#10" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(10)} -pin  "for:mux1h#10" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(11)} -pin  "for:mux1h#10" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(12)} -pin  "for:mux1h#10" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(13)} -pin  "for:mux1h#10" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(14)} -pin  "for:mux1h#10" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(15)} -pin  "for:mux1h#10" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(16)} -pin  "for:mux1h#10" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(17)} -pin  "for:mux1h#10" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(18)} -pin  "for:mux1h#10" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(19)} -pin  "for:mux1h#10" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(20)} -pin  "for:mux1h#10" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(21)} -pin  "for:mux1h#10" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(22)} -pin  "for:mux1h#10" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(23)} -pin  "for:mux1h#10" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(24)} -pin  "for:mux1h#10" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(25)} -pin  "for:mux1h#10" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(26)} -pin  "for:mux1h#10" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(27)} -pin  "for:mux1h#10" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(28)} -pin  "for:mux1h#10" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(29)} -pin  "for:mux1h#10" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(30)} -pin  "for:mux1h#10" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {vec:rsci.s_din.mxwt(31)} -pin  "for:mux1h#10" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/vec:rsci.s_din.mxwt}
load net {modulo_add:mux.itm.4(0)} -pin  "for:mux1h#10" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(1)} -pin  "for:mux1h#10" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(2)} -pin  "for:mux1h#10" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(3)} -pin  "for:mux1h#10" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(4)} -pin  "for:mux1h#10" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(5)} -pin  "for:mux1h#10" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(6)} -pin  "for:mux1h#10" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(7)} -pin  "for:mux1h#10" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(8)} -pin  "for:mux1h#10" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(9)} -pin  "for:mux1h#10" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(10)} -pin  "for:mux1h#10" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(11)} -pin  "for:mux1h#10" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(12)} -pin  "for:mux1h#10" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(13)} -pin  "for:mux1h#10" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(14)} -pin  "for:mux1h#10" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(15)} -pin  "for:mux1h#10" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(16)} -pin  "for:mux1h#10" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(17)} -pin  "for:mux1h#10" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(18)} -pin  "for:mux1h#10" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(19)} -pin  "for:mux1h#10" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(20)} -pin  "for:mux1h#10" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(21)} -pin  "for:mux1h#10" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(22)} -pin  "for:mux1h#10" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(23)} -pin  "for:mux1h#10" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(24)} -pin  "for:mux1h#10" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(25)} -pin  "for:mux1h#10" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(26)} -pin  "for:mux1h#10" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(27)} -pin  "for:mux1h#10" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(28)} -pin  "for:mux1h#10" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(29)} -pin  "for:mux1h#10" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(30)} -pin  "for:mux1h#10" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(31)} -pin  "for:mux1h#10" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {z.out#3(0)} -pin  "for:mux1h#10" {A2(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(1)} -pin  "for:mux1h#10" {A2(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(2)} -pin  "for:mux1h#10" {A2(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(3)} -pin  "for:mux1h#10" {A2(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(4)} -pin  "for:mux1h#10" {A2(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(5)} -pin  "for:mux1h#10" {A2(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(6)} -pin  "for:mux1h#10" {A2(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(7)} -pin  "for:mux1h#10" {A2(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(8)} -pin  "for:mux1h#10" {A2(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(9)} -pin  "for:mux1h#10" {A2(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(10)} -pin  "for:mux1h#10" {A2(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(11)} -pin  "for:mux1h#10" {A2(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(12)} -pin  "for:mux1h#10" {A2(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(13)} -pin  "for:mux1h#10" {A2(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(14)} -pin  "for:mux1h#10" {A2(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(15)} -pin  "for:mux1h#10" {A2(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(16)} -pin  "for:mux1h#10" {A2(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(17)} -pin  "for:mux1h#10" {A2(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(18)} -pin  "for:mux1h#10" {A2(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(19)} -pin  "for:mux1h#10" {A2(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(20)} -pin  "for:mux1h#10" {A2(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(21)} -pin  "for:mux1h#10" {A2(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(22)} -pin  "for:mux1h#10" {A2(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(23)} -pin  "for:mux1h#10" {A2(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(24)} -pin  "for:mux1h#10" {A2(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(25)} -pin  "for:mux1h#10" {A2(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(26)} -pin  "for:mux1h#10" {A2(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(27)} -pin  "for:mux1h#10" {A2(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(28)} -pin  "for:mux1h#10" {A2(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(29)} -pin  "for:mux1h#10" {A2(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(30)} -pin  "for:mux1h#10" {A2(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(31)} -pin  "for:mux1h#10" {A2(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {mult:res.sva(0)} -pin  "for:mux1h#10" {A3(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(1)} -pin  "for:mux1h#10" {A3(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(2)} -pin  "for:mux1h#10" {A3(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(3)} -pin  "for:mux1h#10" {A3(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(4)} -pin  "for:mux1h#10" {A3(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(5)} -pin  "for:mux1h#10" {A3(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(6)} -pin  "for:mux1h#10" {A3(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(7)} -pin  "for:mux1h#10" {A3(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(8)} -pin  "for:mux1h#10" {A3(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(9)} -pin  "for:mux1h#10" {A3(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(10)} -pin  "for:mux1h#10" {A3(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(11)} -pin  "for:mux1h#10" {A3(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(12)} -pin  "for:mux1h#10" {A3(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(13)} -pin  "for:mux1h#10" {A3(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(14)} -pin  "for:mux1h#10" {A3(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(15)} -pin  "for:mux1h#10" {A3(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(16)} -pin  "for:mux1h#10" {A3(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(17)} -pin  "for:mux1h#10" {A3(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(18)} -pin  "for:mux1h#10" {A3(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(19)} -pin  "for:mux1h#10" {A3(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(20)} -pin  "for:mux1h#10" {A3(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(21)} -pin  "for:mux1h#10" {A3(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(22)} -pin  "for:mux1h#10" {A3(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(23)} -pin  "for:mux1h#10" {A3(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(24)} -pin  "for:mux1h#10" {A3(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(25)} -pin  "for:mux1h#10" {A3(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(26)} -pin  "for:mux1h#10" {A3(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(27)} -pin  "for:mux1h#10" {A3(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(28)} -pin  "for:mux1h#10" {A3(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(29)} -pin  "for:mux1h#10" {A3(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(30)} -pin  "for:mux1h#10" {A3(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(31)} -pin  "for:mux1h#10" {A3(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {fsm_output(1)} -pin  "for:mux1h#10" {S0} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2437 -attr oid 2433 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(1)#2.itm}
load net {fsm_output(4)} -pin  "for:mux1h#10" {S1} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2438 -attr oid 2434 -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#9.itm}
load net {for:and.itm} -pin  "for:mux1h#10" {S2} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2439 -attr oid 2435 -attr @path {/ntt_flat/ntt_flat:core/for:and.itm}
load net {for:and#1.itm} -pin  "for:mux1h#10" {S3} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2440 -attr oid 2436 -attr @path {/ntt_flat/ntt_flat:core/for:and#1.itm}
load net {for:mux1h#10.itm(0)} -pin  "for:mux1h#10" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(1)} -pin  "for:mux1h#10" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(2)} -pin  "for:mux1h#10" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(3)} -pin  "for:mux1h#10" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(4)} -pin  "for:mux1h#10" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(5)} -pin  "for:mux1h#10" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(6)} -pin  "for:mux1h#10" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(7)} -pin  "for:mux1h#10" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(8)} -pin  "for:mux1h#10" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(9)} -pin  "for:mux1h#10" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(10)} -pin  "for:mux1h#10" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(11)} -pin  "for:mux1h#10" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(12)} -pin  "for:mux1h#10" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(13)} -pin  "for:mux1h#10" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(14)} -pin  "for:mux1h#10" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(15)} -pin  "for:mux1h#10" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(16)} -pin  "for:mux1h#10" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(17)} -pin  "for:mux1h#10" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(18)} -pin  "for:mux1h#10" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(19)} -pin  "for:mux1h#10" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(20)} -pin  "for:mux1h#10" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(21)} -pin  "for:mux1h#10" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(22)} -pin  "for:mux1h#10" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(23)} -pin  "for:mux1h#10" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(24)} -pin  "for:mux1h#10" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(25)} -pin  "for:mux1h#10" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(26)} -pin  "for:mux1h#10" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(27)} -pin  "for:mux1h#10" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(28)} -pin  "for:mux1h#10" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(29)} -pin  "for:mux1h#10" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(30)} -pin  "for:mux1h#10" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(31)} -pin  "for:mux1h#10" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load inst "reg(result:rsci.s_dout.core)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2441 -attr oid 2437 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(result:rsci.s_dout.core)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {for:mux1h#10.itm(0)} -pin  "reg(result:rsci.s_dout.core)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(1)} -pin  "reg(result:rsci.s_dout.core)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(2)} -pin  "reg(result:rsci.s_dout.core)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(3)} -pin  "reg(result:rsci.s_dout.core)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(4)} -pin  "reg(result:rsci.s_dout.core)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(5)} -pin  "reg(result:rsci.s_dout.core)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(6)} -pin  "reg(result:rsci.s_dout.core)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(7)} -pin  "reg(result:rsci.s_dout.core)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(8)} -pin  "reg(result:rsci.s_dout.core)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(9)} -pin  "reg(result:rsci.s_dout.core)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(10)} -pin  "reg(result:rsci.s_dout.core)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(11)} -pin  "reg(result:rsci.s_dout.core)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(12)} -pin  "reg(result:rsci.s_dout.core)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(13)} -pin  "reg(result:rsci.s_dout.core)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(14)} -pin  "reg(result:rsci.s_dout.core)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(15)} -pin  "reg(result:rsci.s_dout.core)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(16)} -pin  "reg(result:rsci.s_dout.core)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(17)} -pin  "reg(result:rsci.s_dout.core)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(18)} -pin  "reg(result:rsci.s_dout.core)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(19)} -pin  "reg(result:rsci.s_dout.core)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(20)} -pin  "reg(result:rsci.s_dout.core)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(21)} -pin  "reg(result:rsci.s_dout.core)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(22)} -pin  "reg(result:rsci.s_dout.core)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(23)} -pin  "reg(result:rsci.s_dout.core)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(24)} -pin  "reg(result:rsci.s_dout.core)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(25)} -pin  "reg(result:rsci.s_dout.core)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(26)} -pin  "reg(result:rsci.s_dout.core)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(27)} -pin  "reg(result:rsci.s_dout.core)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(28)} -pin  "reg(result:rsci.s_dout.core)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(29)} -pin  "reg(result:rsci.s_dout.core)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(30)} -pin  "reg(result:rsci.s_dout.core)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {for:mux1h#10.itm(31)} -pin  "reg(result:rsci.s_dout.core)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux1h#10.itm}
load net {clk} -pin  "reg(result:rsci.s_dout.core)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2442 -attr oid 2438 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(result:rsci.s_dout.core)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {result:rsci.s_dout.core(0)} -pin  "reg(result:rsci.s_dout.core)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(1)} -pin  "reg(result:rsci.s_dout.core)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(2)} -pin  "reg(result:rsci.s_dout.core)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(3)} -pin  "reg(result:rsci.s_dout.core)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(4)} -pin  "reg(result:rsci.s_dout.core)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(5)} -pin  "reg(result:rsci.s_dout.core)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(6)} -pin  "reg(result:rsci.s_dout.core)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(7)} -pin  "reg(result:rsci.s_dout.core)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(8)} -pin  "reg(result:rsci.s_dout.core)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(9)} -pin  "reg(result:rsci.s_dout.core)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(10)} -pin  "reg(result:rsci.s_dout.core)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(11)} -pin  "reg(result:rsci.s_dout.core)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(12)} -pin  "reg(result:rsci.s_dout.core)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(13)} -pin  "reg(result:rsci.s_dout.core)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(14)} -pin  "reg(result:rsci.s_dout.core)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(15)} -pin  "reg(result:rsci.s_dout.core)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(16)} -pin  "reg(result:rsci.s_dout.core)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(17)} -pin  "reg(result:rsci.s_dout.core)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(18)} -pin  "reg(result:rsci.s_dout.core)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(19)} -pin  "reg(result:rsci.s_dout.core)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(20)} -pin  "reg(result:rsci.s_dout.core)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(21)} -pin  "reg(result:rsci.s_dout.core)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(22)} -pin  "reg(result:rsci.s_dout.core)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(23)} -pin  "reg(result:rsci.s_dout.core)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(24)} -pin  "reg(result:rsci.s_dout.core)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(25)} -pin  "reg(result:rsci.s_dout.core)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(26)} -pin  "reg(result:rsci.s_dout.core)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(27)} -pin  "reg(result:rsci.s_dout.core)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(28)} -pin  "reg(result:rsci.s_dout.core)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(29)} -pin  "reg(result:rsci.s_dout.core)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(30)} -pin  "reg(result:rsci.s_dout.core)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load net {result:rsci.s_dout.core(31)} -pin  "reg(result:rsci.s_dout.core)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_dout.core}
load inst "and#68" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2443 -attr oid 2439 -attr @path {/ntt_flat/ntt_flat:core/and#68} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {operator<=<20,false>:acc.itm(4)} -pin  "and#68" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm(4)}
load net {fsm_output(6)} -pin  "and#68" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(6)#1.itm}
load net {and#68.itm} -pin  "and#68" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#68.itm}
load inst "reg(vec:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2444 -attr oid 2440 -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#68.itm} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/and#68.itm}
load net {GND} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2445 -attr oid 2441 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(vec:rsc.triosy:obj.iswt0).cse} -pin  "reg(vec:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0).cse}
load inst "and#70" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2446 -attr oid 2442 -attr @path {/ntt_flat/ntt_flat:core/and#70} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.5} -pin  "and#70" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load net {fsm_output(5)} -pin  "and#70" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#5.itm}
load net {and#70.itm} -pin  "and#70" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#70.itm}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2447 -attr oid 2443 -attr @path {/ntt_flat/ntt_flat:core/and#71} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {or.dcpl#6} -pin  "and#71" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#6}
load net {fsm_output(4)} -pin  "and#71" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#7.itm}
load net {and#71.itm} -pin  "and#71" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#71.itm}
load inst "or#38" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2448 -attr oid 2444 -attr @path {/ntt_flat/ntt_flat:core/or#38} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {and#70.itm} -pin  "or#38" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/and#70.itm}
load net {and#71.itm} -pin  "or#38" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/and#71.itm}
load net {or#38.rmff} -pin  "or#38" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#38.rmff}
load inst "reg(ensig.cgo)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2449 -attr oid 2445 -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#38.rmff} -pin  "reg(ensig.cgo)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/or#38.rmff}
load net {GND} -pin  "reg(ensig.cgo)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(ensig.cgo)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2450 -attr oid 2446 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(ensig.cgo)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(ensig.cgo)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(ensig.cgo).cse} -pin  "reg(ensig.cgo)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo).cse}
load inst "or#13" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2451 -attr oid 2447 -attr @path {/ntt_flat/ntt_flat:core/or#13} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {INNER_LOOP.stage_0.3} -pin  "or#13" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load net {INNER_LOOP.stage_0.4} -pin  "or#13" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load net {or#13.itm} -pin  "or#13" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#13.itm}
load inst "and#73" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2452 -attr oid 2448 -attr @path {/ntt_flat/ntt_flat:core/and#73} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {or#13.itm} -pin  "and#73" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/or#13.itm}
load net {fsm_output(5)} -pin  "and#73" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5).itm}
load net {and#73.itm} -pin  "and#73" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#73.itm}
load inst "or#14" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2453 -attr oid 2449 -attr @path {/ntt_flat/ntt_flat:core/or#14} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {INNER_LOOP.stage_0.5} -pin  "or#14" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load net {INNER_LOOP.stage_0.4} -pin  "or#14" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load net {or#14.itm} -pin  "or#14" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#14.itm}
load inst "and#74" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2454 -attr oid 2450 -attr @path {/ntt_flat/ntt_flat:core/and#74} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {or#14.itm} -pin  "and#74" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/or#14.itm}
load net {fsm_output(4)} -pin  "and#74" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#1.itm}
load net {and#74.itm} -pin  "and#74" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#74.itm}
load inst "or#39" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2455 -attr oid 2451 -attr @path {/ntt_flat/ntt_flat:core/or#39} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {and#73.itm} -pin  "or#39" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/and#73.itm}
load net {and#74.itm} -pin  "or#39" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/and#74.itm}
load net {or#39.rmff} -pin  "or#39" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#39.rmff}
load inst "reg(ensig.cgo#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2456 -attr oid 2452 -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo#1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#39.rmff} -pin  "reg(ensig.cgo#1)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/or#39.rmff}
load net {GND} -pin  "reg(ensig.cgo#1)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#3}
load net {clk} -pin  "reg(ensig.cgo#1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2457 -attr oid 2453 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(ensig.cgo#1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(ensig.cgo#1)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {reg(ensig.cgo#1).cse} -pin  "reg(ensig.cgo#1)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(ensig.cgo#1).cse}
load inst "reg(INNER_LOOP:tf:mul:cmp.a)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2458 -attr oid 2454 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.a)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {operator<<<33,true>:return(9:0).sva(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {clk} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2459 -attr oid 2455 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:tf:and.cse} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:and.cse}
load net {INNER_LOOP:tf:mul:cmp.a(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.a)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.a}
load inst "reg(INNER_LOOP:tf:mul:cmp.b)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2460 -attr oid 2456 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.b)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {z.out(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {z.out(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm}
load net {clk} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2461 -attr oid 2457 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:tf:and.cse} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:and.cse}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(1)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(2)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(3)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(4)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(5)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(6)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(7)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(8)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(9)} -pin  "reg(INNER_LOOP:tf:mul:cmp.b)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mul:cmp.b}
load inst "INNER_LOOP:idx1:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2462 -attr oid 2458 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "INNER_LOOP:idx1:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP.stage_0.1} -pin  "INNER_LOOP:idx1:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {INNER_LOOP:idx1:and.cse} -pin  "INNER_LOOP:idx1:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:and.cse}
load inst "reg(INNER_LOOP:idx1:mul:cmp.a)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2463 -attr oid 2459 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.a)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {z.out#1(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {z.out#1(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0).itm}
load net {clk} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2464 -attr oid 2460 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:idx1:and.cse} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:and.cse}
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(0)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(1)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(2)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(3)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(4)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(5)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(6)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(7)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.a)" {Z(8)} -attr vt dc -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a}
load inst "reg(INNER_LOOP:idx1:mul:cmp.b)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2465 -attr oid 2461 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.b)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {operator>><20,false>:rshift.psp.sva(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(9)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {clk} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2466 -attr oid 2462 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -pin  "reg(INNER_LOOP:idx1:mul:cmp.b)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b}
load inst "reg(for:i(10:0))" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2467 -attr oid 2463 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(for:i(10:0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(11,0,0,1,1,1,1)"
load net {z.out(0)} -pin  "reg(for:i(10:0))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(1)} -pin  "reg(for:i(10:0))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(2)} -pin  "reg(for:i(10:0))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(3)} -pin  "reg(for:i(10:0))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(4)} -pin  "reg(for:i(10:0))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(5)} -pin  "reg(for:i(10:0))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(6)} -pin  "reg(for:i(10:0))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(7)} -pin  "reg(for:i(10:0))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(8)} -pin  "reg(for:i(10:0))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(9)} -pin  "reg(for:i(10:0))" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {z.out(10)} -pin  "reg(for:i(10:0))" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:slc(z.out)(10-0).itm}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(1)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(2)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(3)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(4)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(5)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(6)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(7)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(8)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(9)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {GND} -pin  "reg(for:i(10:0))" {DRs(10)} -attr @path {/ntt_flat/ntt_flat:core/0}
load net {clk} -pin  "reg(for:i(10:0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2468 -attr oid 2464 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(for:i(10:0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(for:i(10:0))" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {for:i(10:0).sva#1(0)} -pin  "reg(for:i(10:0))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(1)} -pin  "reg(for:i(10:0))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(2)} -pin  "reg(for:i(10:0))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(3)} -pin  "reg(for:i(10:0))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(4)} -pin  "reg(for:i(10:0))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(5)} -pin  "reg(for:i(10:0))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(6)} -pin  "reg(for:i(10:0))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(7)} -pin  "reg(for:i(10:0))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(8)} -pin  "reg(for:i(10:0))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(9)} -pin  "reg(for:i(10:0))" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load net {for:i(10:0).sva#1(10)} -pin  "reg(for:i(10:0))" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:i(10:0).sva#1}
load inst "STAGE_LOOP:i:STAGE_LOOP:i:mux" "mux(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2469 -attr oid 2465 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux} -attr area 4.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(4,1,2)"
load net {PWR} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/1#11}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(1)} -attr @path {/ntt_flat/ntt_flat:core/1#11}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(2)} -attr @path {/ntt_flat/ntt_flat:core/1#11}
load net {GND} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A0(3)} -attr @path {/ntt_flat/ntt_flat:core/1#11}
load net {z.out#2(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {fsm_output(6)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(6)#4.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "STAGE_LOOP:i:STAGE_LOOP:i:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load inst "STAGE_LOOP:i:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2470 -attr oid 2466 -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {fsm_output(2)} -pin  "STAGE_LOOP:i:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(2)#3.itm}
load net {fsm_output(6)} -pin  "STAGE_LOOP:i:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(6)#3.itm}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:or.itm}
load inst "STAGE_LOOP:i:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2471 -attr oid 2467 -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "STAGE_LOOP:i:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {STAGE_LOOP:i:or.itm} -pin  "STAGE_LOOP:i:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:or.itm}
load net {STAGE_LOOP:i:and.itm} -pin  "STAGE_LOOP:i:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:and.itm}
load inst "reg(STAGE_LOOP:i(3:0))" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2472 -attr oid 2468 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(STAGE_LOOP:i(3:0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {STAGE_LOOP:i:STAGE_LOOP:i:mux.itm(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:STAGE_LOOP:i:mux.itm}
load net {clk} -pin  "reg(STAGE_LOOP:i(3:0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2473 -attr oid 2469 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {STAGE_LOOP:i:and.itm} -pin  "reg(STAGE_LOOP:i(3:0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i:and.itm}
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "reg(STAGE_LOOP:i(3:0))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load inst "mult:z_:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2474 -attr oid 2470 -attr @path {/ntt_flat/ntt_flat:core/mult:z_:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "mult:z_:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP.stage_0.6} -pin  "mult:z_:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.6}
load net {mult:z_:and.itm} -pin  "mult:z_:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:z_:and.itm}
load inst "reg(mult:z_:asn.itm.1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2475 -attr oid 2471 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(mult:z_:asn.itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {mult:z_:mul:cmp.z(0)} -pin  "reg(mult:z_:asn.itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(1)} -pin  "reg(mult:z_:asn.itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(2)} -pin  "reg(mult:z_:asn.itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(3)} -pin  "reg(mult:z_:asn.itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(4)} -pin  "reg(mult:z_:asn.itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(5)} -pin  "reg(mult:z_:asn.itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(6)} -pin  "reg(mult:z_:asn.itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(7)} -pin  "reg(mult:z_:asn.itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(8)} -pin  "reg(mult:z_:asn.itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(9)} -pin  "reg(mult:z_:asn.itm.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(10)} -pin  "reg(mult:z_:asn.itm.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(11)} -pin  "reg(mult:z_:asn.itm.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(12)} -pin  "reg(mult:z_:asn.itm.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(13)} -pin  "reg(mult:z_:asn.itm.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(14)} -pin  "reg(mult:z_:asn.itm.1)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(15)} -pin  "reg(mult:z_:asn.itm.1)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(16)} -pin  "reg(mult:z_:asn.itm.1)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(17)} -pin  "reg(mult:z_:asn.itm.1)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(18)} -pin  "reg(mult:z_:asn.itm.1)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(19)} -pin  "reg(mult:z_:asn.itm.1)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(20)} -pin  "reg(mult:z_:asn.itm.1)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(21)} -pin  "reg(mult:z_:asn.itm.1)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(22)} -pin  "reg(mult:z_:asn.itm.1)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(23)} -pin  "reg(mult:z_:asn.itm.1)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(24)} -pin  "reg(mult:z_:asn.itm.1)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(25)} -pin  "reg(mult:z_:asn.itm.1)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(26)} -pin  "reg(mult:z_:asn.itm.1)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(27)} -pin  "reg(mult:z_:asn.itm.1)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(28)} -pin  "reg(mult:z_:asn.itm.1)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(29)} -pin  "reg(mult:z_:asn.itm.1)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(30)} -pin  "reg(mult:z_:asn.itm.1)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {mult:z_:mul:cmp.z(31)} -pin  "reg(mult:z_:asn.itm.1)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:mul:cmp.z}
load net {clk} -pin  "reg(mult:z_:asn.itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2476 -attr oid 2472 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {mult:z_:and.itm} -pin  "reg(mult:z_:asn.itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:z_:and.itm}
load net {mult:z_:asn.itm.1(0)} -pin  "reg(mult:z_:asn.itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(1)} -pin  "reg(mult:z_:asn.itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(2)} -pin  "reg(mult:z_:asn.itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(3)} -pin  "reg(mult:z_:asn.itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(4)} -pin  "reg(mult:z_:asn.itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(5)} -pin  "reg(mult:z_:asn.itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(6)} -pin  "reg(mult:z_:asn.itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(7)} -pin  "reg(mult:z_:asn.itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(8)} -pin  "reg(mult:z_:asn.itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(9)} -pin  "reg(mult:z_:asn.itm.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(10)} -pin  "reg(mult:z_:asn.itm.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(11)} -pin  "reg(mult:z_:asn.itm.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(12)} -pin  "reg(mult:z_:asn.itm.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(13)} -pin  "reg(mult:z_:asn.itm.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(14)} -pin  "reg(mult:z_:asn.itm.1)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(15)} -pin  "reg(mult:z_:asn.itm.1)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(16)} -pin  "reg(mult:z_:asn.itm.1)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(17)} -pin  "reg(mult:z_:asn.itm.1)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(18)} -pin  "reg(mult:z_:asn.itm.1)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(19)} -pin  "reg(mult:z_:asn.itm.1)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(20)} -pin  "reg(mult:z_:asn.itm.1)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(21)} -pin  "reg(mult:z_:asn.itm.1)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(22)} -pin  "reg(mult:z_:asn.itm.1)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(23)} -pin  "reg(mult:z_:asn.itm.1)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(24)} -pin  "reg(mult:z_:asn.itm.1)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(25)} -pin  "reg(mult:z_:asn.itm.1)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(26)} -pin  "reg(mult:z_:asn.itm.1)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(27)} -pin  "reg(mult:z_:asn.itm.1)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(28)} -pin  "reg(mult:z_:asn.itm.1)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(29)} -pin  "reg(mult:z_:asn.itm.1)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(30)} -pin  "reg(mult:z_:asn.itm.1)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(31)} -pin  "reg(mult:z_:asn.itm.1)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load inst "reg(modulo_add:mux.itm.4)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2477 -attr oid 2473 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(modulo_add:mux.itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {modulo_add:mux.itm.3(0)} -pin  "reg(modulo_add:mux.itm.4)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(1)} -pin  "reg(modulo_add:mux.itm.4)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(2)} -pin  "reg(modulo_add:mux.itm.4)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(3)} -pin  "reg(modulo_add:mux.itm.4)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(4)} -pin  "reg(modulo_add:mux.itm.4)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(5)} -pin  "reg(modulo_add:mux.itm.4)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(6)} -pin  "reg(modulo_add:mux.itm.4)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(7)} -pin  "reg(modulo_add:mux.itm.4)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(8)} -pin  "reg(modulo_add:mux.itm.4)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(9)} -pin  "reg(modulo_add:mux.itm.4)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(10)} -pin  "reg(modulo_add:mux.itm.4)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(11)} -pin  "reg(modulo_add:mux.itm.4)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(12)} -pin  "reg(modulo_add:mux.itm.4)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(13)} -pin  "reg(modulo_add:mux.itm.4)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(14)} -pin  "reg(modulo_add:mux.itm.4)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(15)} -pin  "reg(modulo_add:mux.itm.4)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(16)} -pin  "reg(modulo_add:mux.itm.4)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(17)} -pin  "reg(modulo_add:mux.itm.4)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(18)} -pin  "reg(modulo_add:mux.itm.4)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(19)} -pin  "reg(modulo_add:mux.itm.4)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(20)} -pin  "reg(modulo_add:mux.itm.4)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(21)} -pin  "reg(modulo_add:mux.itm.4)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(22)} -pin  "reg(modulo_add:mux.itm.4)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(23)} -pin  "reg(modulo_add:mux.itm.4)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(24)} -pin  "reg(modulo_add:mux.itm.4)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(25)} -pin  "reg(modulo_add:mux.itm.4)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(26)} -pin  "reg(modulo_add:mux.itm.4)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(27)} -pin  "reg(modulo_add:mux.itm.4)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(28)} -pin  "reg(modulo_add:mux.itm.4)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(29)} -pin  "reg(modulo_add:mux.itm.4)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(30)} -pin  "reg(modulo_add:mux.itm.4)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(31)} -pin  "reg(modulo_add:mux.itm.4)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {clk} -pin  "reg(modulo_add:mux.itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2478 -attr oid 2474 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(modulo_add:mux.itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {modulo_add:mux.itm.4(0)} -pin  "reg(modulo_add:mux.itm.4)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(1)} -pin  "reg(modulo_add:mux.itm.4)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(2)} -pin  "reg(modulo_add:mux.itm.4)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(3)} -pin  "reg(modulo_add:mux.itm.4)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(4)} -pin  "reg(modulo_add:mux.itm.4)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(5)} -pin  "reg(modulo_add:mux.itm.4)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(6)} -pin  "reg(modulo_add:mux.itm.4)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(7)} -pin  "reg(modulo_add:mux.itm.4)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(8)} -pin  "reg(modulo_add:mux.itm.4)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(9)} -pin  "reg(modulo_add:mux.itm.4)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(10)} -pin  "reg(modulo_add:mux.itm.4)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(11)} -pin  "reg(modulo_add:mux.itm.4)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(12)} -pin  "reg(modulo_add:mux.itm.4)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(13)} -pin  "reg(modulo_add:mux.itm.4)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(14)} -pin  "reg(modulo_add:mux.itm.4)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(15)} -pin  "reg(modulo_add:mux.itm.4)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(16)} -pin  "reg(modulo_add:mux.itm.4)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(17)} -pin  "reg(modulo_add:mux.itm.4)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(18)} -pin  "reg(modulo_add:mux.itm.4)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(19)} -pin  "reg(modulo_add:mux.itm.4)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(20)} -pin  "reg(modulo_add:mux.itm.4)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(21)} -pin  "reg(modulo_add:mux.itm.4)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(22)} -pin  "reg(modulo_add:mux.itm.4)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(23)} -pin  "reg(modulo_add:mux.itm.4)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(24)} -pin  "reg(modulo_add:mux.itm.4)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(25)} -pin  "reg(modulo_add:mux.itm.4)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(26)} -pin  "reg(modulo_add:mux.itm.4)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(27)} -pin  "reg(modulo_add:mux.itm.4)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(28)} -pin  "reg(modulo_add:mux.itm.4)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(29)} -pin  "reg(modulo_add:mux.itm.4)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(30)} -pin  "reg(modulo_add:mux.itm.4)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load net {modulo_add:mux.itm.4(31)} -pin  "reg(modulo_add:mux.itm.4)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.4}
load inst "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2479 -attr oid 2475 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4}
load net {clk} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2480 -attr oid 2476 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5}
load inst "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2481 -attr oid 2477 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {clk} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2482 -attr oid 2478 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5}
load inst "INNER_LOOP:tf:mux#2" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2483 -attr oid 2479 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {z.out#4(0)} -pin  "INNER_LOOP:tf:mux#2" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(1)} -pin  "INNER_LOOP:tf:mux#2" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(2)} -pin  "INNER_LOOP:tf:mux#2" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(3)} -pin  "INNER_LOOP:tf:mux#2" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(4)} -pin  "INNER_LOOP:tf:mux#2" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(5)} -pin  "INNER_LOOP:tf:mux#2" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(6)} -pin  "INNER_LOOP:tf:mux#2" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(7)} -pin  "INNER_LOOP:tf:mux#2" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(8)} -pin  "INNER_LOOP:tf:mux#2" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(9)} -pin  "INNER_LOOP:tf:mux#2" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(10)} -pin  "INNER_LOOP:tf:mux#2" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(11)} -pin  "INNER_LOOP:tf:mux#2" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(12)} -pin  "INNER_LOOP:tf:mux#2" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(13)} -pin  "INNER_LOOP:tf:mux#2" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(14)} -pin  "INNER_LOOP:tf:mux#2" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(15)} -pin  "INNER_LOOP:tf:mux#2" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(16)} -pin  "INNER_LOOP:tf:mux#2" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(17)} -pin  "INNER_LOOP:tf:mux#2" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(18)} -pin  "INNER_LOOP:tf:mux#2" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(19)} -pin  "INNER_LOOP:tf:mux#2" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(20)} -pin  "INNER_LOOP:tf:mux#2" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(21)} -pin  "INNER_LOOP:tf:mux#2" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(22)} -pin  "INNER_LOOP:tf:mux#2" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(23)} -pin  "INNER_LOOP:tf:mux#2" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(24)} -pin  "INNER_LOOP:tf:mux#2" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(25)} -pin  "INNER_LOOP:tf:mux#2" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(26)} -pin  "INNER_LOOP:tf:mux#2" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(27)} -pin  "INNER_LOOP:tf:mux#2" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(28)} -pin  "INNER_LOOP:tf:mux#2" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(29)} -pin  "INNER_LOOP:tf:mux#2" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(30)} -pin  "INNER_LOOP:tf:mux#2" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(31)} -pin  "INNER_LOOP:tf:mux#2" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {INNER_LOOP:tf:asn.itm(0)} -pin  "INNER_LOOP:tf:mux#2" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(1)} -pin  "INNER_LOOP:tf:mux#2" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(2)} -pin  "INNER_LOOP:tf:mux#2" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(3)} -pin  "INNER_LOOP:tf:mux#2" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(4)} -pin  "INNER_LOOP:tf:mux#2" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(5)} -pin  "INNER_LOOP:tf:mux#2" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(6)} -pin  "INNER_LOOP:tf:mux#2" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(7)} -pin  "INNER_LOOP:tf:mux#2" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(8)} -pin  "INNER_LOOP:tf:mux#2" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(9)} -pin  "INNER_LOOP:tf:mux#2" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(10)} -pin  "INNER_LOOP:tf:mux#2" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(11)} -pin  "INNER_LOOP:tf:mux#2" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(12)} -pin  "INNER_LOOP:tf:mux#2" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(13)} -pin  "INNER_LOOP:tf:mux#2" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(14)} -pin  "INNER_LOOP:tf:mux#2" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(15)} -pin  "INNER_LOOP:tf:mux#2" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(16)} -pin  "INNER_LOOP:tf:mux#2" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(17)} -pin  "INNER_LOOP:tf:mux#2" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(18)} -pin  "INNER_LOOP:tf:mux#2" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(19)} -pin  "INNER_LOOP:tf:mux#2" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(20)} -pin  "INNER_LOOP:tf:mux#2" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(21)} -pin  "INNER_LOOP:tf:mux#2" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(22)} -pin  "INNER_LOOP:tf:mux#2" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(23)} -pin  "INNER_LOOP:tf:mux#2" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(24)} -pin  "INNER_LOOP:tf:mux#2" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(25)} -pin  "INNER_LOOP:tf:mux#2" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(26)} -pin  "INNER_LOOP:tf:mux#2" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(27)} -pin  "INNER_LOOP:tf:mux#2" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(28)} -pin  "INNER_LOOP:tf:mux#2" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(29)} -pin  "INNER_LOOP:tf:mux#2" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(30)} -pin  "INNER_LOOP:tf:mux#2" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(31)} -pin  "INNER_LOOP:tf:mux#2" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {fsm_output(5)} -pin  "INNER_LOOP:tf:mux#2" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#42.itm}
load net {INNER_LOOP:tf:mux#2.itm(0)} -pin  "INNER_LOOP:tf:mux#2" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(1)} -pin  "INNER_LOOP:tf:mux#2" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(2)} -pin  "INNER_LOOP:tf:mux#2" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(3)} -pin  "INNER_LOOP:tf:mux#2" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(4)} -pin  "INNER_LOOP:tf:mux#2" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(5)} -pin  "INNER_LOOP:tf:mux#2" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(6)} -pin  "INNER_LOOP:tf:mux#2" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(7)} -pin  "INNER_LOOP:tf:mux#2" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(8)} -pin  "INNER_LOOP:tf:mux#2" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(9)} -pin  "INNER_LOOP:tf:mux#2" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(10)} -pin  "INNER_LOOP:tf:mux#2" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(11)} -pin  "INNER_LOOP:tf:mux#2" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(12)} -pin  "INNER_LOOP:tf:mux#2" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(13)} -pin  "INNER_LOOP:tf:mux#2" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(14)} -pin  "INNER_LOOP:tf:mux#2" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(15)} -pin  "INNER_LOOP:tf:mux#2" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(16)} -pin  "INNER_LOOP:tf:mux#2" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(17)} -pin  "INNER_LOOP:tf:mux#2" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(18)} -pin  "INNER_LOOP:tf:mux#2" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(19)} -pin  "INNER_LOOP:tf:mux#2" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(20)} -pin  "INNER_LOOP:tf:mux#2" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(21)} -pin  "INNER_LOOP:tf:mux#2" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(22)} -pin  "INNER_LOOP:tf:mux#2" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(23)} -pin  "INNER_LOOP:tf:mux#2" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(24)} -pin  "INNER_LOOP:tf:mux#2" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(25)} -pin  "INNER_LOOP:tf:mux#2" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(26)} -pin  "INNER_LOOP:tf:mux#2" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(27)} -pin  "INNER_LOOP:tf:mux#2" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(28)} -pin  "INNER_LOOP:tf:mux#2" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(29)} -pin  "INNER_LOOP:tf:mux#2" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(30)} -pin  "INNER_LOOP:tf:mux#2" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(31)} -pin  "INNER_LOOP:tf:mux#2" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load inst "reg(INNER_LOOP:tf:asn.itm.1)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2484 -attr oid 2480 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:tf:asn.itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,1,1,1,1)"
load net {INNER_LOOP:tf:mux#2.itm(0)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(1)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(2)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(3)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(4)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(5)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(6)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(7)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(8)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(9)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(10)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(11)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(12)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(13)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(14)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(15)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(16)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(17)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(18)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(19)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(20)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(21)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(22)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(23)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(24)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(25)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(26)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(27)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(28)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(29)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(30)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {INNER_LOOP:tf:mux#2.itm(31)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#2.itm}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(1)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(2)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(3)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(4)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(5)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(6)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(7)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(8)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(9)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(10)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(11)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(12)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(13)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(14)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(15)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(16)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(17)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(18)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(19)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(20)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(21)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(22)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(23)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(24)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(25)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(26)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(27)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(28)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(29)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(30)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {GND} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {DRs(31)} -attr @path {/ntt_flat/ntt_flat:core/0#66}
load net {clk} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2485 -attr oid 2481 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP:tf:asn.itm.1(0)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(1)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(2)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(3)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(4)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(5)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(6)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(7)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(8)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(9)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(10)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(11)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(12)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(13)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(14)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(15)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(16)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(17)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(18)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(19)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(20)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(21)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(22)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(23)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(24)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(25)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(26)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(27)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(28)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(29)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(30)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(31)} -pin  "reg(INNER_LOOP:tf:asn.itm.1)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load inst "butterFly:acc#1" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2486 -attr oid 2482 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1} -attr area 32.000000 -attr delay 1.455000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)"
load net {butterFly:f1.sva.1(0)} -pin  "butterFly:acc#1" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(1)} -pin  "butterFly:acc#1" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(2)} -pin  "butterFly:acc#1" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(3)} -pin  "butterFly:acc#1" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(4)} -pin  "butterFly:acc#1" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(5)} -pin  "butterFly:acc#1" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(6)} -pin  "butterFly:acc#1" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(7)} -pin  "butterFly:acc#1" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(8)} -pin  "butterFly:acc#1" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(9)} -pin  "butterFly:acc#1" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(10)} -pin  "butterFly:acc#1" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(11)} -pin  "butterFly:acc#1" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(12)} -pin  "butterFly:acc#1" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(13)} -pin  "butterFly:acc#1" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(14)} -pin  "butterFly:acc#1" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(15)} -pin  "butterFly:acc#1" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(16)} -pin  "butterFly:acc#1" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(17)} -pin  "butterFly:acc#1" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(18)} -pin  "butterFly:acc#1" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(19)} -pin  "butterFly:acc#1" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(20)} -pin  "butterFly:acc#1" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(21)} -pin  "butterFly:acc#1" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(22)} -pin  "butterFly:acc#1" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(23)} -pin  "butterFly:acc#1" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(24)} -pin  "butterFly:acc#1" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(25)} -pin  "butterFly:acc#1" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(26)} -pin  "butterFly:acc#1" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(27)} -pin  "butterFly:acc#1" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(28)} -pin  "butterFly:acc#1" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(29)} -pin  "butterFly:acc#1" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(30)} -pin  "butterFly:acc#1" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(31)} -pin  "butterFly:acc#1" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {result:rsci.s_din.mxwt(0)} -pin  "butterFly:acc#1" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "butterFly:acc#1" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "butterFly:acc#1" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "butterFly:acc#1" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "butterFly:acc#1" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "butterFly:acc#1" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "butterFly:acc#1" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "butterFly:acc#1" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "butterFly:acc#1" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "butterFly:acc#1" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "butterFly:acc#1" {B(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "butterFly:acc#1" {B(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "butterFly:acc#1" {B(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "butterFly:acc#1" {B(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "butterFly:acc#1" {B(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "butterFly:acc#1" {B(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "butterFly:acc#1" {B(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "butterFly:acc#1" {B(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "butterFly:acc#1" {B(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "butterFly:acc#1" {B(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "butterFly:acc#1" {B(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "butterFly:acc#1" {B(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "butterFly:acc#1" {B(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "butterFly:acc#1" {B(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "butterFly:acc#1" {B(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "butterFly:acc#1" {B(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "butterFly:acc#1" {B(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "butterFly:acc#1" {B(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "butterFly:acc#1" {B(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "butterFly:acc#1" {B(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "butterFly:acc#1" {B(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "butterFly:acc#1" {B(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {butterFly:acc#1.itm(0)} -pin  "butterFly:acc#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(1)} -pin  "butterFly:acc#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(2)} -pin  "butterFly:acc#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(3)} -pin  "butterFly:acc#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(4)} -pin  "butterFly:acc#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(5)} -pin  "butterFly:acc#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(6)} -pin  "butterFly:acc#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(7)} -pin  "butterFly:acc#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(8)} -pin  "butterFly:acc#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(9)} -pin  "butterFly:acc#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(10)} -pin  "butterFly:acc#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(11)} -pin  "butterFly:acc#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(12)} -pin  "butterFly:acc#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(13)} -pin  "butterFly:acc#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(14)} -pin  "butterFly:acc#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(15)} -pin  "butterFly:acc#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(16)} -pin  "butterFly:acc#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(17)} -pin  "butterFly:acc#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(18)} -pin  "butterFly:acc#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(19)} -pin  "butterFly:acc#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(20)} -pin  "butterFly:acc#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(21)} -pin  "butterFly:acc#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(22)} -pin  "butterFly:acc#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(23)} -pin  "butterFly:acc#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(24)} -pin  "butterFly:acc#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(25)} -pin  "butterFly:acc#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(26)} -pin  "butterFly:acc#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(27)} -pin  "butterFly:acc#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(28)} -pin  "butterFly:acc#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(29)} -pin  "butterFly:acc#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(30)} -pin  "butterFly:acc#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(31)} -pin  "butterFly:acc#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load inst "butterFly:f1:mux" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2487 -attr oid 2483 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {butterFly:acc#1.itm(0)} -pin  "butterFly:f1:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(1)} -pin  "butterFly:f1:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(2)} -pin  "butterFly:f1:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(3)} -pin  "butterFly:f1:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(4)} -pin  "butterFly:f1:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(5)} -pin  "butterFly:f1:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(6)} -pin  "butterFly:f1:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(7)} -pin  "butterFly:f1:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(8)} -pin  "butterFly:f1:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(9)} -pin  "butterFly:f1:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(10)} -pin  "butterFly:f1:mux" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(11)} -pin  "butterFly:f1:mux" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(12)} -pin  "butterFly:f1:mux" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(13)} -pin  "butterFly:f1:mux" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(14)} -pin  "butterFly:f1:mux" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(15)} -pin  "butterFly:f1:mux" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(16)} -pin  "butterFly:f1:mux" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(17)} -pin  "butterFly:f1:mux" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(18)} -pin  "butterFly:f1:mux" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(19)} -pin  "butterFly:f1:mux" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(20)} -pin  "butterFly:f1:mux" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(21)} -pin  "butterFly:f1:mux" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(22)} -pin  "butterFly:f1:mux" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(23)} -pin  "butterFly:f1:mux" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(24)} -pin  "butterFly:f1:mux" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(25)} -pin  "butterFly:f1:mux" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(26)} -pin  "butterFly:f1:mux" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(27)} -pin  "butterFly:f1:mux" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(28)} -pin  "butterFly:f1:mux" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(29)} -pin  "butterFly:f1:mux" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(30)} -pin  "butterFly:f1:mux" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {butterFly:acc#1.itm(31)} -pin  "butterFly:f1:mux" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:acc#1.itm}
load net {result:rsci.s_din.mxwt(0)} -pin  "butterFly:f1:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "butterFly:f1:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "butterFly:f1:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "butterFly:f1:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "butterFly:f1:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "butterFly:f1:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "butterFly:f1:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "butterFly:f1:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "butterFly:f1:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "butterFly:f1:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "butterFly:f1:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "butterFly:f1:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "butterFly:f1:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "butterFly:f1:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "butterFly:f1:mux" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "butterFly:f1:mux" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "butterFly:f1:mux" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "butterFly:f1:mux" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "butterFly:f1:mux" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "butterFly:f1:mux" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "butterFly:f1:mux" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "butterFly:f1:mux" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "butterFly:f1:mux" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "butterFly:f1:mux" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "butterFly:f1:mux" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "butterFly:f1:mux" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "butterFly:f1:mux" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "butterFly:f1:mux" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "butterFly:f1:mux" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "butterFly:f1:mux" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "butterFly:f1:mux" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "butterFly:f1:mux" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {fsm_output(5)} -pin  "butterFly:f1:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#41.itm}
load net {butterFly:f1:mux.itm(0)} -pin  "butterFly:f1:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(1)} -pin  "butterFly:f1:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(2)} -pin  "butterFly:f1:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(3)} -pin  "butterFly:f1:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(4)} -pin  "butterFly:f1:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(5)} -pin  "butterFly:f1:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(6)} -pin  "butterFly:f1:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(7)} -pin  "butterFly:f1:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(8)} -pin  "butterFly:f1:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(9)} -pin  "butterFly:f1:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(10)} -pin  "butterFly:f1:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(11)} -pin  "butterFly:f1:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(12)} -pin  "butterFly:f1:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(13)} -pin  "butterFly:f1:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(14)} -pin  "butterFly:f1:mux" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(15)} -pin  "butterFly:f1:mux" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(16)} -pin  "butterFly:f1:mux" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(17)} -pin  "butterFly:f1:mux" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(18)} -pin  "butterFly:f1:mux" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(19)} -pin  "butterFly:f1:mux" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(20)} -pin  "butterFly:f1:mux" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(21)} -pin  "butterFly:f1:mux" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(22)} -pin  "butterFly:f1:mux" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(23)} -pin  "butterFly:f1:mux" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(24)} -pin  "butterFly:f1:mux" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(25)} -pin  "butterFly:f1:mux" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(26)} -pin  "butterFly:f1:mux" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(27)} -pin  "butterFly:f1:mux" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(28)} -pin  "butterFly:f1:mux" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(29)} -pin  "butterFly:f1:mux" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(30)} -pin  "butterFly:f1:mux" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(31)} -pin  "butterFly:f1:mux" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load inst "reg(butterFly:f1.sva.1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2488 -attr oid 2484 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:f1.sva.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {butterFly:f1:mux.itm(0)} -pin  "reg(butterFly:f1.sva.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(1)} -pin  "reg(butterFly:f1.sva.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(2)} -pin  "reg(butterFly:f1.sva.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(3)} -pin  "reg(butterFly:f1.sva.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(4)} -pin  "reg(butterFly:f1.sva.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(5)} -pin  "reg(butterFly:f1.sva.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(6)} -pin  "reg(butterFly:f1.sva.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(7)} -pin  "reg(butterFly:f1.sva.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(8)} -pin  "reg(butterFly:f1.sva.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(9)} -pin  "reg(butterFly:f1.sva.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(10)} -pin  "reg(butterFly:f1.sva.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(11)} -pin  "reg(butterFly:f1.sva.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(12)} -pin  "reg(butterFly:f1.sva.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(13)} -pin  "reg(butterFly:f1.sva.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(14)} -pin  "reg(butterFly:f1.sva.1)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(15)} -pin  "reg(butterFly:f1.sva.1)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(16)} -pin  "reg(butterFly:f1.sva.1)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(17)} -pin  "reg(butterFly:f1.sva.1)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(18)} -pin  "reg(butterFly:f1.sva.1)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(19)} -pin  "reg(butterFly:f1.sva.1)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(20)} -pin  "reg(butterFly:f1.sva.1)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(21)} -pin  "reg(butterFly:f1.sva.1)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(22)} -pin  "reg(butterFly:f1.sva.1)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(23)} -pin  "reg(butterFly:f1.sva.1)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(24)} -pin  "reg(butterFly:f1.sva.1)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(25)} -pin  "reg(butterFly:f1.sva.1)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(26)} -pin  "reg(butterFly:f1.sva.1)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(27)} -pin  "reg(butterFly:f1.sva.1)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(28)} -pin  "reg(butterFly:f1.sva.1)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(29)} -pin  "reg(butterFly:f1.sva.1)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(30)} -pin  "reg(butterFly:f1.sva.1)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {butterFly:f1:mux.itm(31)} -pin  "reg(butterFly:f1.sva.1)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1:mux.itm}
load net {clk} -pin  "reg(butterFly:f1.sva.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2489 -attr oid 2485 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(butterFly:f1.sva.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {butterFly:f1.sva.1(0)} -pin  "reg(butterFly:f1.sva.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(1)} -pin  "reg(butterFly:f1.sva.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(2)} -pin  "reg(butterFly:f1.sva.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(3)} -pin  "reg(butterFly:f1.sva.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(4)} -pin  "reg(butterFly:f1.sva.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(5)} -pin  "reg(butterFly:f1.sva.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(6)} -pin  "reg(butterFly:f1.sva.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(7)} -pin  "reg(butterFly:f1.sva.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(8)} -pin  "reg(butterFly:f1.sva.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(9)} -pin  "reg(butterFly:f1.sva.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(10)} -pin  "reg(butterFly:f1.sva.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(11)} -pin  "reg(butterFly:f1.sva.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(12)} -pin  "reg(butterFly:f1.sva.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(13)} -pin  "reg(butterFly:f1.sva.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(14)} -pin  "reg(butterFly:f1.sva.1)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(15)} -pin  "reg(butterFly:f1.sva.1)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(16)} -pin  "reg(butterFly:f1.sva.1)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(17)} -pin  "reg(butterFly:f1.sva.1)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(18)} -pin  "reg(butterFly:f1.sva.1)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(19)} -pin  "reg(butterFly:f1.sva.1)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(20)} -pin  "reg(butterFly:f1.sva.1)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(21)} -pin  "reg(butterFly:f1.sva.1)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(22)} -pin  "reg(butterFly:f1.sva.1)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(23)} -pin  "reg(butterFly:f1.sva.1)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(24)} -pin  "reg(butterFly:f1.sva.1)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(25)} -pin  "reg(butterFly:f1.sva.1)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(26)} -pin  "reg(butterFly:f1.sva.1)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(27)} -pin  "reg(butterFly:f1.sva.1)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(28)} -pin  "reg(butterFly:f1.sva.1)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(29)} -pin  "reg(butterFly:f1.sva.1)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(30)} -pin  "reg(butterFly:f1.sva.1)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(31)} -pin  "reg(butterFly:f1.sva.1)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load inst "INNER_LOOP:k:mux" "mux(2,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2490 -attr oid 2486 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux} -attr area 14.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(14,1,2)"
load net {INNER_LOOP:j(9:0).sva(8:0)(0)} -pin  "INNER_LOOP:k:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(1)} -pin  "INNER_LOOP:k:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(2)} -pin  "INNER_LOOP:k:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(3)} -pin  "INNER_LOOP:k:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(4)} -pin  "INNER_LOOP:k:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(5)} -pin  "INNER_LOOP:k:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(6)} -pin  "INNER_LOOP:k:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(7)} -pin  "INNER_LOOP:k:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(8)} -pin  "INNER_LOOP:k:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {DC} -pin  "INNER_LOOP:k:mux" {A0(9)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {DC} -pin  "INNER_LOOP:k:mux" {A0(10)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {DC} -pin  "INNER_LOOP:k:mux" {A0(11)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {DC} -pin  "INNER_LOOP:k:mux" {A0(12)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {DC} -pin  "INNER_LOOP:k:mux" {A0(13)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:conc#4.itm}
load net {z.out(0)} -pin  "INNER_LOOP:k:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(1)} -pin  "INNER_LOOP:k:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(2)} -pin  "INNER_LOOP:k:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(3)} -pin  "INNER_LOOP:k:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(4)} -pin  "INNER_LOOP:k:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(5)} -pin  "INNER_LOOP:k:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(6)} -pin  "INNER_LOOP:k:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(7)} -pin  "INNER_LOOP:k:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(8)} -pin  "INNER_LOOP:k:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(9)} -pin  "INNER_LOOP:k:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(10)} -pin  "INNER_LOOP:k:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(11)} -pin  "INNER_LOOP:k:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(12)} -pin  "INNER_LOOP:k:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {z.out(13)} -pin  "INNER_LOOP:k:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out}
load net {fsm_output(5)} -pin  "INNER_LOOP:k:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#40.itm}
load net {INNER_LOOP:k:mux.itm(0)} -pin  "INNER_LOOP:k:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(1)} -pin  "INNER_LOOP:k:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(2)} -pin  "INNER_LOOP:k:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(3)} -pin  "INNER_LOOP:k:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(4)} -pin  "INNER_LOOP:k:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(5)} -pin  "INNER_LOOP:k:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(6)} -pin  "INNER_LOOP:k:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(7)} -pin  "INNER_LOOP:k:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(8)} -pin  "INNER_LOOP:k:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(9)} -pin  "INNER_LOOP:k:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(10)} -pin  "INNER_LOOP:k:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(11)} -pin  "INNER_LOOP:k:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(12)} -pin  "INNER_LOOP:k:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(13)} -pin  "INNER_LOOP:k:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load inst "reg(INNER_LOOP:k(13:0).sva.1)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2491 -attr oid 2487 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k(13:0).sva.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {INNER_LOOP:k:mux.itm(0)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(1)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(2)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(3)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(4)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(5)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(6)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(7)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(8)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(9)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(10)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(11)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(12)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {INNER_LOOP:k:mux.itm(13)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:mux.itm}
load net {clk} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2492 -attr oid 2488 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP:k(13:0).sva.1(0)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(1)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(2)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(3)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(4)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(5)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(6)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(7)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(8)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(9)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(10)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(11)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(12)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load net {INNER_LOOP:k(13:0).sva.1(13)} -pin  "reg(INNER_LOOP:k(13:0).sva.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k(13:0).sva.1}
load inst "nor#6" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2493 -attr oid 2489 -attr @path {/ntt_flat/ntt_flat:core/nor#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {fsm_output(4)} -pin  "nor#6" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#2.itm}
load net {fsm_output(5)} -pin  "nor#6" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#7.itm}
load net {nor#6.cse} -pin  "nor#6" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#6.cse}
load inst "and#95" "and(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2494 -attr oid 2490 -attr @path {/ntt_flat/ntt_flat:core/and#95} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,3)"
load net {INNER_LOOP.stage_0.1} -pin  "and#95" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {INNER_LOOP:j(9:0).sva#2(9)} -pin  "and#95" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(9)#2.itm}
load net {fsm_output(4)} -pin  "and#95" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#4.itm}
load net {and#95.itm} -pin  "and#95" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#95.itm}
load inst "INNER_LOOP:nor" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2495 -attr oid 2491 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:nor} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {nor#6.cse} -pin  "INNER_LOOP:nor" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#6.cse}
load net {and#95.itm} -pin  "INNER_LOOP:nor" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/and#95.itm}
load net {INNER_LOOP:nor.itm} -pin  "INNER_LOOP:nor" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:nor.itm}
load inst "butterFly:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2496 -attr oid 2492 -attr @path {/ntt_flat/ntt_flat:core/butterFly:and} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0} -pin  "butterFly:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0}
load net {INNER_LOOP:nor.itm} -pin  "butterFly:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:nor.itm}
load net {butterFly:and.itm} -pin  "butterFly:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:and.itm}
load inst "butterFly:butterFly:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2497 -attr oid 2493 -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {butterFly:and.itm} -pin  "butterFly:butterFly:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:and.itm}
load net {fsm_output(3)} -pin  "butterFly:butterFly:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#4.itm}
load net {butterFly:butterFly:or.itm} -pin  "butterFly:butterFly:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or.itm}
load inst "reg(INNER_LOOP.stage_0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2498 -attr oid 2494 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {butterFly:butterFly:or.itm} -pin  "reg(INNER_LOOP.stage_0)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2499 -attr oid 2495 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP.stage_0)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {rst} -pin  "reg(INNER_LOOP.stage_0)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0} -pin  "reg(INNER_LOOP.stage_0)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0}
load inst "INNER_LOOP:j:not#1" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2500 -attr oid 2496 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {nor#6.cse} -pin  "INNER_LOOP:j:not#1" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#6.cse}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:not#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:not#1.itm}
load inst "INNER_LOOP:j:INNER_LOOP:j:and" "and(2,9)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2501 -attr oid 2497 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and} -attr area 9.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(9,2)"
load net {INNER_LOOP:j(9:0).sva#2(0)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(1)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(2)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(3)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(4)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(5)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(6)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(7)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j(9:0).sva#2(8)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:j(9:0).sva#2)(8-0).itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:not#1.itm} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:exs.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(0)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(1)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(2)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(3)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(4)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(5)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(6)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(7)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(8)} -pin  "INNER_LOOP:j:INNER_LOOP:j:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load inst "not#36" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2502 -attr oid 2498 -attr @path {/ntt_flat/ntt_flat:core/not#36} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#36" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#59.itm}
load net {not#36.itm} -pin  "not#36" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/not#36.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2503 -attr oid 2499 -attr @path {/ntt_flat/ntt_flat:core/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4).itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/not.itm}
load inst "or#116" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2504 -attr oid 2500 -attr @path {/ntt_flat/ntt_flat:core/or#116} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {INNER_LOOP.stage_0.1} -pin  "or#116" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {not.itm} -pin  "or#116" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/not.itm}
load net {or#116.itm} -pin  "or#116" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or#116.itm}
load inst "and#230" "and(3,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2505 -attr oid 2501 -attr @path {/ntt_flat/ntt_flat:core/and#230} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,3)"
load net {not#36.itm} -pin  "and#230" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/not#36.itm}
load net {core.wen} -pin  "and#230" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {or#116.itm} -pin  "and#230" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/or#116.itm}
load net {and#230.itm} -pin  "and#230" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#230.itm}
load inst "reg(INNER_LOOP:j(9:0).sva(8:0))" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2506 -attr oid 2502 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:j(9:0).sva(8:0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(0)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(1)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(2)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(3)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(4)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(5)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(6)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(7)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {INNER_LOOP:j:INNER_LOOP:j:and.itm(8)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:INNER_LOOP:j:and.itm}
load net {clk} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2507 -attr oid 2503 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {and#230.itm} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/and#230.itm}
load net {INNER_LOOP:j(9:0).sva(8:0)(0)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(1)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(2)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(3)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(4)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(5)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(6)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(7)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(8)} -pin  "reg(INNER_LOOP:j(9:0).sva(8:0))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load inst "reg(operator>><20,false>:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2508 -attr oid 2504 -attr @path {/ntt_flat/ntt_flat:core/reg(operator>><20,false>:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {or.dcpl#9} -pin  "reg(operator>><20,false>:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#9}
load net {reg(operator>><20,false>:not.itm} -pin  "reg(operator>><20,false>:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(operator>><20,false>:not.itm}
load inst "operator>><20,false>:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2509 -attr oid 2505 -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "operator>><20,false>:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {reg(operator>><20,false>:not.itm} -pin  "operator>><20,false>:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/reg(operator>><20,false>:not.itm}
load net {operator>><20,false>:and.cse} -pin  "operator>><20,false>:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:and.cse}
load inst "reg(operator>><20,false>:rshift.psp)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2510 -attr oid 2506 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator>><20,false>:rshift.psp)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {z.out#1(0)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(1)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(2)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(3)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(4)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(5)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(6)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(7)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(8)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {z.out#1(9)} -pin  "reg(operator>><20,false>:rshift.psp)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#1}
load net {clk} -pin  "reg(operator>><20,false>:rshift.psp)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2511 -attr oid 2507 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator>><20,false>:and.cse} -pin  "reg(operator>><20,false>:rshift.psp)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:and.cse}
load net {operator>><20,false>:rshift.psp.sva(0)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(1)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(2)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(3)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(4)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(5)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(6)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(7)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(8)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(9)} -pin  "reg(operator>><20,false>:rshift.psp)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load inst "operator-<20,false>:not" "not(4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2512 -attr oid 2508 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "operator-<20,false>:not" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "operator-<20,false>:not" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "operator-<20,false>:not" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "operator-<20,false>:not" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {operator-<20,false>:not.itm(0)} -pin  "operator-<20,false>:not" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(1)} -pin  "operator-<20,false>:not" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(2)} -pin  "operator-<20,false>:not" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(3)} -pin  "operator-<20,false>:not" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load inst "operator-<20,false>:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2513 -attr oid 2509 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,4,0,4)"
load net {operator-<20,false>:not.itm(0)} -pin  "operator-<20,false>:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(1)} -pin  "operator-<20,false>:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(2)} -pin  "operator-<20,false>:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {operator-<20,false>:not.itm(3)} -pin  "operator-<20,false>:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:not.itm}
load net {PWR} -pin  "operator-<20,false>:acc" {B(0)} -attr @path {/ntt_flat/ntt_flat:core/-5}
load net {PWR} -pin  "operator-<20,false>:acc" {B(1)} -attr @path {/ntt_flat/ntt_flat:core/-5}
load net {GND} -pin  "operator-<20,false>:acc" {B(2)} -attr @path {/ntt_flat/ntt_flat:core/-5}
load net {PWR} -pin  "operator-<20,false>:acc" {B(3)} -attr @path {/ntt_flat/ntt_flat:core/-5}
load net {operator-<20,false>:acc.itm(0)} -pin  "operator-<20,false>:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(1)} -pin  "operator-<20,false>:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(2)} -pin  "operator-<20,false>:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(3)} -pin  "operator-<20,false>:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load inst "reg(operator-<20,false>:acc.psp)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2514 -attr oid 2510 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator-<20,false>:acc.psp)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator-<20,false>:acc.itm(0)} -pin  "reg(operator-<20,false>:acc.psp)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(1)} -pin  "reg(operator-<20,false>:acc.psp)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(2)} -pin  "reg(operator-<20,false>:acc.psp)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {operator-<20,false>:acc.itm(3)} -pin  "reg(operator-<20,false>:acc.psp)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.itm}
load net {clk} -pin  "reg(operator-<20,false>:acc.psp)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2515 -attr oid 2511 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator>><20,false>:and.cse} -pin  "reg(operator-<20,false>:acc.psp)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:and.cse}
load net {operator-<20,false>:acc.psp.sva(0)} -pin  "reg(operator-<20,false>:acc.psp)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(1)} -pin  "reg(operator-<20,false>:acc.psp)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(2)} -pin  "reg(operator-<20,false>:acc.psp)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(3)} -pin  "reg(operator-<20,false>:acc.psp)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load inst "INNER_LOOP:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2516 -attr oid 2512 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:or} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {fsm_output(3)} -pin  "INNER_LOOP:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#2.itm}
load net {fsm_output(5)} -pin  "INNER_LOOP:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#2.itm}
load net {INNER_LOOP:or.itm} -pin  "INNER_LOOP:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:or.itm}
load inst "INNER_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2517 -attr oid 2513 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "INNER_LOOP:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP:or.itm} -pin  "INNER_LOOP:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:or.itm}
load net {INNER_LOOP:and.cse} -pin  "INNER_LOOP:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load inst "butterFly:butterFly:or#1" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2518 -attr oid 2514 -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {INNER_LOOP.stage_0} -pin  "butterFly:butterFly:or#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0}
load net {fsm_output(3)} -pin  "butterFly:butterFly:or#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#3.itm}
load net {butterFly:butterFly:or#1.itm} -pin  "butterFly:butterFly:or#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or#1.itm}
load inst "reg(INNER_LOOP.stage_0.1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2519 -attr oid 2515 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {butterFly:butterFly:or#1.itm} -pin  "reg(INNER_LOOP.stage_0.1)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:butterFly:or#1.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.1)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2520 -attr oid 2516 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.1)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.1} -pin  "reg(INNER_LOOP.stage_0.1)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load inst "INNER_LOOP:not#8" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2521 -attr oid 2517 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#8} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#8" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#10.itm}
load net {INNER_LOOP:not#8.itm} -pin  "INNER_LOOP:not#8" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#8.itm}
load inst "INNER_LOOP:INNER_LOOP:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2522 -attr oid 2518 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.1} -pin  "INNER_LOOP:INNER_LOOP:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {INNER_LOOP:not#8.itm} -pin  "INNER_LOOP:INNER_LOOP:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#8.itm}
load net {INNER_LOOP:INNER_LOOP:and.itm} -pin  "INNER_LOOP:INNER_LOOP:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and.itm}
load inst "reg(INNER_LOOP.stage_0.2)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2523 -attr oid 2519 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and.itm} -pin  "reg(INNER_LOOP.stage_0.2)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.2)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2524 -attr oid 2520 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.2)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.2} -pin  "reg(INNER_LOOP.stage_0.2)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load inst "INNER_LOOP:not#9" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2525 -attr oid 2521 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#9} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#9" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#9.itm}
load net {INNER_LOOP:not#9.itm} -pin  "INNER_LOOP:not#9" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#9.itm}
load inst "INNER_LOOP:INNER_LOOP:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2526 -attr oid 2522 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.2} -pin  "INNER_LOOP:INNER_LOOP:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {INNER_LOOP:not#9.itm} -pin  "INNER_LOOP:INNER_LOOP:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#9.itm}
load net {INNER_LOOP:INNER_LOOP:and#1.itm} -pin  "INNER_LOOP:INNER_LOOP:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#1.itm}
load inst "reg(INNER_LOOP.stage_0.3)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2527 -attr oid 2523 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and#1.itm} -pin  "reg(INNER_LOOP.stage_0.3)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#1.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.3)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2528 -attr oid 2524 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.3)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.3} -pin  "reg(INNER_LOOP.stage_0.3)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load inst "INNER_LOOP:not#10" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2529 -attr oid 2525 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#10} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#10" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#8.itm}
load net {INNER_LOOP:not#10.itm} -pin  "INNER_LOOP:not#10" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#10.itm}
load inst "INNER_LOOP:INNER_LOOP:and#2" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2530 -attr oid 2526 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#2} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.3} -pin  "INNER_LOOP:INNER_LOOP:and#2" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load net {INNER_LOOP:not#10.itm} -pin  "INNER_LOOP:INNER_LOOP:and#2" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#10.itm}
load net {INNER_LOOP:INNER_LOOP:and#2.itm} -pin  "INNER_LOOP:INNER_LOOP:and#2" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#2.itm}
load inst "reg(INNER_LOOP.stage_0.4)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2531 -attr oid 2527 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and#2.itm} -pin  "reg(INNER_LOOP.stage_0.4)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#2.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.4)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2532 -attr oid 2528 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.4)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.4} -pin  "reg(INNER_LOOP.stage_0.4)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load inst "INNER_LOOP:not#11" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2533 -attr oid 2529 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#11} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#11" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#7.itm}
load net {INNER_LOOP:not#11.itm} -pin  "INNER_LOOP:not#11" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#11.itm}
load inst "INNER_LOOP:INNER_LOOP:and#3" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2534 -attr oid 2530 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#3} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.4} -pin  "INNER_LOOP:INNER_LOOP:and#3" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load net {INNER_LOOP:not#11.itm} -pin  "INNER_LOOP:INNER_LOOP:and#3" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#11.itm}
load net {INNER_LOOP:INNER_LOOP:and#3.itm} -pin  "INNER_LOOP:INNER_LOOP:and#3" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#3.itm}
load inst "reg(INNER_LOOP.stage_0.5)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2535 -attr oid 2531 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.5)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and#3.itm} -pin  "reg(INNER_LOOP.stage_0.5)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#3.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.5)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.5)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2536 -attr oid 2532 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.5)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.5)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.5} -pin  "reg(INNER_LOOP.stage_0.5)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load inst "INNER_LOOP:not#12" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2537 -attr oid 2533 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#12} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#12" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#6.itm}
load net {INNER_LOOP:not#12.itm} -pin  "INNER_LOOP:not#12" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#12.itm}
load inst "INNER_LOOP:INNER_LOOP:and#4" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2538 -attr oid 2534 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#4} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.5} -pin  "INNER_LOOP:INNER_LOOP:and#4" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load net {INNER_LOOP:not#12.itm} -pin  "INNER_LOOP:INNER_LOOP:and#4" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#12.itm}
load net {INNER_LOOP:INNER_LOOP:and#4.itm} -pin  "INNER_LOOP:INNER_LOOP:and#4" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#4.itm}
load inst "reg(INNER_LOOP.stage_0.6)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2539 -attr oid 2535 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.6)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and#4.itm} -pin  "reg(INNER_LOOP.stage_0.6)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#4.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.6)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.6)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2540 -attr oid 2536 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.6)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.6)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.6} -pin  "reg(INNER_LOOP.stage_0.6)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.6}
load inst "INNER_LOOP:not#13" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2541 -attr oid 2537 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#13} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(3)} -pin  "INNER_LOOP:not#13" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(3)#5.itm}
load net {INNER_LOOP:not#13.itm} -pin  "INNER_LOOP:not#13" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#13.itm}
load inst "INNER_LOOP:INNER_LOOP:and#5" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2542 -attr oid 2538 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#5} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {INNER_LOOP.stage_0.6} -pin  "INNER_LOOP:INNER_LOOP:and#5" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.6}
load net {INNER_LOOP:not#13.itm} -pin  "INNER_LOOP:INNER_LOOP:and#5" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:not#13.itm}
load net {INNER_LOOP:INNER_LOOP:and#5.itm} -pin  "INNER_LOOP:INNER_LOOP:and#5" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#5.itm}
load inst "reg(INNER_LOOP.stage_0.7)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2543 -attr oid 2539 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP.stage_0.7)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {INNER_LOOP:INNER_LOOP:and#5.itm} -pin  "reg(INNER_LOOP.stage_0.7)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:INNER_LOOP:and#5.itm}
load net {GND} -pin  "reg(INNER_LOOP.stage_0.7)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(INNER_LOOP.stage_0.7)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2544 -attr oid 2540 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:and.cse} -pin  "reg(INNER_LOOP.stage_0.7)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:and.cse}
load net {rst} -pin  "reg(INNER_LOOP.stage_0.7)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {INNER_LOOP.stage_0.7} -pin  "reg(INNER_LOOP.stage_0.7)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.7}
load inst "operator+<20,false>#1:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2545 -attr oid 2541 -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "operator+<20,false>#1:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {fsm_output(5)} -pin  "operator+<20,false>#1:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#37.itm}
load net {operator+<20,false>#1:and#1.cse} -pin  "operator+<20,false>#1:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load inst "reg(operator+<20,false>#1:acc.itm.5)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2546 -attr oid 2542 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc.itm.5)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm.4(0)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(1)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(2)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(3)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {clk} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2547 -attr oid 2543 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>#1:acc.itm.5(0)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(1)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(2)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load net {operator+<20,false>#1:acc.itm.5(3)} -pin  "reg(operator+<20,false>#1:acc.itm.5)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.5}
load inst "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2548 -attr oid 2544 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {clk} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2549 -attr oid 2545 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5}
load inst "reg(operator<<<33,true>:return(9:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2550 -attr oid 2546 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator<<<33,true>:return(9:0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {operator<<<33,true>:lshift.itm(0)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(1)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(2)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(3)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(4)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(5)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(6)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(7)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(8)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {operator<<<33,true>:lshift.itm(9)} -pin  "reg(operator<<<33,true>:return(9:0))" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:lshift.itm}
load net {clk} -pin  "reg(operator<<<33,true>:return(9:0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2551 -attr oid 2547 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator>><20,false>:and.cse} -pin  "reg(operator<<<33,true>:return(9:0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:and.cse}
load net {operator<<<33,true>:return(9:0).sva(0)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(1)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(2)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(3)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(4)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(5)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(6)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(7)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(8)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load net {operator<<<33,true>:return(9:0).sva(9)} -pin  "reg(operator<<<33,true>:return(9:0))" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<<<33,true>:return(9:0).sva}
load inst "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2552 -attr oid 2548 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {mult:z:mul:cmp.z(0)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(1)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(2)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(3)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(4)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(5)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(6)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(7)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(8)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(9)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(10)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(11)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(12)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(13)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(14)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(15)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(16)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(17)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(18)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(19)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(20)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(21)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(22)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(23)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(24)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(25)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(26)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(27)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(28)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(29)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(30)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {mult:z:mul:cmp.z(31)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm}
load net {clk} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2553 -attr oid 2549 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(0)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(1)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(2)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(3)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(4)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(5)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(6)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(7)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(8)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(9)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(10)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(11)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(12)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(13)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(14)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(15)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(16)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(17)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(18)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(19)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(20)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(21)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(22)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(23)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(24)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(25)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(26)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(27)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(28)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(29)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(30)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(31)} -pin  "reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load inst "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2554 -attr oid 2550 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3}
load net {clk} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2555 -attr oid 2551 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4}
load inst "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2556 -attr oid 2552 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {clk} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2557 -attr oid 2553 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4}
load inst "reg(operator+<20,false>:acc.itm.4)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2558 -attr oid 2554 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>:acc.itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:acc.itm.3(0)} -pin  "reg(operator+<20,false>:acc.itm.4)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(1)} -pin  "reg(operator+<20,false>:acc.itm.4)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(2)} -pin  "reg(operator+<20,false>:acc.itm.4)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(3)} -pin  "reg(operator+<20,false>:acc.itm.4)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {clk} -pin  "reg(operator+<20,false>:acc.itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2559 -attr oid 2555 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>:acc.itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>:acc.itm.4(0)} -pin  "reg(operator+<20,false>:acc.itm.4)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(1)} -pin  "reg(operator+<20,false>:acc.itm.4)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(2)} -pin  "reg(operator+<20,false>:acc.itm.4)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(3)} -pin  "reg(operator+<20,false>:acc.itm.4)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load inst "reg(modulo_add:mux.itm.3)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2560 -attr oid 2556 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(modulo_add:mux.itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {modulo_add:mux.itm.2(0)} -pin  "reg(modulo_add:mux.itm.3)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(1)} -pin  "reg(modulo_add:mux.itm.3)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(2)} -pin  "reg(modulo_add:mux.itm.3)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(3)} -pin  "reg(modulo_add:mux.itm.3)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(4)} -pin  "reg(modulo_add:mux.itm.3)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(5)} -pin  "reg(modulo_add:mux.itm.3)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(6)} -pin  "reg(modulo_add:mux.itm.3)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(7)} -pin  "reg(modulo_add:mux.itm.3)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(8)} -pin  "reg(modulo_add:mux.itm.3)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(9)} -pin  "reg(modulo_add:mux.itm.3)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(10)} -pin  "reg(modulo_add:mux.itm.3)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(11)} -pin  "reg(modulo_add:mux.itm.3)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(12)} -pin  "reg(modulo_add:mux.itm.3)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(13)} -pin  "reg(modulo_add:mux.itm.3)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(14)} -pin  "reg(modulo_add:mux.itm.3)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(15)} -pin  "reg(modulo_add:mux.itm.3)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(16)} -pin  "reg(modulo_add:mux.itm.3)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(17)} -pin  "reg(modulo_add:mux.itm.3)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(18)} -pin  "reg(modulo_add:mux.itm.3)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(19)} -pin  "reg(modulo_add:mux.itm.3)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(20)} -pin  "reg(modulo_add:mux.itm.3)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(21)} -pin  "reg(modulo_add:mux.itm.3)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(22)} -pin  "reg(modulo_add:mux.itm.3)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(23)} -pin  "reg(modulo_add:mux.itm.3)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(24)} -pin  "reg(modulo_add:mux.itm.3)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(25)} -pin  "reg(modulo_add:mux.itm.3)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(26)} -pin  "reg(modulo_add:mux.itm.3)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(27)} -pin  "reg(modulo_add:mux.itm.3)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(28)} -pin  "reg(modulo_add:mux.itm.3)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(29)} -pin  "reg(modulo_add:mux.itm.3)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(30)} -pin  "reg(modulo_add:mux.itm.3)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(31)} -pin  "reg(modulo_add:mux.itm.3)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {clk} -pin  "reg(modulo_add:mux.itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2561 -attr oid 2557 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(modulo_add:mux.itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {modulo_add:mux.itm.3(0)} -pin  "reg(modulo_add:mux.itm.3)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(1)} -pin  "reg(modulo_add:mux.itm.3)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(2)} -pin  "reg(modulo_add:mux.itm.3)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(3)} -pin  "reg(modulo_add:mux.itm.3)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(4)} -pin  "reg(modulo_add:mux.itm.3)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(5)} -pin  "reg(modulo_add:mux.itm.3)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(6)} -pin  "reg(modulo_add:mux.itm.3)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(7)} -pin  "reg(modulo_add:mux.itm.3)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(8)} -pin  "reg(modulo_add:mux.itm.3)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(9)} -pin  "reg(modulo_add:mux.itm.3)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(10)} -pin  "reg(modulo_add:mux.itm.3)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(11)} -pin  "reg(modulo_add:mux.itm.3)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(12)} -pin  "reg(modulo_add:mux.itm.3)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(13)} -pin  "reg(modulo_add:mux.itm.3)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(14)} -pin  "reg(modulo_add:mux.itm.3)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(15)} -pin  "reg(modulo_add:mux.itm.3)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(16)} -pin  "reg(modulo_add:mux.itm.3)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(17)} -pin  "reg(modulo_add:mux.itm.3)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(18)} -pin  "reg(modulo_add:mux.itm.3)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(19)} -pin  "reg(modulo_add:mux.itm.3)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(20)} -pin  "reg(modulo_add:mux.itm.3)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(21)} -pin  "reg(modulo_add:mux.itm.3)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(22)} -pin  "reg(modulo_add:mux.itm.3)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(23)} -pin  "reg(modulo_add:mux.itm.3)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(24)} -pin  "reg(modulo_add:mux.itm.3)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(25)} -pin  "reg(modulo_add:mux.itm.3)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(26)} -pin  "reg(modulo_add:mux.itm.3)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(27)} -pin  "reg(modulo_add:mux.itm.3)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(28)} -pin  "reg(modulo_add:mux.itm.3)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(29)} -pin  "reg(modulo_add:mux.itm.3)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(30)} -pin  "reg(modulo_add:mux.itm.3)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load net {modulo_add:mux.itm.3(31)} -pin  "reg(modulo_add:mux.itm.3)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.3}
load inst "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2562 -attr oid 2558 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {clk} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2563 -attr oid 2559 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4}
load inst "reg(operator+<20,false>#1:acc.itm.4)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2564 -attr oid 2560 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc.itm.4)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm.3(0)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(1)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(2)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(3)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {clk} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2565 -attr oid 2561 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>#1:acc.itm.4(0)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(1)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(2)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load net {operator+<20,false>#1:acc.itm.4(3)} -pin  "reg(operator+<20,false>#1:acc.itm.4)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.4}
load inst "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2566 -attr oid 2562 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2}
load net {clk} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2567 -attr oid 2563 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3}
load inst "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2568 -attr oid 2564 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {clk} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2569 -attr oid 2565 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3}
load inst "reg(operator+<20,false>:acc.itm.3)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2570 -attr oid 2566 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>:acc.itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:acc.itm.2(0)} -pin  "reg(operator+<20,false>:acc.itm.3)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(1)} -pin  "reg(operator+<20,false>:acc.itm.3)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(2)} -pin  "reg(operator+<20,false>:acc.itm.3)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(3)} -pin  "reg(operator+<20,false>:acc.itm.3)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {clk} -pin  "reg(operator+<20,false>:acc.itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2571 -attr oid 2567 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>:acc.itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>:acc.itm.3(0)} -pin  "reg(operator+<20,false>:acc.itm.3)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(1)} -pin  "reg(operator+<20,false>:acc.itm.3)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(2)} -pin  "reg(operator+<20,false>:acc.itm.3)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load net {operator+<20,false>:acc.itm.3(3)} -pin  "reg(operator+<20,false>:acc.itm.3)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.3}
load inst "reg(modulo_add:mux.itm.2)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2572 -attr oid 2568 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(modulo_add:mux.itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {modulo_add:mux.itm.1(0)} -pin  "reg(modulo_add:mux.itm.2)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(1)} -pin  "reg(modulo_add:mux.itm.2)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(2)} -pin  "reg(modulo_add:mux.itm.2)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(3)} -pin  "reg(modulo_add:mux.itm.2)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(4)} -pin  "reg(modulo_add:mux.itm.2)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(5)} -pin  "reg(modulo_add:mux.itm.2)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(6)} -pin  "reg(modulo_add:mux.itm.2)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(7)} -pin  "reg(modulo_add:mux.itm.2)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(8)} -pin  "reg(modulo_add:mux.itm.2)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(9)} -pin  "reg(modulo_add:mux.itm.2)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(10)} -pin  "reg(modulo_add:mux.itm.2)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(11)} -pin  "reg(modulo_add:mux.itm.2)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(12)} -pin  "reg(modulo_add:mux.itm.2)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(13)} -pin  "reg(modulo_add:mux.itm.2)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(14)} -pin  "reg(modulo_add:mux.itm.2)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(15)} -pin  "reg(modulo_add:mux.itm.2)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(16)} -pin  "reg(modulo_add:mux.itm.2)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(17)} -pin  "reg(modulo_add:mux.itm.2)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(18)} -pin  "reg(modulo_add:mux.itm.2)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(19)} -pin  "reg(modulo_add:mux.itm.2)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(20)} -pin  "reg(modulo_add:mux.itm.2)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(21)} -pin  "reg(modulo_add:mux.itm.2)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(22)} -pin  "reg(modulo_add:mux.itm.2)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(23)} -pin  "reg(modulo_add:mux.itm.2)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(24)} -pin  "reg(modulo_add:mux.itm.2)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(25)} -pin  "reg(modulo_add:mux.itm.2)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(26)} -pin  "reg(modulo_add:mux.itm.2)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(27)} -pin  "reg(modulo_add:mux.itm.2)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(28)} -pin  "reg(modulo_add:mux.itm.2)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(29)} -pin  "reg(modulo_add:mux.itm.2)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(30)} -pin  "reg(modulo_add:mux.itm.2)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(31)} -pin  "reg(modulo_add:mux.itm.2)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {clk} -pin  "reg(modulo_add:mux.itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2573 -attr oid 2569 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(modulo_add:mux.itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {modulo_add:mux.itm.2(0)} -pin  "reg(modulo_add:mux.itm.2)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(1)} -pin  "reg(modulo_add:mux.itm.2)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(2)} -pin  "reg(modulo_add:mux.itm.2)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(3)} -pin  "reg(modulo_add:mux.itm.2)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(4)} -pin  "reg(modulo_add:mux.itm.2)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(5)} -pin  "reg(modulo_add:mux.itm.2)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(6)} -pin  "reg(modulo_add:mux.itm.2)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(7)} -pin  "reg(modulo_add:mux.itm.2)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(8)} -pin  "reg(modulo_add:mux.itm.2)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(9)} -pin  "reg(modulo_add:mux.itm.2)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(10)} -pin  "reg(modulo_add:mux.itm.2)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(11)} -pin  "reg(modulo_add:mux.itm.2)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(12)} -pin  "reg(modulo_add:mux.itm.2)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(13)} -pin  "reg(modulo_add:mux.itm.2)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(14)} -pin  "reg(modulo_add:mux.itm.2)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(15)} -pin  "reg(modulo_add:mux.itm.2)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(16)} -pin  "reg(modulo_add:mux.itm.2)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(17)} -pin  "reg(modulo_add:mux.itm.2)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(18)} -pin  "reg(modulo_add:mux.itm.2)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(19)} -pin  "reg(modulo_add:mux.itm.2)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(20)} -pin  "reg(modulo_add:mux.itm.2)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(21)} -pin  "reg(modulo_add:mux.itm.2)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(22)} -pin  "reg(modulo_add:mux.itm.2)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(23)} -pin  "reg(modulo_add:mux.itm.2)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(24)} -pin  "reg(modulo_add:mux.itm.2)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(25)} -pin  "reg(modulo_add:mux.itm.2)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(26)} -pin  "reg(modulo_add:mux.itm.2)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(27)} -pin  "reg(modulo_add:mux.itm.2)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(28)} -pin  "reg(modulo_add:mux.itm.2)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(29)} -pin  "reg(modulo_add:mux.itm.2)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(30)} -pin  "reg(modulo_add:mux.itm.2)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load net {modulo_add:mux.itm.2(31)} -pin  "reg(modulo_add:mux.itm.2)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.2}
load inst "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2574 -attr oid 2570 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {clk} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2575 -attr oid 2571 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3}
load inst "reg(operator+<20,false>#1:acc.itm.3)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2576 -attr oid 2572 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc.itm.3)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm.2(0)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(1)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(2)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(3)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {clk} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2577 -attr oid 2573 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>#1:acc.itm.3(0)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(1)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(2)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load net {operator+<20,false>#1:acc.itm.3(3)} -pin  "reg(operator+<20,false>#1:acc.itm.3)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.3}
load inst "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2578 -attr oid 2574 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1}
load net {clk} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2579 -attr oid 2575 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2}
load inst "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2580 -attr oid 2576 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {clk} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2581 -attr oid 2577 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2}
load inst "reg(operator+<20,false>:acc.itm.2)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2582 -attr oid 2578 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>:acc.itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:acc.itm.1(0)} -pin  "reg(operator+<20,false>:acc.itm.2)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(1)} -pin  "reg(operator+<20,false>:acc.itm.2)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(2)} -pin  "reg(operator+<20,false>:acc.itm.2)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(3)} -pin  "reg(operator+<20,false>:acc.itm.2)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {clk} -pin  "reg(operator+<20,false>:acc.itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2583 -attr oid 2579 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>:acc.itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>:acc.itm.2(0)} -pin  "reg(operator+<20,false>:acc.itm.2)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(1)} -pin  "reg(operator+<20,false>:acc.itm.2)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(2)} -pin  "reg(operator+<20,false>:acc.itm.2)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load net {operator+<20,false>:acc.itm.2(3)} -pin  "reg(operator+<20,false>:acc.itm.2)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.2}
load inst "butterFly:not" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2584 -attr oid 2580 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {butterFly:f1.sva.1(0)} -pin  "butterFly:not" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(1)} -pin  "butterFly:not" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(2)} -pin  "butterFly:not" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(3)} -pin  "butterFly:not" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(4)} -pin  "butterFly:not" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(5)} -pin  "butterFly:not" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(6)} -pin  "butterFly:not" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(7)} -pin  "butterFly:not" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(8)} -pin  "butterFly:not" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(9)} -pin  "butterFly:not" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(10)} -pin  "butterFly:not" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(11)} -pin  "butterFly:not" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(12)} -pin  "butterFly:not" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(13)} -pin  "butterFly:not" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(14)} -pin  "butterFly:not" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(15)} -pin  "butterFly:not" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(16)} -pin  "butterFly:not" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(17)} -pin  "butterFly:not" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(18)} -pin  "butterFly:not" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(19)} -pin  "butterFly:not" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(20)} -pin  "butterFly:not" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(21)} -pin  "butterFly:not" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(22)} -pin  "butterFly:not" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(23)} -pin  "butterFly:not" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(24)} -pin  "butterFly:not" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(25)} -pin  "butterFly:not" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(26)} -pin  "butterFly:not" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(27)} -pin  "butterFly:not" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(28)} -pin  "butterFly:not" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(29)} -pin  "butterFly:not" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(30)} -pin  "butterFly:not" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(31)} -pin  "butterFly:not" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:not.itm(0)} -pin  "butterFly:not" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(1)} -pin  "butterFly:not" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(2)} -pin  "butterFly:not" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(3)} -pin  "butterFly:not" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(4)} -pin  "butterFly:not" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(5)} -pin  "butterFly:not" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(6)} -pin  "butterFly:not" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(7)} -pin  "butterFly:not" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(8)} -pin  "butterFly:not" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(9)} -pin  "butterFly:not" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(10)} -pin  "butterFly:not" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(11)} -pin  "butterFly:not" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(12)} -pin  "butterFly:not" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(13)} -pin  "butterFly:not" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(14)} -pin  "butterFly:not" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(15)} -pin  "butterFly:not" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(16)} -pin  "butterFly:not" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(17)} -pin  "butterFly:not" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(18)} -pin  "butterFly:not" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(19)} -pin  "butterFly:not" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(20)} -pin  "butterFly:not" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(21)} -pin  "butterFly:not" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(22)} -pin  "butterFly:not" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(23)} -pin  "butterFly:not" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(24)} -pin  "butterFly:not" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(25)} -pin  "butterFly:not" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(26)} -pin  "butterFly:not" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(27)} -pin  "butterFly:not" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(28)} -pin  "butterFly:not" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(29)} -pin  "butterFly:not" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(30)} -pin  "butterFly:not" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(31)} -pin  "butterFly:not" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load inst "modulo_add:acc#1" "add_ci(33,-1,32,0,33)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2585 -attr oid 2581 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1} -attr area 33.000000 -attr delay 1.470000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(33,0,32,0,33)"
load net {p.sva(0)} -pin  "modulo_add:acc#1" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(1)} -pin  "modulo_add:acc#1" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(2)} -pin  "modulo_add:acc#1" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(3)} -pin  "modulo_add:acc#1" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(4)} -pin  "modulo_add:acc#1" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(5)} -pin  "modulo_add:acc#1" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(6)} -pin  "modulo_add:acc#1" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(7)} -pin  "modulo_add:acc#1" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(8)} -pin  "modulo_add:acc#1" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(9)} -pin  "modulo_add:acc#1" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(10)} -pin  "modulo_add:acc#1" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(11)} -pin  "modulo_add:acc#1" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(12)} -pin  "modulo_add:acc#1" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(13)} -pin  "modulo_add:acc#1" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(14)} -pin  "modulo_add:acc#1" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(15)} -pin  "modulo_add:acc#1" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(16)} -pin  "modulo_add:acc#1" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(17)} -pin  "modulo_add:acc#1" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(18)} -pin  "modulo_add:acc#1" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(19)} -pin  "modulo_add:acc#1" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(20)} -pin  "modulo_add:acc#1" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(21)} -pin  "modulo_add:acc#1" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(22)} -pin  "modulo_add:acc#1" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(23)} -pin  "modulo_add:acc#1" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(24)} -pin  "modulo_add:acc#1" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(25)} -pin  "modulo_add:acc#1" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(26)} -pin  "modulo_add:acc#1" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(27)} -pin  "modulo_add:acc#1" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(28)} -pin  "modulo_add:acc#1" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(29)} -pin  "modulo_add:acc#1" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(30)} -pin  "modulo_add:acc#1" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {p.sva(31)} -pin  "modulo_add:acc#1" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {PWR} -pin  "modulo_add:acc#1" {A(32)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:conc#1.itm}
load net {butterFly:not.itm(0)} -pin  "modulo_add:acc#1" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(1)} -pin  "modulo_add:acc#1" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(2)} -pin  "modulo_add:acc#1" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(3)} -pin  "modulo_add:acc#1" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(4)} -pin  "modulo_add:acc#1" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(5)} -pin  "modulo_add:acc#1" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(6)} -pin  "modulo_add:acc#1" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(7)} -pin  "modulo_add:acc#1" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(8)} -pin  "modulo_add:acc#1" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(9)} -pin  "modulo_add:acc#1" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(10)} -pin  "modulo_add:acc#1" {B(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(11)} -pin  "modulo_add:acc#1" {B(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(12)} -pin  "modulo_add:acc#1" {B(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(13)} -pin  "modulo_add:acc#1" {B(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(14)} -pin  "modulo_add:acc#1" {B(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(15)} -pin  "modulo_add:acc#1" {B(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(16)} -pin  "modulo_add:acc#1" {B(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(17)} -pin  "modulo_add:acc#1" {B(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(18)} -pin  "modulo_add:acc#1" {B(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(19)} -pin  "modulo_add:acc#1" {B(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(20)} -pin  "modulo_add:acc#1" {B(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(21)} -pin  "modulo_add:acc#1" {B(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(22)} -pin  "modulo_add:acc#1" {B(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(23)} -pin  "modulo_add:acc#1" {B(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(24)} -pin  "modulo_add:acc#1" {B(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(25)} -pin  "modulo_add:acc#1" {B(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(26)} -pin  "modulo_add:acc#1" {B(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(27)} -pin  "modulo_add:acc#1" {B(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(28)} -pin  "modulo_add:acc#1" {B(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(29)} -pin  "modulo_add:acc#1" {B(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(30)} -pin  "modulo_add:acc#1" {B(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {butterFly:not.itm(31)} -pin  "modulo_add:acc#1" {B(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not.itm}
load net {PWR} -pin  "modulo_add:acc#1" {C(0)} -attr @path {/ntt_flat/ntt_flat:core/1}
load net {modulo_add:acc#1.itm(0)} -pin  "modulo_add:acc#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(1)} -pin  "modulo_add:acc#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(2)} -pin  "modulo_add:acc#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(3)} -pin  "modulo_add:acc#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(4)} -pin  "modulo_add:acc#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(5)} -pin  "modulo_add:acc#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(6)} -pin  "modulo_add:acc#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(7)} -pin  "modulo_add:acc#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(8)} -pin  "modulo_add:acc#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(9)} -pin  "modulo_add:acc#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(10)} -pin  "modulo_add:acc#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(11)} -pin  "modulo_add:acc#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(12)} -pin  "modulo_add:acc#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(13)} -pin  "modulo_add:acc#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(14)} -pin  "modulo_add:acc#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(15)} -pin  "modulo_add:acc#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(16)} -pin  "modulo_add:acc#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(17)} -pin  "modulo_add:acc#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(18)} -pin  "modulo_add:acc#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(19)} -pin  "modulo_add:acc#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(20)} -pin  "modulo_add:acc#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(21)} -pin  "modulo_add:acc#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(22)} -pin  "modulo_add:acc#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(23)} -pin  "modulo_add:acc#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(24)} -pin  "modulo_add:acc#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(25)} -pin  "modulo_add:acc#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(26)} -pin  "modulo_add:acc#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(27)} -pin  "modulo_add:acc#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(28)} -pin  "modulo_add:acc#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(29)} -pin  "modulo_add:acc#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(30)} -pin  "modulo_add:acc#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(31)} -pin  "modulo_add:acc#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load net {modulo_add:acc#1.itm(32)} -pin  "modulo_add:acc#1" {Z(32)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:acc#1.itm}
load inst "modulo_add:and#1" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2586 -attr oid 2582 -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#1} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {modulo_add:acc#1.itm(32)} -pin  "modulo_add:and#1" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:slc(modulo_add:acc#1)(32).itm}
load net {fsm_output(5)} -pin  "modulo_add:and#1" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#19.itm}
load net {modulo_add:and#1.itm} -pin  "modulo_add:and#1" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#1.itm}
load inst "modulo_add:modulo_add:modulo_add:mux" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2587 -attr oid 2583 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {butterFly:f1.sva.1(0)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(1)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(2)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(3)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(4)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(5)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(6)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(7)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(8)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(9)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(10)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(11)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(12)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(13)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(14)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(15)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(16)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(17)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(18)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(19)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(20)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(21)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(22)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(23)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(24)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(25)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(26)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(27)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(28)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(29)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(30)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {butterFly:f1.sva.1(31)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f1.sva.1}
load net {z.out#4(0)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(1)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(2)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(3)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(4)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(5)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(6)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(7)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(8)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(9)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(10)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(11)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(12)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(13)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(14)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(15)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(16)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(17)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(18)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(19)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(20)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(21)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(22)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(23)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(24)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(25)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(26)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(27)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(28)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(29)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(30)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {z.out#4(31)} -pin  "modulo_add:modulo_add:modulo_add:mux" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#4}
load net {modulo_add:and#1.itm} -pin  "modulo_add:modulo_add:modulo_add:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#1.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(0)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(1)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(2)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(3)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(4)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(5)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(6)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(7)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(8)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(9)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(10)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(11)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(12)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(13)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(14)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(15)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(16)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(17)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(18)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(19)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(20)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(21)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(22)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(23)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(24)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(25)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(26)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(27)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(28)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(29)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(30)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(31)} -pin  "modulo_add:modulo_add:modulo_add:mux" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load inst "modulo_add:and#4" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2588 -attr oid 2584 -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#4} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "modulo_add:and#4" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {fsm_output(5)} -pin  "modulo_add:and#4" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#57.itm}
load net {modulo_add:and#4.itm} -pin  "modulo_add:and#4" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#4.itm}
load inst "reg(modulo_add:mux.itm.1)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2589 -attr oid 2585 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(modulo_add:mux.itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {modulo_add:modulo_add:modulo_add:mux.itm(0)} -pin  "reg(modulo_add:mux.itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(1)} -pin  "reg(modulo_add:mux.itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(2)} -pin  "reg(modulo_add:mux.itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(3)} -pin  "reg(modulo_add:mux.itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(4)} -pin  "reg(modulo_add:mux.itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(5)} -pin  "reg(modulo_add:mux.itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(6)} -pin  "reg(modulo_add:mux.itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(7)} -pin  "reg(modulo_add:mux.itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(8)} -pin  "reg(modulo_add:mux.itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(9)} -pin  "reg(modulo_add:mux.itm.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(10)} -pin  "reg(modulo_add:mux.itm.1)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(11)} -pin  "reg(modulo_add:mux.itm.1)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(12)} -pin  "reg(modulo_add:mux.itm.1)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(13)} -pin  "reg(modulo_add:mux.itm.1)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(14)} -pin  "reg(modulo_add:mux.itm.1)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(15)} -pin  "reg(modulo_add:mux.itm.1)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(16)} -pin  "reg(modulo_add:mux.itm.1)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(17)} -pin  "reg(modulo_add:mux.itm.1)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(18)} -pin  "reg(modulo_add:mux.itm.1)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(19)} -pin  "reg(modulo_add:mux.itm.1)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(20)} -pin  "reg(modulo_add:mux.itm.1)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(21)} -pin  "reg(modulo_add:mux.itm.1)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(22)} -pin  "reg(modulo_add:mux.itm.1)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(23)} -pin  "reg(modulo_add:mux.itm.1)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(24)} -pin  "reg(modulo_add:mux.itm.1)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(25)} -pin  "reg(modulo_add:mux.itm.1)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(26)} -pin  "reg(modulo_add:mux.itm.1)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(27)} -pin  "reg(modulo_add:mux.itm.1)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(28)} -pin  "reg(modulo_add:mux.itm.1)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(29)} -pin  "reg(modulo_add:mux.itm.1)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(30)} -pin  "reg(modulo_add:mux.itm.1)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {modulo_add:modulo_add:modulo_add:mux.itm(31)} -pin  "reg(modulo_add:mux.itm.1)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:modulo_add:modulo_add:mux.itm}
load net {clk} -pin  "reg(modulo_add:mux.itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2590 -attr oid 2586 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {modulo_add:and#4.itm} -pin  "reg(modulo_add:mux.itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/modulo_add:and#4.itm}
load net {modulo_add:mux.itm.1(0)} -pin  "reg(modulo_add:mux.itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(1)} -pin  "reg(modulo_add:mux.itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(2)} -pin  "reg(modulo_add:mux.itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(3)} -pin  "reg(modulo_add:mux.itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(4)} -pin  "reg(modulo_add:mux.itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(5)} -pin  "reg(modulo_add:mux.itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(6)} -pin  "reg(modulo_add:mux.itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(7)} -pin  "reg(modulo_add:mux.itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(8)} -pin  "reg(modulo_add:mux.itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(9)} -pin  "reg(modulo_add:mux.itm.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(10)} -pin  "reg(modulo_add:mux.itm.1)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(11)} -pin  "reg(modulo_add:mux.itm.1)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(12)} -pin  "reg(modulo_add:mux.itm.1)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(13)} -pin  "reg(modulo_add:mux.itm.1)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(14)} -pin  "reg(modulo_add:mux.itm.1)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(15)} -pin  "reg(modulo_add:mux.itm.1)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(16)} -pin  "reg(modulo_add:mux.itm.1)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(17)} -pin  "reg(modulo_add:mux.itm.1)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(18)} -pin  "reg(modulo_add:mux.itm.1)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(19)} -pin  "reg(modulo_add:mux.itm.1)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(20)} -pin  "reg(modulo_add:mux.itm.1)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(21)} -pin  "reg(modulo_add:mux.itm.1)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(22)} -pin  "reg(modulo_add:mux.itm.1)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(23)} -pin  "reg(modulo_add:mux.itm.1)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(24)} -pin  "reg(modulo_add:mux.itm.1)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(25)} -pin  "reg(modulo_add:mux.itm.1)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(26)} -pin  "reg(modulo_add:mux.itm.1)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(27)} -pin  "reg(modulo_add:mux.itm.1)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(28)} -pin  "reg(modulo_add:mux.itm.1)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(29)} -pin  "reg(modulo_add:mux.itm.1)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(30)} -pin  "reg(modulo_add:mux.itm.1)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load net {modulo_add:mux.itm.1(31)} -pin  "reg(modulo_add:mux.itm.1)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_add:mux.itm.1}
load inst "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2591 -attr oid 2587 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {clk} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2592 -attr oid 2588 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2}
load inst "reg(operator+<20,false>#1:acc.itm.2)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2593 -attr oid 2589 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc.itm.2)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm.1(0)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(1)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(2)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(3)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {clk} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2594 -attr oid 2590 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>#1:acc.itm.2(0)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(1)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(2)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load net {operator+<20,false>#1:acc.itm.2(3)} -pin  "reg(operator+<20,false>#1:acc.itm.2)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.2}
load inst "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2595 -attr oid 2591 -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {result:rsci.s_raddr.core(0)} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(0)}
load net {clk} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2596 -attr oid 2592 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1} -pin  "reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1}
load inst "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" "reg(9,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2597 -attr oid 2593 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(9,0,0,0,0,1,1)"
load net {result:rsci.s_raddr.core(9:1)(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {result:rsci.s_raddr.core(9:1)(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_raddr.core(9:1)}
load net {clk} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2598 -attr oid 2594 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(0)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(1)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(2)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(3)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(4)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(5)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(6)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(7)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load net {butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1(8)} -pin  "reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1}
load inst "reg(operator+<20,false>:acc.itm.1)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2599 -attr oid 2595 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>:acc.itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:acc.itm(0)} -pin  "reg(operator+<20,false>:acc.itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(1)} -pin  "reg(operator+<20,false>:acc.itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(2)} -pin  "reg(operator+<20,false>:acc.itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(3)} -pin  "reg(operator+<20,false>:acc.itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {clk} -pin  "reg(operator+<20,false>:acc.itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2600 -attr oid 2596 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>:acc.itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>:acc.itm.1(0)} -pin  "reg(operator+<20,false>:acc.itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(1)} -pin  "reg(operator+<20,false>:acc.itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(2)} -pin  "reg(operator+<20,false>:acc.itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load net {operator+<20,false>:acc.itm.1(3)} -pin  "reg(operator+<20,false>:acc.itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.1}
load inst "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2601 -attr oid 2597 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:idx2(13:0).sva(9:0)(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {clk} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2602 -attr oid 2598 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(0)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(1)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(2)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(3)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(4)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(5)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(6)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(7)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(8)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load net {butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1(9)} -pin  "reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1}
load inst "reg(operator+<20,false>#1:acc.itm.1)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2603 -attr oid 2599 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc.itm.1)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm(0)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(1)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(2)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(3)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {clk} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2604 -attr oid 2600 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {operator+<20,false>#1:and#1.cse} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:and#1.cse}
load net {operator+<20,false>#1:acc.itm.1(0)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(1)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(2)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load net {operator+<20,false>#1:acc.itm.1(3)} -pin  "reg(operator+<20,false>#1:acc.itm.1)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm.1}
load inst "mult:res:mux#1" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2605 -attr oid 2601 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {z.out#3(0)} -pin  "mult:res:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(1)} -pin  "mult:res:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(2)} -pin  "mult:res:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(3)} -pin  "mult:res:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(4)} -pin  "mult:res:mux#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(5)} -pin  "mult:res:mux#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(6)} -pin  "mult:res:mux#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(7)} -pin  "mult:res:mux#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(8)} -pin  "mult:res:mux#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(9)} -pin  "mult:res:mux#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(10)} -pin  "mult:res:mux#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(11)} -pin  "mult:res:mux#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(12)} -pin  "mult:res:mux#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(13)} -pin  "mult:res:mux#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(14)} -pin  "mult:res:mux#1" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(15)} -pin  "mult:res:mux#1" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(16)} -pin  "mult:res:mux#1" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(17)} -pin  "mult:res:mux#1" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(18)} -pin  "mult:res:mux#1" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(19)} -pin  "mult:res:mux#1" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(20)} -pin  "mult:res:mux#1" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(21)} -pin  "mult:res:mux#1" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(22)} -pin  "mult:res:mux#1" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(23)} -pin  "mult:res:mux#1" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(24)} -pin  "mult:res:mux#1" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(25)} -pin  "mult:res:mux#1" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(26)} -pin  "mult:res:mux#1" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(27)} -pin  "mult:res:mux#1" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(28)} -pin  "mult:res:mux#1" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(29)} -pin  "mult:res:mux#1" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(30)} -pin  "mult:res:mux#1" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {z.out#3(31)} -pin  "mult:res:mux#1" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#3}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(0)} -pin  "mult:res:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(1)} -pin  "mult:res:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(2)} -pin  "mult:res:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(3)} -pin  "mult:res:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(4)} -pin  "mult:res:mux#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(5)} -pin  "mult:res:mux#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(6)} -pin  "mult:res:mux#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(7)} -pin  "mult:res:mux#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(8)} -pin  "mult:res:mux#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(9)} -pin  "mult:res:mux#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(10)} -pin  "mult:res:mux#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(11)} -pin  "mult:res:mux#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(12)} -pin  "mult:res:mux#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(13)} -pin  "mult:res:mux#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(14)} -pin  "mult:res:mux#1" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(15)} -pin  "mult:res:mux#1" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(16)} -pin  "mult:res:mux#1" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(17)} -pin  "mult:res:mux#1" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(18)} -pin  "mult:res:mux#1" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(19)} -pin  "mult:res:mux#1" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(20)} -pin  "mult:res:mux#1" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(21)} -pin  "mult:res:mux#1" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(22)} -pin  "mult:res:mux#1" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(23)} -pin  "mult:res:mux#1" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(24)} -pin  "mult:res:mux#1" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(25)} -pin  "mult:res:mux#1" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(26)} -pin  "mult:res:mux#1" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(27)} -pin  "mult:res:mux#1" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(28)} -pin  "mult:res:mux#1" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(29)} -pin  "mult:res:mux#1" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(30)} -pin  "mult:res:mux#1" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1(31)} -pin  "mult:res:mux#1" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1}
load net {fsm_output(5)} -pin  "mult:res:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#11.itm}
load net {mult:res:mux#1.itm(0)} -pin  "mult:res:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(1)} -pin  "mult:res:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(2)} -pin  "mult:res:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(3)} -pin  "mult:res:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(4)} -pin  "mult:res:mux#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(5)} -pin  "mult:res:mux#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(6)} -pin  "mult:res:mux#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(7)} -pin  "mult:res:mux#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(8)} -pin  "mult:res:mux#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(9)} -pin  "mult:res:mux#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(10)} -pin  "mult:res:mux#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(11)} -pin  "mult:res:mux#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(12)} -pin  "mult:res:mux#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(13)} -pin  "mult:res:mux#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(14)} -pin  "mult:res:mux#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(15)} -pin  "mult:res:mux#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(16)} -pin  "mult:res:mux#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(17)} -pin  "mult:res:mux#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(18)} -pin  "mult:res:mux#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(19)} -pin  "mult:res:mux#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(20)} -pin  "mult:res:mux#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(21)} -pin  "mult:res:mux#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(22)} -pin  "mult:res:mux#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(23)} -pin  "mult:res:mux#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(24)} -pin  "mult:res:mux#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(25)} -pin  "mult:res:mux#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(26)} -pin  "mult:res:mux#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(27)} -pin  "mult:res:mux#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(28)} -pin  "mult:res:mux#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(29)} -pin  "mult:res:mux#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(30)} -pin  "mult:res:mux#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(31)} -pin  "mult:res:mux#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load inst "reg(mult:res)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2606 -attr oid 2602 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(mult:res)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {mult:res:mux#1.itm(0)} -pin  "reg(mult:res)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(1)} -pin  "reg(mult:res)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(2)} -pin  "reg(mult:res)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(3)} -pin  "reg(mult:res)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(4)} -pin  "reg(mult:res)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(5)} -pin  "reg(mult:res)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(6)} -pin  "reg(mult:res)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(7)} -pin  "reg(mult:res)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(8)} -pin  "reg(mult:res)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(9)} -pin  "reg(mult:res)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(10)} -pin  "reg(mult:res)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(11)} -pin  "reg(mult:res)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(12)} -pin  "reg(mult:res)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(13)} -pin  "reg(mult:res)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(14)} -pin  "reg(mult:res)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(15)} -pin  "reg(mult:res)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(16)} -pin  "reg(mult:res)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(17)} -pin  "reg(mult:res)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(18)} -pin  "reg(mult:res)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(19)} -pin  "reg(mult:res)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(20)} -pin  "reg(mult:res)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(21)} -pin  "reg(mult:res)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(22)} -pin  "reg(mult:res)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(23)} -pin  "reg(mult:res)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(24)} -pin  "reg(mult:res)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(25)} -pin  "reg(mult:res)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(26)} -pin  "reg(mult:res)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(27)} -pin  "reg(mult:res)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(28)} -pin  "reg(mult:res)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(29)} -pin  "reg(mult:res)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(30)} -pin  "reg(mult:res)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {mult:res:mux#1.itm(31)} -pin  "reg(mult:res)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res:mux#1.itm}
load net {clk} -pin  "reg(mult:res)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2607 -attr oid 2603 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(mult:res)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {mult:res.sva(0)} -pin  "reg(mult:res)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(1)} -pin  "reg(mult:res)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(2)} -pin  "reg(mult:res)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(3)} -pin  "reg(mult:res)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(4)} -pin  "reg(mult:res)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(5)} -pin  "reg(mult:res)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(6)} -pin  "reg(mult:res)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(7)} -pin  "reg(mult:res)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(8)} -pin  "reg(mult:res)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(9)} -pin  "reg(mult:res)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(10)} -pin  "reg(mult:res)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(11)} -pin  "reg(mult:res)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(12)} -pin  "reg(mult:res)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(13)} -pin  "reg(mult:res)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(14)} -pin  "reg(mult:res)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(15)} -pin  "reg(mult:res)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(16)} -pin  "reg(mult:res)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(17)} -pin  "reg(mult:res)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(18)} -pin  "reg(mult:res)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(19)} -pin  "reg(mult:res)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(20)} -pin  "reg(mult:res)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(21)} -pin  "reg(mult:res)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(22)} -pin  "reg(mult:res)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(23)} -pin  "reg(mult:res)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(24)} -pin  "reg(mult:res)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(25)} -pin  "reg(mult:res)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(26)} -pin  "reg(mult:res)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(27)} -pin  "reg(mult:res)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(28)} -pin  "reg(mult:res)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(29)} -pin  "reg(mult:res)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(30)} -pin  "reg(mult:res)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load net {mult:res.sva(31)} -pin  "reg(mult:res)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:res.sva}
load inst "INNER_LOOP:tf:mux#3" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2608 -attr oid 2604 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {twiddle:rsci.s_din.mxwt(0)} -pin  "INNER_LOOP:tf:mux#3" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(1)} -pin  "INNER_LOOP:tf:mux#3" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(2)} -pin  "INNER_LOOP:tf:mux#3" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(3)} -pin  "INNER_LOOP:tf:mux#3" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(4)} -pin  "INNER_LOOP:tf:mux#3" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(5)} -pin  "INNER_LOOP:tf:mux#3" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(6)} -pin  "INNER_LOOP:tf:mux#3" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(7)} -pin  "INNER_LOOP:tf:mux#3" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(8)} -pin  "INNER_LOOP:tf:mux#3" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(9)} -pin  "INNER_LOOP:tf:mux#3" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(10)} -pin  "INNER_LOOP:tf:mux#3" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(11)} -pin  "INNER_LOOP:tf:mux#3" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(12)} -pin  "INNER_LOOP:tf:mux#3" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(13)} -pin  "INNER_LOOP:tf:mux#3" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(14)} -pin  "INNER_LOOP:tf:mux#3" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(15)} -pin  "INNER_LOOP:tf:mux#3" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(16)} -pin  "INNER_LOOP:tf:mux#3" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(17)} -pin  "INNER_LOOP:tf:mux#3" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(18)} -pin  "INNER_LOOP:tf:mux#3" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(19)} -pin  "INNER_LOOP:tf:mux#3" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(20)} -pin  "INNER_LOOP:tf:mux#3" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(21)} -pin  "INNER_LOOP:tf:mux#3" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(22)} -pin  "INNER_LOOP:tf:mux#3" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(23)} -pin  "INNER_LOOP:tf:mux#3" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(24)} -pin  "INNER_LOOP:tf:mux#3" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(25)} -pin  "INNER_LOOP:tf:mux#3" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(26)} -pin  "INNER_LOOP:tf:mux#3" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(27)} -pin  "INNER_LOOP:tf:mux#3" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(28)} -pin  "INNER_LOOP:tf:mux#3" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(29)} -pin  "INNER_LOOP:tf:mux#3" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(30)} -pin  "INNER_LOOP:tf:mux#3" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {twiddle:rsci.s_din.mxwt(31)} -pin  "INNER_LOOP:tf:mux#3" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle:rsci.s_din.mxwt}
load net {modulo_sub:qelse:mux.itm(0)} -pin  "INNER_LOOP:tf:mux#3" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(1)} -pin  "INNER_LOOP:tf:mux#3" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(2)} -pin  "INNER_LOOP:tf:mux#3" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(3)} -pin  "INNER_LOOP:tf:mux#3" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(4)} -pin  "INNER_LOOP:tf:mux#3" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(5)} -pin  "INNER_LOOP:tf:mux#3" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(6)} -pin  "INNER_LOOP:tf:mux#3" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(7)} -pin  "INNER_LOOP:tf:mux#3" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(8)} -pin  "INNER_LOOP:tf:mux#3" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(9)} -pin  "INNER_LOOP:tf:mux#3" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(10)} -pin  "INNER_LOOP:tf:mux#3" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(11)} -pin  "INNER_LOOP:tf:mux#3" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(12)} -pin  "INNER_LOOP:tf:mux#3" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(13)} -pin  "INNER_LOOP:tf:mux#3" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(14)} -pin  "INNER_LOOP:tf:mux#3" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(15)} -pin  "INNER_LOOP:tf:mux#3" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(16)} -pin  "INNER_LOOP:tf:mux#3" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(17)} -pin  "INNER_LOOP:tf:mux#3" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(18)} -pin  "INNER_LOOP:tf:mux#3" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(19)} -pin  "INNER_LOOP:tf:mux#3" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(20)} -pin  "INNER_LOOP:tf:mux#3" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(21)} -pin  "INNER_LOOP:tf:mux#3" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(22)} -pin  "INNER_LOOP:tf:mux#3" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(23)} -pin  "INNER_LOOP:tf:mux#3" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(24)} -pin  "INNER_LOOP:tf:mux#3" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(25)} -pin  "INNER_LOOP:tf:mux#3" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(26)} -pin  "INNER_LOOP:tf:mux#3" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(27)} -pin  "INNER_LOOP:tf:mux#3" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(28)} -pin  "INNER_LOOP:tf:mux#3" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(29)} -pin  "INNER_LOOP:tf:mux#3" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(30)} -pin  "INNER_LOOP:tf:mux#3" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(31)} -pin  "INNER_LOOP:tf:mux#3" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {fsm_output(5)} -pin  "INNER_LOOP:tf:mux#3" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#10.itm}
load net {INNER_LOOP:tf:mux#3.itm(0)} -pin  "INNER_LOOP:tf:mux#3" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(1)} -pin  "INNER_LOOP:tf:mux#3" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(2)} -pin  "INNER_LOOP:tf:mux#3" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(3)} -pin  "INNER_LOOP:tf:mux#3" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(4)} -pin  "INNER_LOOP:tf:mux#3" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(5)} -pin  "INNER_LOOP:tf:mux#3" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(6)} -pin  "INNER_LOOP:tf:mux#3" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(7)} -pin  "INNER_LOOP:tf:mux#3" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(8)} -pin  "INNER_LOOP:tf:mux#3" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(9)} -pin  "INNER_LOOP:tf:mux#3" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(10)} -pin  "INNER_LOOP:tf:mux#3" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(11)} -pin  "INNER_LOOP:tf:mux#3" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(12)} -pin  "INNER_LOOP:tf:mux#3" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(13)} -pin  "INNER_LOOP:tf:mux#3" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(14)} -pin  "INNER_LOOP:tf:mux#3" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(15)} -pin  "INNER_LOOP:tf:mux#3" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(16)} -pin  "INNER_LOOP:tf:mux#3" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(17)} -pin  "INNER_LOOP:tf:mux#3" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(18)} -pin  "INNER_LOOP:tf:mux#3" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(19)} -pin  "INNER_LOOP:tf:mux#3" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(20)} -pin  "INNER_LOOP:tf:mux#3" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(21)} -pin  "INNER_LOOP:tf:mux#3" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(22)} -pin  "INNER_LOOP:tf:mux#3" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(23)} -pin  "INNER_LOOP:tf:mux#3" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(24)} -pin  "INNER_LOOP:tf:mux#3" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(25)} -pin  "INNER_LOOP:tf:mux#3" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(26)} -pin  "INNER_LOOP:tf:mux#3" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(27)} -pin  "INNER_LOOP:tf:mux#3" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(28)} -pin  "INNER_LOOP:tf:mux#3" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(29)} -pin  "INNER_LOOP:tf:mux#3" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(30)} -pin  "INNER_LOOP:tf:mux#3" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(31)} -pin  "INNER_LOOP:tf:mux#3" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load inst "reg(INNER_LOOP:tf:asn)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2609 -attr oid 2605 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:tf:asn)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {INNER_LOOP:tf:mux#3.itm(0)} -pin  "reg(INNER_LOOP:tf:asn)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(1)} -pin  "reg(INNER_LOOP:tf:asn)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(2)} -pin  "reg(INNER_LOOP:tf:asn)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(3)} -pin  "reg(INNER_LOOP:tf:asn)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(4)} -pin  "reg(INNER_LOOP:tf:asn)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(5)} -pin  "reg(INNER_LOOP:tf:asn)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(6)} -pin  "reg(INNER_LOOP:tf:asn)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(7)} -pin  "reg(INNER_LOOP:tf:asn)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(8)} -pin  "reg(INNER_LOOP:tf:asn)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(9)} -pin  "reg(INNER_LOOP:tf:asn)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(10)} -pin  "reg(INNER_LOOP:tf:asn)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(11)} -pin  "reg(INNER_LOOP:tf:asn)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(12)} -pin  "reg(INNER_LOOP:tf:asn)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(13)} -pin  "reg(INNER_LOOP:tf:asn)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(14)} -pin  "reg(INNER_LOOP:tf:asn)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(15)} -pin  "reg(INNER_LOOP:tf:asn)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(16)} -pin  "reg(INNER_LOOP:tf:asn)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(17)} -pin  "reg(INNER_LOOP:tf:asn)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(18)} -pin  "reg(INNER_LOOP:tf:asn)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(19)} -pin  "reg(INNER_LOOP:tf:asn)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(20)} -pin  "reg(INNER_LOOP:tf:asn)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(21)} -pin  "reg(INNER_LOOP:tf:asn)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(22)} -pin  "reg(INNER_LOOP:tf:asn)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(23)} -pin  "reg(INNER_LOOP:tf:asn)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(24)} -pin  "reg(INNER_LOOP:tf:asn)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(25)} -pin  "reg(INNER_LOOP:tf:asn)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(26)} -pin  "reg(INNER_LOOP:tf:asn)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(27)} -pin  "reg(INNER_LOOP:tf:asn)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(28)} -pin  "reg(INNER_LOOP:tf:asn)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(29)} -pin  "reg(INNER_LOOP:tf:asn)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(30)} -pin  "reg(INNER_LOOP:tf:asn)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {INNER_LOOP:tf:mux#3.itm(31)} -pin  "reg(INNER_LOOP:tf:asn)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#3.itm}
load net {clk} -pin  "reg(INNER_LOOP:tf:asn)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2610 -attr oid 2606 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(INNER_LOOP:tf:asn)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP:tf:asn.itm(0)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(1)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(2)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(3)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(4)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(5)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(6)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(7)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(8)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(9)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(10)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(11)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(12)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(13)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(14)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(15)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(16)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(17)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(18)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(19)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(20)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(21)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(22)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(23)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(24)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(25)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(26)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(27)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(28)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(29)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(30)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(31)} -pin  "reg(INNER_LOOP:tf:asn)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load inst "operator+<20,false>:acc" "add_ci(4,-1,4,-1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2611 -attr oid 2607 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "operator+<20,false>:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "operator+<20,false>:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "operator+<20,false>:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "operator+<20,false>:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {INNER_LOOP:idx1:acc.psp.sva#1(9)} -pin  "operator+<20,false>:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(10)} -pin  "operator+<20,false>:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(11)} -pin  "operator+<20,false>:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(12)} -pin  "operator+<20,false>:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:slc(INNER_LOOP:idx1:acc.psp.sva#1)(12-9).itm}
load net {PWR} -pin  "operator+<20,false>:acc" {C(0)} -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {operator+<20,false>:acc.itm#3(0)} -pin  "operator+<20,false>:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(1)} -pin  "operator+<20,false>:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(2)} -pin  "operator+<20,false>:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(3)} -pin  "operator+<20,false>:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load inst "operator+<20,false>:mux#4" "mux(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2612 -attr oid 2608 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4} -attr area 4.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(4,1,2)"
load net {operator+<20,false>:acc.itm#3(0)} -pin  "operator+<20,false>:mux#4" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(1)} -pin  "operator+<20,false>:mux#4" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(2)} -pin  "operator+<20,false>:mux#4" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm#3(3)} -pin  "operator+<20,false>:mux#4" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm#3}
load net {operator+<20,false>:acc.itm.4(0)} -pin  "operator+<20,false>:mux#4" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(1)} -pin  "operator+<20,false>:mux#4" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(2)} -pin  "operator+<20,false>:mux#4" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {operator+<20,false>:acc.itm.4(3)} -pin  "operator+<20,false>:mux#4" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm.4}
load net {fsm_output(5)} -pin  "operator+<20,false>:mux#4" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#9.itm}
load net {operator+<20,false>:mux#4.itm(0)} -pin  "operator+<20,false>:mux#4" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(1)} -pin  "operator+<20,false>:mux#4" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(2)} -pin  "operator+<20,false>:mux#4" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(3)} -pin  "operator+<20,false>:mux#4" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load inst "reg(operator+<20,false>:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2613 -attr oid 2609 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>:acc)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>:mux#4.itm(0)} -pin  "reg(operator+<20,false>:acc)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(1)} -pin  "reg(operator+<20,false>:acc)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(2)} -pin  "reg(operator+<20,false>:acc)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {operator+<20,false>:mux#4.itm(3)} -pin  "reg(operator+<20,false>:acc)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:mux#4.itm}
load net {clk} -pin  "reg(operator+<20,false>:acc)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2614 -attr oid 2610 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(operator+<20,false>:acc)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {operator+<20,false>:acc.itm(0)} -pin  "reg(operator+<20,false>:acc)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(1)} -pin  "reg(operator+<20,false>:acc)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(2)} -pin  "reg(operator+<20,false>:acc)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load net {operator+<20,false>:acc.itm(3)} -pin  "reg(operator+<20,false>:acc)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>:acc.itm}
load inst "butterFly:not#4" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2615 -attr oid 2611 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {p.sva(0)} -pin  "butterFly:not#4" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(1)} -pin  "butterFly:not#4" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(2)} -pin  "butterFly:not#4" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(3)} -pin  "butterFly:not#4" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(4)} -pin  "butterFly:not#4" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(5)} -pin  "butterFly:not#4" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(6)} -pin  "butterFly:not#4" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(7)} -pin  "butterFly:not#4" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(8)} -pin  "butterFly:not#4" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(9)} -pin  "butterFly:not#4" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(10)} -pin  "butterFly:not#4" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(11)} -pin  "butterFly:not#4" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(12)} -pin  "butterFly:not#4" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(13)} -pin  "butterFly:not#4" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(14)} -pin  "butterFly:not#4" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(15)} -pin  "butterFly:not#4" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(16)} -pin  "butterFly:not#4" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(17)} -pin  "butterFly:not#4" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(18)} -pin  "butterFly:not#4" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(19)} -pin  "butterFly:not#4" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(20)} -pin  "butterFly:not#4" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(21)} -pin  "butterFly:not#4" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(22)} -pin  "butterFly:not#4" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(23)} -pin  "butterFly:not#4" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(24)} -pin  "butterFly:not#4" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(25)} -pin  "butterFly:not#4" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(26)} -pin  "butterFly:not#4" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(27)} -pin  "butterFly:not#4" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(28)} -pin  "butterFly:not#4" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(29)} -pin  "butterFly:not#4" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(30)} -pin  "butterFly:not#4" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(31)} -pin  "butterFly:not#4" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {butterFly:not#4.itm(0)} -pin  "butterFly:not#4" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(1)} -pin  "butterFly:not#4" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(2)} -pin  "butterFly:not#4" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(3)} -pin  "butterFly:not#4" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(4)} -pin  "butterFly:not#4" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(5)} -pin  "butterFly:not#4" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(6)} -pin  "butterFly:not#4" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(7)} -pin  "butterFly:not#4" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(8)} -pin  "butterFly:not#4" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(9)} -pin  "butterFly:not#4" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(10)} -pin  "butterFly:not#4" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(11)} -pin  "butterFly:not#4" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(12)} -pin  "butterFly:not#4" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(13)} -pin  "butterFly:not#4" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(14)} -pin  "butterFly:not#4" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(15)} -pin  "butterFly:not#4" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(16)} -pin  "butterFly:not#4" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(17)} -pin  "butterFly:not#4" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(18)} -pin  "butterFly:not#4" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(19)} -pin  "butterFly:not#4" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(20)} -pin  "butterFly:not#4" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(21)} -pin  "butterFly:not#4" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(22)} -pin  "butterFly:not#4" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(23)} -pin  "butterFly:not#4" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(24)} -pin  "butterFly:not#4" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(25)} -pin  "butterFly:not#4" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(26)} -pin  "butterFly:not#4" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(27)} -pin  "butterFly:not#4" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(28)} -pin  "butterFly:not#4" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(29)} -pin  "butterFly:not#4" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(30)} -pin  "butterFly:not#4" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(31)} -pin  "butterFly:not#4" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load inst "mult:if:acc#1" "add_ci(33,-1,32,0,33)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2616 -attr oid 2612 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1} -attr area 33.000000 -attr delay 1.470000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(33,0,32,0,33)"
load net {z.out#3(0)} -pin  "mult:if:acc#1" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(1)} -pin  "mult:if:acc#1" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(2)} -pin  "mult:if:acc#1" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(3)} -pin  "mult:if:acc#1" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(4)} -pin  "mult:if:acc#1" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(5)} -pin  "mult:if:acc#1" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(6)} -pin  "mult:if:acc#1" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(7)} -pin  "mult:if:acc#1" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(8)} -pin  "mult:if:acc#1" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(9)} -pin  "mult:if:acc#1" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(10)} -pin  "mult:if:acc#1" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(11)} -pin  "mult:if:acc#1" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(12)} -pin  "mult:if:acc#1" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(13)} -pin  "mult:if:acc#1" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(14)} -pin  "mult:if:acc#1" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(15)} -pin  "mult:if:acc#1" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(16)} -pin  "mult:if:acc#1" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(17)} -pin  "mult:if:acc#1" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(18)} -pin  "mult:if:acc#1" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(19)} -pin  "mult:if:acc#1" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(20)} -pin  "mult:if:acc#1" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(21)} -pin  "mult:if:acc#1" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(22)} -pin  "mult:if:acc#1" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(23)} -pin  "mult:if:acc#1" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(24)} -pin  "mult:if:acc#1" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(25)} -pin  "mult:if:acc#1" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(26)} -pin  "mult:if:acc#1" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(27)} -pin  "mult:if:acc#1" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(28)} -pin  "mult:if:acc#1" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(29)} -pin  "mult:if:acc#1" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(30)} -pin  "mult:if:acc#1" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {z.out#3(31)} -pin  "mult:if:acc#1" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {PWR} -pin  "mult:if:acc#1" {A(32)} -attr @path {/ntt_flat/ntt_flat:core/mult:if:conc#1.itm}
load net {butterFly:not#4.itm(0)} -pin  "mult:if:acc#1" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(1)} -pin  "mult:if:acc#1" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(2)} -pin  "mult:if:acc#1" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(3)} -pin  "mult:if:acc#1" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(4)} -pin  "mult:if:acc#1" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(5)} -pin  "mult:if:acc#1" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(6)} -pin  "mult:if:acc#1" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(7)} -pin  "mult:if:acc#1" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(8)} -pin  "mult:if:acc#1" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(9)} -pin  "mult:if:acc#1" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(10)} -pin  "mult:if:acc#1" {B(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(11)} -pin  "mult:if:acc#1" {B(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(12)} -pin  "mult:if:acc#1" {B(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(13)} -pin  "mult:if:acc#1" {B(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(14)} -pin  "mult:if:acc#1" {B(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(15)} -pin  "mult:if:acc#1" {B(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(16)} -pin  "mult:if:acc#1" {B(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(17)} -pin  "mult:if:acc#1" {B(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(18)} -pin  "mult:if:acc#1" {B(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(19)} -pin  "mult:if:acc#1" {B(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(20)} -pin  "mult:if:acc#1" {B(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(21)} -pin  "mult:if:acc#1" {B(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(22)} -pin  "mult:if:acc#1" {B(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(23)} -pin  "mult:if:acc#1" {B(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(24)} -pin  "mult:if:acc#1" {B(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(25)} -pin  "mult:if:acc#1" {B(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(26)} -pin  "mult:if:acc#1" {B(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(27)} -pin  "mult:if:acc#1" {B(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(28)} -pin  "mult:if:acc#1" {B(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(29)} -pin  "mult:if:acc#1" {B(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(30)} -pin  "mult:if:acc#1" {B(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {butterFly:not#4.itm(31)} -pin  "mult:if:acc#1" {B(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#4.itm}
load net {PWR} -pin  "mult:if:acc#1" {C(0)} -attr @path {/ntt_flat/ntt_flat:core/1}
load net {mult:if:acc#1.itm(0)} -pin  "mult:if:acc#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(1)} -pin  "mult:if:acc#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(2)} -pin  "mult:if:acc#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(3)} -pin  "mult:if:acc#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(4)} -pin  "mult:if:acc#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(5)} -pin  "mult:if:acc#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(6)} -pin  "mult:if:acc#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(7)} -pin  "mult:if:acc#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(8)} -pin  "mult:if:acc#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(9)} -pin  "mult:if:acc#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(10)} -pin  "mult:if:acc#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(11)} -pin  "mult:if:acc#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(12)} -pin  "mult:if:acc#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(13)} -pin  "mult:if:acc#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(14)} -pin  "mult:if:acc#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(15)} -pin  "mult:if:acc#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(16)} -pin  "mult:if:acc#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(17)} -pin  "mult:if:acc#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(18)} -pin  "mult:if:acc#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(19)} -pin  "mult:if:acc#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(20)} -pin  "mult:if:acc#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(21)} -pin  "mult:if:acc#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(22)} -pin  "mult:if:acc#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(23)} -pin  "mult:if:acc#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(24)} -pin  "mult:if:acc#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(25)} -pin  "mult:if:acc#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(26)} -pin  "mult:if:acc#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(27)} -pin  "mult:if:acc#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(28)} -pin  "mult:if:acc#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(29)} -pin  "mult:if:acc#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(30)} -pin  "mult:if:acc#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(31)} -pin  "mult:if:acc#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load net {mult:if:acc#1.itm(32)} -pin  "mult:if:acc#1" {Z(32)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:acc#1.itm}
load inst "mult:if:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2617 -attr oid 2613 -attr @path {/ntt_flat/ntt_flat:core/mult:if:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "mult:if:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP.stage_0.7} -pin  "mult:if:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.7}
load net {mult:if:and.itm} -pin  "mult:if:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:if:and.itm}
load inst "reg(mult:slc()(32).svs)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2618 -attr oid 2614 -attr @path {/ntt_flat/ntt_flat:core/reg(mult:slc()(32).svs)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {mult:if:acc#1.itm(32)} -pin  "reg(mult:slc()(32).svs)" {D(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:if:slc(mult:if:acc#1)(32).itm}
load net {GND} -pin  "reg(mult:slc()(32).svs)" {DRs(0)} -attr @path {/ntt_flat/ntt_flat:core/0#6}
load net {clk} -pin  "reg(mult:slc()(32).svs)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2619 -attr oid 2615 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {mult:if:and.itm} -pin  "reg(mult:slc()(32).svs)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:if:and.itm}
load net {rst} -pin  "reg(mult:slc()(32).svs)" {Rs(0)} -attr @path {/ntt_flat/ntt_flat:core/rst}
load net {mult:slc()(32).svs} -pin  "reg(mult:slc()(32).svs)" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/mult:slc()(32).svs}
load inst "INNER_LOOP:tf_h:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2620 -attr oid 2616 -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "INNER_LOOP:tf_h:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP.stage_0.3} -pin  "INNER_LOOP:tf_h:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load net {INNER_LOOP:tf_h:and.itm} -pin  "INNER_LOOP:tf_h:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:and.itm}
load inst "reg(INNER_LOOP:tf_h:asn)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2621 -attr oid 2617 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:tf_h:asn)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {twiddle_h:rsci.s_din.mxwt(0)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(1)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(2)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(3)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(4)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(5)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(6)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(7)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(8)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(9)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(10)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(11)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(12)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(13)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(14)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(15)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(16)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(17)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(18)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(19)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(20)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(21)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(22)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(23)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(24)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(25)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(26)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(27)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(28)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(29)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(30)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {twiddle_h:rsci.s_din.mxwt(31)} -pin  "reg(INNER_LOOP:tf_h:asn)" {D(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/twiddle_h:rsci.s_din.mxwt}
load net {clk} -pin  "reg(INNER_LOOP:tf_h:asn)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2622 -attr oid 2618 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:tf_h:and.itm} -pin  "reg(INNER_LOOP:tf_h:asn)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:and.itm}
load net {INNER_LOOP:tf_h:asn.itm(0)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(1)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(2)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(3)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(4)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(5)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(6)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(7)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(8)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(9)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(10)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(11)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(12)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(13)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(14)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(15)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(16)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(17)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(18)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(19)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(20)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(21)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(22)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(23)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(24)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(25)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(26)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(27)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(28)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(29)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(30)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(31)} -pin  "reg(INNER_LOOP:tf_h:asn)" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load inst "butterFly:f2:and" "and(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2623 -attr oid 2619 -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:and} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,2)"
load net {core.wen} -pin  "butterFly:f2:and" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {INNER_LOOP.stage_0.2} -pin  "butterFly:f2:and" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {butterFly:f2:and.cse} -pin  "butterFly:f2:and" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:and.cse}
load inst "butterFly:f2:acc" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2624 -attr oid 2620 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "butterFly:f2:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "butterFly:f2:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "butterFly:f2:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "butterFly:f2:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {butterFly:idx2(13:0).sva#1(10)} -pin  "butterFly:f2:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm}
load net {butterFly:idx2(13:0).sva#1(11)} -pin  "butterFly:f2:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm}
load net {butterFly:idx2(13:0).sva#1(12)} -pin  "butterFly:f2:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm}
load net {butterFly:idx2(13:0).sva#1(13)} -pin  "butterFly:f2:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm}
load net {butterFly:f2:acc.itm#4(0)} -pin  "butterFly:f2:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(1)} -pin  "butterFly:f2:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(2)} -pin  "butterFly:f2:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(3)} -pin  "butterFly:f2:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load inst "reg(butterFly:f2:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2625 -attr oid 2621 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:f2:acc)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {butterFly:f2:acc.itm#4(0)} -pin  "reg(butterFly:f2:acc)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(1)} -pin  "reg(butterFly:f2:acc)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(2)} -pin  "reg(butterFly:f2:acc)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {butterFly:f2:acc.itm#4(3)} -pin  "reg(butterFly:f2:acc)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm#4}
load net {clk} -pin  "reg(butterFly:f2:acc)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2626 -attr oid 2622 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {butterFly:f2:and.cse} -pin  "reg(butterFly:f2:acc)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:and.cse}
load net {butterFly:f2:acc.itm(0)} -pin  "reg(butterFly:f2:acc)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(1)} -pin  "reg(butterFly:f2:acc)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(2)} -pin  "reg(butterFly:f2:acc)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load net {butterFly:f2:acc.itm(3)} -pin  "reg(butterFly:f2:acc)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:acc.itm}
load inst "reg(butterFly:idx2(13:0))" "reg(10,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2627 -attr oid 2623 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(butterFly:idx2(13:0))} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(10,0,0,0,0,1,1)"
load net {butterFly:idx2(13:0).sva#1(0)} -pin  "reg(butterFly:idx2(13:0))" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(1)} -pin  "reg(butterFly:idx2(13:0))" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(2)} -pin  "reg(butterFly:idx2(13:0))" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(3)} -pin  "reg(butterFly:idx2(13:0))" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(4)} -pin  "reg(butterFly:idx2(13:0))" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(5)} -pin  "reg(butterFly:idx2(13:0))" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(6)} -pin  "reg(butterFly:idx2(13:0))" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(7)} -pin  "reg(butterFly:idx2(13:0))" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(8)} -pin  "reg(butterFly:idx2(13:0))" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {butterFly:idx2(13:0).sva#1(9)} -pin  "reg(butterFly:idx2(13:0))" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm}
load net {clk} -pin  "reg(butterFly:idx2(13:0))" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2628 -attr oid 2624 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {core.wen} -pin  "reg(butterFly:idx2(13:0))" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/core.wen}
load net {butterFly:idx2(13:0).sva(9:0)(0)} -pin  "reg(butterFly:idx2(13:0))" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(1)} -pin  "reg(butterFly:idx2(13:0))" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(2)} -pin  "reg(butterFly:idx2(13:0))" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(3)} -pin  "reg(butterFly:idx2(13:0))" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(4)} -pin  "reg(butterFly:idx2(13:0))" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(5)} -pin  "reg(butterFly:idx2(13:0))" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(6)} -pin  "reg(butterFly:idx2(13:0))" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(7)} -pin  "reg(butterFly:idx2(13:0))" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(8)} -pin  "reg(butterFly:idx2(13:0))" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load net {butterFly:idx2(13:0).sva(9:0)(9)} -pin  "reg(butterFly:idx2(13:0))" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva(9:0)}
load inst "reg(INNER_LOOP:k:lshift)" "reg(14,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2629 -attr oid 2625 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(INNER_LOOP:k:lshift)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(14,0,0,0,0,1,1)"
load net {INNER_LOOP:k:lshift.itm#3(0)} -pin  "reg(INNER_LOOP:k:lshift)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(1)} -pin  "reg(INNER_LOOP:k:lshift)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(2)} -pin  "reg(INNER_LOOP:k:lshift)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(3)} -pin  "reg(INNER_LOOP:k:lshift)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(4)} -pin  "reg(INNER_LOOP:k:lshift)" {D(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(5)} -pin  "reg(INNER_LOOP:k:lshift)" {D(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(6)} -pin  "reg(INNER_LOOP:k:lshift)" {D(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(7)} -pin  "reg(INNER_LOOP:k:lshift)" {D(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(8)} -pin  "reg(INNER_LOOP:k:lshift)" {D(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(9)} -pin  "reg(INNER_LOOP:k:lshift)" {D(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(10)} -pin  "reg(INNER_LOOP:k:lshift)" {D(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(11)} -pin  "reg(INNER_LOOP:k:lshift)" {D(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(12)} -pin  "reg(INNER_LOOP:k:lshift)" {D(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {INNER_LOOP:k:lshift.itm#3(13)} -pin  "reg(INNER_LOOP:k:lshift)" {D(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm#3}
load net {clk} -pin  "reg(INNER_LOOP:k:lshift)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2630 -attr oid 2626 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {INNER_LOOP:idx1:and.cse} -pin  "reg(INNER_LOOP:k:lshift)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:and.cse}
load net {INNER_LOOP:k:lshift.itm(0)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(1)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(2)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(3)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(4)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(5)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(6)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(7)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(8)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(9)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(10)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(11)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(12)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(13)} -pin  "reg(INNER_LOOP:k:lshift)" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load inst "operator+<20,false>#1:acc" "add_ci(4,-1,4,-1,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2631 -attr oid 2627 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc} -attr area 4.000000 -attr delay 1.035000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(4,0,4,0,4)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "operator+<20,false>#1:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "operator+<20,false>#1:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "operator+<20,false>#1:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "operator+<20,false>#1:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {butterFly:idx2(13:0).sva#1(10)} -pin  "operator+<20,false>#1:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm}
load net {butterFly:idx2(13:0).sva#1(11)} -pin  "operator+<20,false>#1:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm}
load net {butterFly:idx2(13:0).sva#1(12)} -pin  "operator+<20,false>#1:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm}
load net {butterFly:idx2(13:0).sva#1(13)} -pin  "operator+<20,false>#1:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm}
load net {PWR} -pin  "operator+<20,false>#1:acc" {C(0)} -attr @path {/ntt_flat/ntt_flat:core/1024#5}
load net {operator+<20,false>#1:acc.itm#4(0)} -pin  "operator+<20,false>#1:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(1)} -pin  "operator+<20,false>#1:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(2)} -pin  "operator+<20,false>#1:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(3)} -pin  "operator+<20,false>#1:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load inst "reg(operator+<20,false>#1:acc)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2632 -attr oid 2628 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/reg(operator+<20,false>#1:acc)} -attr area 0.001000 -attr delay 0.390000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+<20,false>#1:acc.itm#4(0)} -pin  "reg(operator+<20,false>#1:acc)" {D(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(1)} -pin  "reg(operator+<20,false>#1:acc)" {D(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(2)} -pin  "reg(operator+<20,false>#1:acc)" {D(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {operator+<20,false>#1:acc.itm#4(3)} -pin  "reg(operator+<20,false>#1:acc)" {D(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm#4}
load net {clk} -pin  "reg(operator+<20,false>#1:acc)" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2633 -attr oid 2629 -attr @path {/ntt_flat/ntt_flat:core/clk}
load net {butterFly:f2:and.cse} -pin  "reg(operator+<20,false>#1:acc)" {en(0)} -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:and.cse}
load net {operator+<20,false>#1:acc.itm(0)} -pin  "reg(operator+<20,false>#1:acc)" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(1)} -pin  "reg(operator+<20,false>#1:acc)" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(2)} -pin  "reg(operator+<20,false>#1:acc)" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load net {operator+<20,false>#1:acc.itm(3)} -pin  "reg(operator+<20,false>#1:acc)" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator+<20,false>#1:acc.itm}
load inst "modulo_sub:qif:acc" "add(32,-1,32,-1,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2634 -attr oid 2630 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc} -attr area 32.000000 -attr delay 1.455000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(32,0,32,0,32)"
load net {INNER_LOOP:tf:asn.itm.1(0)} -pin  "modulo_sub:qif:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(1)} -pin  "modulo_sub:qif:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(2)} -pin  "modulo_sub:qif:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(3)} -pin  "modulo_sub:qif:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(4)} -pin  "modulo_sub:qif:acc" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(5)} -pin  "modulo_sub:qif:acc" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(6)} -pin  "modulo_sub:qif:acc" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(7)} -pin  "modulo_sub:qif:acc" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(8)} -pin  "modulo_sub:qif:acc" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(9)} -pin  "modulo_sub:qif:acc" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(10)} -pin  "modulo_sub:qif:acc" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(11)} -pin  "modulo_sub:qif:acc" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(12)} -pin  "modulo_sub:qif:acc" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(13)} -pin  "modulo_sub:qif:acc" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(14)} -pin  "modulo_sub:qif:acc" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(15)} -pin  "modulo_sub:qif:acc" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(16)} -pin  "modulo_sub:qif:acc" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(17)} -pin  "modulo_sub:qif:acc" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(18)} -pin  "modulo_sub:qif:acc" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(19)} -pin  "modulo_sub:qif:acc" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(20)} -pin  "modulo_sub:qif:acc" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(21)} -pin  "modulo_sub:qif:acc" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(22)} -pin  "modulo_sub:qif:acc" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(23)} -pin  "modulo_sub:qif:acc" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(24)} -pin  "modulo_sub:qif:acc" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(25)} -pin  "modulo_sub:qif:acc" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(26)} -pin  "modulo_sub:qif:acc" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(27)} -pin  "modulo_sub:qif:acc" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(28)} -pin  "modulo_sub:qif:acc" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(29)} -pin  "modulo_sub:qif:acc" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(30)} -pin  "modulo_sub:qif:acc" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {PWR} -pin  "modulo_sub:qif:acc" {A(31)} -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:conc#1.itm}
load net {p.sva(0)} -pin  "modulo_sub:qif:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(1)} -pin  "modulo_sub:qif:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(2)} -pin  "modulo_sub:qif:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(3)} -pin  "modulo_sub:qif:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(4)} -pin  "modulo_sub:qif:acc" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(5)} -pin  "modulo_sub:qif:acc" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(6)} -pin  "modulo_sub:qif:acc" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(7)} -pin  "modulo_sub:qif:acc" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(8)} -pin  "modulo_sub:qif:acc" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(9)} -pin  "modulo_sub:qif:acc" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(10)} -pin  "modulo_sub:qif:acc" {B(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(11)} -pin  "modulo_sub:qif:acc" {B(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(12)} -pin  "modulo_sub:qif:acc" {B(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(13)} -pin  "modulo_sub:qif:acc" {B(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(14)} -pin  "modulo_sub:qif:acc" {B(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(15)} -pin  "modulo_sub:qif:acc" {B(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(16)} -pin  "modulo_sub:qif:acc" {B(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(17)} -pin  "modulo_sub:qif:acc" {B(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(18)} -pin  "modulo_sub:qif:acc" {B(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(19)} -pin  "modulo_sub:qif:acc" {B(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(20)} -pin  "modulo_sub:qif:acc" {B(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(21)} -pin  "modulo_sub:qif:acc" {B(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(22)} -pin  "modulo_sub:qif:acc" {B(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(23)} -pin  "modulo_sub:qif:acc" {B(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(24)} -pin  "modulo_sub:qif:acc" {B(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(25)} -pin  "modulo_sub:qif:acc" {B(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(26)} -pin  "modulo_sub:qif:acc" {B(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(27)} -pin  "modulo_sub:qif:acc" {B(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(28)} -pin  "modulo_sub:qif:acc" {B(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(29)} -pin  "modulo_sub:qif:acc" {B(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(30)} -pin  "modulo_sub:qif:acc" {B(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(31)} -pin  "modulo_sub:qif:acc" {B(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {modulo_sub:qif:acc.itm(0)} -pin  "modulo_sub:qif:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(1)} -pin  "modulo_sub:qif:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(2)} -pin  "modulo_sub:qif:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(3)} -pin  "modulo_sub:qif:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(4)} -pin  "modulo_sub:qif:acc" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(5)} -pin  "modulo_sub:qif:acc" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(6)} -pin  "modulo_sub:qif:acc" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(7)} -pin  "modulo_sub:qif:acc" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(8)} -pin  "modulo_sub:qif:acc" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(9)} -pin  "modulo_sub:qif:acc" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(10)} -pin  "modulo_sub:qif:acc" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(11)} -pin  "modulo_sub:qif:acc" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(12)} -pin  "modulo_sub:qif:acc" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(13)} -pin  "modulo_sub:qif:acc" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(14)} -pin  "modulo_sub:qif:acc" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(15)} -pin  "modulo_sub:qif:acc" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(16)} -pin  "modulo_sub:qif:acc" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(17)} -pin  "modulo_sub:qif:acc" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(18)} -pin  "modulo_sub:qif:acc" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(19)} -pin  "modulo_sub:qif:acc" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(20)} -pin  "modulo_sub:qif:acc" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(21)} -pin  "modulo_sub:qif:acc" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(22)} -pin  "modulo_sub:qif:acc" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(23)} -pin  "modulo_sub:qif:acc" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(24)} -pin  "modulo_sub:qif:acc" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(25)} -pin  "modulo_sub:qif:acc" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(26)} -pin  "modulo_sub:qif:acc" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(27)} -pin  "modulo_sub:qif:acc" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(28)} -pin  "modulo_sub:qif:acc" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(29)} -pin  "modulo_sub:qif:acc" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(30)} -pin  "modulo_sub:qif:acc" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(31)} -pin  "modulo_sub:qif:acc" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load inst "modulo_sub:qelse:mux" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2635 -attr oid 2631 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {INNER_LOOP:tf:asn.itm.1(0)} -pin  "modulo_sub:qelse:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(1)} -pin  "modulo_sub:qelse:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(2)} -pin  "modulo_sub:qelse:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(3)} -pin  "modulo_sub:qelse:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(4)} -pin  "modulo_sub:qelse:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(5)} -pin  "modulo_sub:qelse:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(6)} -pin  "modulo_sub:qelse:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(7)} -pin  "modulo_sub:qelse:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(8)} -pin  "modulo_sub:qelse:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(9)} -pin  "modulo_sub:qelse:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(10)} -pin  "modulo_sub:qelse:mux" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(11)} -pin  "modulo_sub:qelse:mux" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(12)} -pin  "modulo_sub:qelse:mux" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(13)} -pin  "modulo_sub:qelse:mux" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(14)} -pin  "modulo_sub:qelse:mux" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(15)} -pin  "modulo_sub:qelse:mux" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(16)} -pin  "modulo_sub:qelse:mux" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(17)} -pin  "modulo_sub:qelse:mux" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(18)} -pin  "modulo_sub:qelse:mux" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(19)} -pin  "modulo_sub:qelse:mux" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(20)} -pin  "modulo_sub:qelse:mux" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(21)} -pin  "modulo_sub:qelse:mux" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(22)} -pin  "modulo_sub:qelse:mux" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(23)} -pin  "modulo_sub:qelse:mux" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(24)} -pin  "modulo_sub:qelse:mux" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(25)} -pin  "modulo_sub:qelse:mux" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(26)} -pin  "modulo_sub:qelse:mux" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(27)} -pin  "modulo_sub:qelse:mux" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(28)} -pin  "modulo_sub:qelse:mux" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(29)} -pin  "modulo_sub:qelse:mux" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {INNER_LOOP:tf:asn.itm.1(30)} -pin  "modulo_sub:qelse:mux" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {GND} -pin  "modulo_sub:qelse:mux" {A0(31)} -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:conc#1.itm}
load net {modulo_sub:qif:acc.itm(0)} -pin  "modulo_sub:qelse:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(1)} -pin  "modulo_sub:qelse:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(2)} -pin  "modulo_sub:qelse:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(3)} -pin  "modulo_sub:qelse:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(4)} -pin  "modulo_sub:qelse:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(5)} -pin  "modulo_sub:qelse:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(6)} -pin  "modulo_sub:qelse:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(7)} -pin  "modulo_sub:qelse:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(8)} -pin  "modulo_sub:qelse:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(9)} -pin  "modulo_sub:qelse:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(10)} -pin  "modulo_sub:qelse:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(11)} -pin  "modulo_sub:qelse:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(12)} -pin  "modulo_sub:qelse:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(13)} -pin  "modulo_sub:qelse:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(14)} -pin  "modulo_sub:qelse:mux" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(15)} -pin  "modulo_sub:qelse:mux" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(16)} -pin  "modulo_sub:qelse:mux" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(17)} -pin  "modulo_sub:qelse:mux" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(18)} -pin  "modulo_sub:qelse:mux" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(19)} -pin  "modulo_sub:qelse:mux" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(20)} -pin  "modulo_sub:qelse:mux" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(21)} -pin  "modulo_sub:qelse:mux" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(22)} -pin  "modulo_sub:qelse:mux" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(23)} -pin  "modulo_sub:qelse:mux" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(24)} -pin  "modulo_sub:qelse:mux" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(25)} -pin  "modulo_sub:qelse:mux" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(26)} -pin  "modulo_sub:qelse:mux" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(27)} -pin  "modulo_sub:qelse:mux" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(28)} -pin  "modulo_sub:qelse:mux" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(29)} -pin  "modulo_sub:qelse:mux" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(30)} -pin  "modulo_sub:qelse:mux" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {modulo_sub:qif:acc.itm(31)} -pin  "modulo_sub:qelse:mux" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qif:acc.itm}
load net {INNER_LOOP:tf:asn.itm.1(31)} -pin  "modulo_sub:qelse:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:slc(INNER_LOOP:tf:asn.itm.1)(31).itm}
load net {modulo_sub:qelse:mux.itm(0)} -pin  "modulo_sub:qelse:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(1)} -pin  "modulo_sub:qelse:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(2)} -pin  "modulo_sub:qelse:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(3)} -pin  "modulo_sub:qelse:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(4)} -pin  "modulo_sub:qelse:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(5)} -pin  "modulo_sub:qelse:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(6)} -pin  "modulo_sub:qelse:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(7)} -pin  "modulo_sub:qelse:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(8)} -pin  "modulo_sub:qelse:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(9)} -pin  "modulo_sub:qelse:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(10)} -pin  "modulo_sub:qelse:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(11)} -pin  "modulo_sub:qelse:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(12)} -pin  "modulo_sub:qelse:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(13)} -pin  "modulo_sub:qelse:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(14)} -pin  "modulo_sub:qelse:mux" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(15)} -pin  "modulo_sub:qelse:mux" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(16)} -pin  "modulo_sub:qelse:mux" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(17)} -pin  "modulo_sub:qelse:mux" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(18)} -pin  "modulo_sub:qelse:mux" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(19)} -pin  "modulo_sub:qelse:mux" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(20)} -pin  "modulo_sub:qelse:mux" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(21)} -pin  "modulo_sub:qelse:mux" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(22)} -pin  "modulo_sub:qelse:mux" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(23)} -pin  "modulo_sub:qelse:mux" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(24)} -pin  "modulo_sub:qelse:mux" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(25)} -pin  "modulo_sub:qelse:mux" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(26)} -pin  "modulo_sub:qelse:mux" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(27)} -pin  "modulo_sub:qelse:mux" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(28)} -pin  "modulo_sub:qelse:mux" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(29)} -pin  "modulo_sub:qelse:mux" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(30)} -pin  "modulo_sub:qelse:mux" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(31)} -pin  "modulo_sub:qelse:mux" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load inst "INNER_LOOP:idx1:acc" "add(13,-1,13,-1,13)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2636 -attr oid 2632 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc} -attr area 13.000000 -attr delay 1.170000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(13,0,13,0,13)"
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(0)} -pin  "INNER_LOOP:idx1:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(1)} -pin  "INNER_LOOP:idx1:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(2)} -pin  "INNER_LOOP:idx1:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(3)} -pin  "INNER_LOOP:idx1:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(4)} -pin  "INNER_LOOP:idx1:acc" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(5)} -pin  "INNER_LOOP:idx1:acc" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(6)} -pin  "INNER_LOOP:idx1:acc" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(7)} -pin  "INNER_LOOP:idx1:acc" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(8)} -pin  "INNER_LOOP:idx1:acc" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(9)} -pin  "INNER_LOOP:idx1:acc" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(10)} -pin  "INNER_LOOP:idx1:acc" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(11)} -pin  "INNER_LOOP:idx1:acc" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:idx1:mul:cmp.z.oreg(12)} -pin  "INNER_LOOP:idx1:acc" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg}
load net {INNER_LOOP:k(13:0).sva.1(1)} -pin  "INNER_LOOP:idx1:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(2)} -pin  "INNER_LOOP:idx1:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(3)} -pin  "INNER_LOOP:idx1:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(4)} -pin  "INNER_LOOP:idx1:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(5)} -pin  "INNER_LOOP:idx1:acc" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(6)} -pin  "INNER_LOOP:idx1:acc" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(7)} -pin  "INNER_LOOP:idx1:acc" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(8)} -pin  "INNER_LOOP:idx1:acc" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(9)} -pin  "INNER_LOOP:idx1:acc" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(10)} -pin  "INNER_LOOP:idx1:acc" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(11)} -pin  "INNER_LOOP:idx1:acc" {B(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(12)} -pin  "INNER_LOOP:idx1:acc" {B(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:k(13:0).sva.1(13)} -pin  "INNER_LOOP:idx1:acc" {B(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(0)} -pin  "INNER_LOOP:idx1:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(1)} -pin  "INNER_LOOP:idx1:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(2)} -pin  "INNER_LOOP:idx1:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(3)} -pin  "INNER_LOOP:idx1:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(4)} -pin  "INNER_LOOP:idx1:acc" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(5)} -pin  "INNER_LOOP:idx1:acc" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(6)} -pin  "INNER_LOOP:idx1:acc" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(7)} -pin  "INNER_LOOP:idx1:acc" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(8)} -pin  "INNER_LOOP:idx1:acc" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(9)} -pin  "INNER_LOOP:idx1:acc" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(10)} -pin  "INNER_LOOP:idx1:acc" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(11)} -pin  "INNER_LOOP:idx1:acc" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load net {INNER_LOOP:idx1:acc.psp.sva#1(12)} -pin  "INNER_LOOP:idx1:acc" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1}
load inst "INNER_LOOP:acc#1" "add(9,0,1,0,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2637 -attr oid 2633 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:acc#1} -attr area 9.000000 -attr delay 1.110000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(9,0,2,1,10)"
load net {INNER_LOOP:j(9:0).sva(8:0)(0)} -pin  "INNER_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(1)} -pin  "INNER_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(2)} -pin  "INNER_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(3)} -pin  "INNER_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(4)} -pin  "INNER_LOOP:acc#1" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(5)} -pin  "INNER_LOOP:acc#1" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(6)} -pin  "INNER_LOOP:acc#1" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(7)} -pin  "INNER_LOOP:acc#1" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(8)} -pin  "INNER_LOOP:acc#1" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {PWR} -pin  "INNER_LOOP:acc#1" {B(0)} -attr @path {/ntt_flat/ntt_flat:core/1}
load net {INNER_LOOP:j(9:0).sva#2(0)} -pin  "INNER_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(1)} -pin  "INNER_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(2)} -pin  "INNER_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(3)} -pin  "INNER_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(4)} -pin  "INNER_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(5)} -pin  "INNER_LOOP:acc#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(6)} -pin  "INNER_LOOP:acc#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(7)} -pin  "INNER_LOOP:acc#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(8)} -pin  "INNER_LOOP:acc#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load net {INNER_LOOP:j(9:0).sva#2(9)} -pin  "INNER_LOOP:acc#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva#2}
load inst "INNER_LOOP:idx2:acc" "add(14,-1,10,0,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2638 -attr oid 2634 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx2:acc} -attr area 14.000000 -attr delay 1.185000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(14,0,10,0,14)"
load net {INNER_LOOP:k(13:0).sva.1(0)} -pin  "INNER_LOOP:idx2:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(0)} -pin  "INNER_LOOP:idx2:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(1)} -pin  "INNER_LOOP:idx2:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(2)} -pin  "INNER_LOOP:idx2:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(3)} -pin  "INNER_LOOP:idx2:acc" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(4)} -pin  "INNER_LOOP:idx2:acc" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(5)} -pin  "INNER_LOOP:idx2:acc" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(6)} -pin  "INNER_LOOP:idx2:acc" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(7)} -pin  "INNER_LOOP:idx2:acc" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(8)} -pin  "INNER_LOOP:idx2:acc" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(9)} -pin  "INNER_LOOP:idx2:acc" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(10)} -pin  "INNER_LOOP:idx2:acc" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(11)} -pin  "INNER_LOOP:idx2:acc" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {INNER_LOOP:idx1:acc.psp.sva#1(12)} -pin  "INNER_LOOP:idx2:acc" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:idx1:conc.itm}
load net {operator>><20,false>:rshift.psp.sva(0)} -pin  "INNER_LOOP:idx2:acc" {B(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(1)} -pin  "INNER_LOOP:idx2:acc" {B(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(2)} -pin  "INNER_LOOP:idx2:acc" {B(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(3)} -pin  "INNER_LOOP:idx2:acc" {B(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(4)} -pin  "INNER_LOOP:idx2:acc" {B(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(5)} -pin  "INNER_LOOP:idx2:acc" {B(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(6)} -pin  "INNER_LOOP:idx2:acc" {B(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(7)} -pin  "INNER_LOOP:idx2:acc" {B(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(8)} -pin  "INNER_LOOP:idx2:acc" {B(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {operator>><20,false>:rshift.psp.sva(9)} -pin  "INNER_LOOP:idx2:acc" {B(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:rshift.psp.sva}
load net {butterFly:idx2(13:0).sva#1(0)} -pin  "INNER_LOOP:idx2:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(1)} -pin  "INNER_LOOP:idx2:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(2)} -pin  "INNER_LOOP:idx2:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(3)} -pin  "INNER_LOOP:idx2:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(4)} -pin  "INNER_LOOP:idx2:acc" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(5)} -pin  "INNER_LOOP:idx2:acc" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(6)} -pin  "INNER_LOOP:idx2:acc" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(7)} -pin  "INNER_LOOP:idx2:acc" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(8)} -pin  "INNER_LOOP:idx2:acc" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(9)} -pin  "INNER_LOOP:idx2:acc" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(10)} -pin  "INNER_LOOP:idx2:acc" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(11)} -pin  "INNER_LOOP:idx2:acc" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(12)} -pin  "INNER_LOOP:idx2:acc" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load net {butterFly:idx2(13:0).sva#1(13)} -pin  "INNER_LOOP:idx2:acc" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:idx2(13:0).sva#1}
load inst "operator<=<20,false>:not#1" "not(4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2639 -attr oid 2635 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(4)"
load net {z.out#2(0)} -pin  "operator<=<20,false>:not#1" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(1)} -pin  "operator<=<20,false>:not#1" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(2)} -pin  "operator<=<20,false>:not#1" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {z.out#2(3)} -pin  "operator<=<20,false>:not#1" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/z.out#2}
load net {operator<=<20,false>:not#1.itm(0)} -pin  "operator<=<20,false>:not#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1.itm}
load net {operator<=<20,false>:not#1.itm(1)} -pin  "operator<=<20,false>:not#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1.itm}
load net {operator<=<20,false>:not#1.itm(2)} -pin  "operator<=<20,false>:not#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1.itm}
load net {operator<=<20,false>:not#1.itm(3)} -pin  "operator<=<20,false>:not#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:not#1.itm}
load inst "operator<=<20,false>:acc" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2640 -attr oid 2636 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc} -attr area 5.000000 -attr delay 1.050000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_add(5,0,5,0,5)"
load net {operator<=<20,false>:not#1.itm(0)} -pin  "operator<=<20,false>:acc" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {operator<=<20,false>:not#1.itm(1)} -pin  "operator<=<20,false>:acc" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {operator<=<20,false>:not#1.itm(2)} -pin  "operator<=<20,false>:acc" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {operator<=<20,false>:not#1.itm(3)} -pin  "operator<=<20,false>:acc" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {PWR} -pin  "operator<=<20,false>:acc" {A(4)} -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:conc#1.itm}
load net {PWR} -pin  "operator<=<20,false>:acc" {B(0)} -attr @path {/ntt_flat/ntt_flat:core/11#1}
load net {PWR} -pin  "operator<=<20,false>:acc" {B(1)} -attr @path {/ntt_flat/ntt_flat:core/11#1}
load net {GND} -pin  "operator<=<20,false>:acc" {B(2)} -attr @path {/ntt_flat/ntt_flat:core/11#1}
load net {PWR} -pin  "operator<=<20,false>:acc" {B(3)} -attr @path {/ntt_flat/ntt_flat:core/11#1}
load net {operator<=<20,false>:acc.itm(0)} -pin  "operator<=<20,false>:acc" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm}
load net {operator<=<20,false>:acc.itm(1)} -pin  "operator<=<20,false>:acc" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm}
load net {operator<=<20,false>:acc.itm(2)} -pin  "operator<=<20,false>:acc" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm}
load net {operator<=<20,false>:acc.itm(3)} -pin  "operator<=<20,false>:acc" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm}
load net {operator<=<20,false>:acc.itm(4)} -pin  "operator<=<20,false>:acc" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator<=<20,false>:acc.itm}
load inst "or#6" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2641 -attr oid 2637 -attr @path {/ntt_flat/ntt_flat:core/or#6} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {INNER_LOOP.stage_0.6} -pin  "or#6" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.6}
load net {INNER_LOOP.stage_0.5} -pin  "or#6" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load net {or.dcpl#6} -pin  "or#6" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#6}
load inst "or#11" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2642 -attr oid 2638 -attr @path {/ntt_flat/ntt_flat:core/or#11} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {fsm_output(4)} -pin  "or#11" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#6.itm}
load net {fsm_output(5)} -pin  "or#11" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#1.itm}
load net {or.dcpl#9} -pin  "or#11" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/or.dcpl#9}
load inst "INNER_LOOP:tf:mux" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2643 -attr oid 2639 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {INNER_LOOP:tf:asn.itm(0)} -pin  "INNER_LOOP:tf:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(1)} -pin  "INNER_LOOP:tf:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(2)} -pin  "INNER_LOOP:tf:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(3)} -pin  "INNER_LOOP:tf:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(4)} -pin  "INNER_LOOP:tf:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(5)} -pin  "INNER_LOOP:tf:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(6)} -pin  "INNER_LOOP:tf:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(7)} -pin  "INNER_LOOP:tf:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(8)} -pin  "INNER_LOOP:tf:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(9)} -pin  "INNER_LOOP:tf:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(10)} -pin  "INNER_LOOP:tf:mux" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(11)} -pin  "INNER_LOOP:tf:mux" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(12)} -pin  "INNER_LOOP:tf:mux" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(13)} -pin  "INNER_LOOP:tf:mux" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(14)} -pin  "INNER_LOOP:tf:mux" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(15)} -pin  "INNER_LOOP:tf:mux" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(16)} -pin  "INNER_LOOP:tf:mux" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(17)} -pin  "INNER_LOOP:tf:mux" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(18)} -pin  "INNER_LOOP:tf:mux" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(19)} -pin  "INNER_LOOP:tf:mux" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(20)} -pin  "INNER_LOOP:tf:mux" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(21)} -pin  "INNER_LOOP:tf:mux" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(22)} -pin  "INNER_LOOP:tf:mux" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(23)} -pin  "INNER_LOOP:tf:mux" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(24)} -pin  "INNER_LOOP:tf:mux" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(25)} -pin  "INNER_LOOP:tf:mux" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(26)} -pin  "INNER_LOOP:tf:mux" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(27)} -pin  "INNER_LOOP:tf:mux" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(28)} -pin  "INNER_LOOP:tf:mux" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(29)} -pin  "INNER_LOOP:tf:mux" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(30)} -pin  "INNER_LOOP:tf:mux" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {INNER_LOOP:tf:asn.itm(31)} -pin  "INNER_LOOP:tf:mux" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm}
load net {modulo_sub:qelse:mux.itm(0)} -pin  "INNER_LOOP:tf:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(1)} -pin  "INNER_LOOP:tf:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(2)} -pin  "INNER_LOOP:tf:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(3)} -pin  "INNER_LOOP:tf:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(4)} -pin  "INNER_LOOP:tf:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(5)} -pin  "INNER_LOOP:tf:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(6)} -pin  "INNER_LOOP:tf:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(7)} -pin  "INNER_LOOP:tf:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(8)} -pin  "INNER_LOOP:tf:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(9)} -pin  "INNER_LOOP:tf:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(10)} -pin  "INNER_LOOP:tf:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(11)} -pin  "INNER_LOOP:tf:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(12)} -pin  "INNER_LOOP:tf:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(13)} -pin  "INNER_LOOP:tf:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(14)} -pin  "INNER_LOOP:tf:mux" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(15)} -pin  "INNER_LOOP:tf:mux" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(16)} -pin  "INNER_LOOP:tf:mux" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(17)} -pin  "INNER_LOOP:tf:mux" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(18)} -pin  "INNER_LOOP:tf:mux" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(19)} -pin  "INNER_LOOP:tf:mux" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(20)} -pin  "INNER_LOOP:tf:mux" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(21)} -pin  "INNER_LOOP:tf:mux" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(22)} -pin  "INNER_LOOP:tf:mux" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(23)} -pin  "INNER_LOOP:tf:mux" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(24)} -pin  "INNER_LOOP:tf:mux" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(25)} -pin  "INNER_LOOP:tf:mux" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(26)} -pin  "INNER_LOOP:tf:mux" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(27)} -pin  "INNER_LOOP:tf:mux" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(28)} -pin  "INNER_LOOP:tf:mux" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(29)} -pin  "INNER_LOOP:tf:mux" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(30)} -pin  "INNER_LOOP:tf:mux" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {modulo_sub:qelse:mux.itm(31)} -pin  "INNER_LOOP:tf:mux" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/modulo_sub:qelse:mux.itm}
load net {fsm_output(5)} -pin  "INNER_LOOP:tf:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#44.itm}
load net {INNER_LOOP:tf:mux.itm(0)} -pin  "INNER_LOOP:tf:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(1)} -pin  "INNER_LOOP:tf:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(2)} -pin  "INNER_LOOP:tf:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(3)} -pin  "INNER_LOOP:tf:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(4)} -pin  "INNER_LOOP:tf:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(5)} -pin  "INNER_LOOP:tf:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(6)} -pin  "INNER_LOOP:tf:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(7)} -pin  "INNER_LOOP:tf:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(8)} -pin  "INNER_LOOP:tf:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(9)} -pin  "INNER_LOOP:tf:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(10)} -pin  "INNER_LOOP:tf:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(11)} -pin  "INNER_LOOP:tf:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(12)} -pin  "INNER_LOOP:tf:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(13)} -pin  "INNER_LOOP:tf:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(14)} -pin  "INNER_LOOP:tf:mux" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(15)} -pin  "INNER_LOOP:tf:mux" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(16)} -pin  "INNER_LOOP:tf:mux" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(17)} -pin  "INNER_LOOP:tf:mux" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(18)} -pin  "INNER_LOOP:tf:mux" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(19)} -pin  "INNER_LOOP:tf:mux" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(20)} -pin  "INNER_LOOP:tf:mux" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(21)} -pin  "INNER_LOOP:tf:mux" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(22)} -pin  "INNER_LOOP:tf:mux" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(23)} -pin  "INNER_LOOP:tf:mux" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(24)} -pin  "INNER_LOOP:tf:mux" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(25)} -pin  "INNER_LOOP:tf:mux" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(26)} -pin  "INNER_LOOP:tf:mux" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(27)} -pin  "INNER_LOOP:tf:mux" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(28)} -pin  "INNER_LOOP:tf:mux" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(29)} -pin  "INNER_LOOP:tf:mux" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(30)} -pin  "INNER_LOOP:tf:mux" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load net {INNER_LOOP:tf:mux.itm(31)} -pin  "INNER_LOOP:tf:mux" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux.itm}
load inst "INNER_LOOP:tf:mux#1" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2644 -attr oid 2640 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {INNER_LOOP:tf:asn.itm.1(0)} -pin  "INNER_LOOP:tf:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(1)} -pin  "INNER_LOOP:tf:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(2)} -pin  "INNER_LOOP:tf:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(3)} -pin  "INNER_LOOP:tf:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(4)} -pin  "INNER_LOOP:tf:mux#1" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(5)} -pin  "INNER_LOOP:tf:mux#1" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(6)} -pin  "INNER_LOOP:tf:mux#1" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(7)} -pin  "INNER_LOOP:tf:mux#1" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(8)} -pin  "INNER_LOOP:tf:mux#1" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(9)} -pin  "INNER_LOOP:tf:mux#1" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(10)} -pin  "INNER_LOOP:tf:mux#1" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(11)} -pin  "INNER_LOOP:tf:mux#1" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(12)} -pin  "INNER_LOOP:tf:mux#1" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(13)} -pin  "INNER_LOOP:tf:mux#1" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(14)} -pin  "INNER_LOOP:tf:mux#1" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(15)} -pin  "INNER_LOOP:tf:mux#1" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(16)} -pin  "INNER_LOOP:tf:mux#1" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(17)} -pin  "INNER_LOOP:tf:mux#1" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(18)} -pin  "INNER_LOOP:tf:mux#1" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(19)} -pin  "INNER_LOOP:tf:mux#1" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(20)} -pin  "INNER_LOOP:tf:mux#1" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(21)} -pin  "INNER_LOOP:tf:mux#1" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(22)} -pin  "INNER_LOOP:tf:mux#1" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(23)} -pin  "INNER_LOOP:tf:mux#1" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(24)} -pin  "INNER_LOOP:tf:mux#1" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(25)} -pin  "INNER_LOOP:tf:mux#1" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(26)} -pin  "INNER_LOOP:tf:mux#1" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(27)} -pin  "INNER_LOOP:tf:mux#1" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(28)} -pin  "INNER_LOOP:tf:mux#1" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(29)} -pin  "INNER_LOOP:tf:mux#1" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(30)} -pin  "INNER_LOOP:tf:mux#1" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf:asn.itm.1(31)} -pin  "INNER_LOOP:tf:mux#1" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:asn.itm.1}
load net {INNER_LOOP:tf_h:asn.itm(0)} -pin  "INNER_LOOP:tf:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(1)} -pin  "INNER_LOOP:tf:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(2)} -pin  "INNER_LOOP:tf:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(3)} -pin  "INNER_LOOP:tf:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(4)} -pin  "INNER_LOOP:tf:mux#1" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(5)} -pin  "INNER_LOOP:tf:mux#1" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(6)} -pin  "INNER_LOOP:tf:mux#1" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(7)} -pin  "INNER_LOOP:tf:mux#1" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(8)} -pin  "INNER_LOOP:tf:mux#1" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(9)} -pin  "INNER_LOOP:tf:mux#1" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(10)} -pin  "INNER_LOOP:tf:mux#1" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(11)} -pin  "INNER_LOOP:tf:mux#1" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(12)} -pin  "INNER_LOOP:tf:mux#1" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(13)} -pin  "INNER_LOOP:tf:mux#1" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(14)} -pin  "INNER_LOOP:tf:mux#1" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(15)} -pin  "INNER_LOOP:tf:mux#1" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(16)} -pin  "INNER_LOOP:tf:mux#1" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(17)} -pin  "INNER_LOOP:tf:mux#1" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(18)} -pin  "INNER_LOOP:tf:mux#1" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(19)} -pin  "INNER_LOOP:tf:mux#1" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(20)} -pin  "INNER_LOOP:tf:mux#1" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(21)} -pin  "INNER_LOOP:tf:mux#1" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(22)} -pin  "INNER_LOOP:tf:mux#1" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(23)} -pin  "INNER_LOOP:tf:mux#1" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(24)} -pin  "INNER_LOOP:tf:mux#1" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(25)} -pin  "INNER_LOOP:tf:mux#1" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(26)} -pin  "INNER_LOOP:tf:mux#1" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(27)} -pin  "INNER_LOOP:tf:mux#1" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(28)} -pin  "INNER_LOOP:tf:mux#1" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(29)} -pin  "INNER_LOOP:tf:mux#1" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(30)} -pin  "INNER_LOOP:tf:mux#1" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {INNER_LOOP:tf_h:asn.itm(31)} -pin  "INNER_LOOP:tf:mux#1" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf_h:asn.itm}
load net {fsm_output(5)} -pin  "INNER_LOOP:tf:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#43.itm}
load net {INNER_LOOP:tf:mux#1.itm(0)} -pin  "INNER_LOOP:tf:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(1)} -pin  "INNER_LOOP:tf:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(2)} -pin  "INNER_LOOP:tf:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(3)} -pin  "INNER_LOOP:tf:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(4)} -pin  "INNER_LOOP:tf:mux#1" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(5)} -pin  "INNER_LOOP:tf:mux#1" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(6)} -pin  "INNER_LOOP:tf:mux#1" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(7)} -pin  "INNER_LOOP:tf:mux#1" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(8)} -pin  "INNER_LOOP:tf:mux#1" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(9)} -pin  "INNER_LOOP:tf:mux#1" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(10)} -pin  "INNER_LOOP:tf:mux#1" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(11)} -pin  "INNER_LOOP:tf:mux#1" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(12)} -pin  "INNER_LOOP:tf:mux#1" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(13)} -pin  "INNER_LOOP:tf:mux#1" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(14)} -pin  "INNER_LOOP:tf:mux#1" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(15)} -pin  "INNER_LOOP:tf:mux#1" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(16)} -pin  "INNER_LOOP:tf:mux#1" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(17)} -pin  "INNER_LOOP:tf:mux#1" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(18)} -pin  "INNER_LOOP:tf:mux#1" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(19)} -pin  "INNER_LOOP:tf:mux#1" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(20)} -pin  "INNER_LOOP:tf:mux#1" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(21)} -pin  "INNER_LOOP:tf:mux#1" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(22)} -pin  "INNER_LOOP:tf:mux#1" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(23)} -pin  "INNER_LOOP:tf:mux#1" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(24)} -pin  "INNER_LOOP:tf:mux#1" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(25)} -pin  "INNER_LOOP:tf:mux#1" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(26)} -pin  "INNER_LOOP:tf:mux#1" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(27)} -pin  "INNER_LOOP:tf:mux#1" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(28)} -pin  "INNER_LOOP:tf:mux#1" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(29)} -pin  "INNER_LOOP:tf:mux#1" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(30)} -pin  "INNER_LOOP:tf:mux#1" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load net {INNER_LOOP:tf:mux#1.itm(31)} -pin  "INNER_LOOP:tf:mux#1" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:tf:mux#1.itm}
load inst "INNER_LOOP:k:not" "not(14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2645 -attr oid 2641 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(14)"
load net {INNER_LOOP:k:lshift.itm(0)} -pin  "INNER_LOOP:k:not" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(1)} -pin  "INNER_LOOP:k:not" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(2)} -pin  "INNER_LOOP:k:not" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(3)} -pin  "INNER_LOOP:k:not" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(4)} -pin  "INNER_LOOP:k:not" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(5)} -pin  "INNER_LOOP:k:not" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(6)} -pin  "INNER_LOOP:k:not" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(7)} -pin  "INNER_LOOP:k:not" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(8)} -pin  "INNER_LOOP:k:not" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(9)} -pin  "INNER_LOOP:k:not" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(10)} -pin  "INNER_LOOP:k:not" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(11)} -pin  "INNER_LOOP:k:not" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(12)} -pin  "INNER_LOOP:k:not" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:lshift.itm(13)} -pin  "INNER_LOOP:k:not" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:lshift.itm}
load net {INNER_LOOP:k:not.itm(0)} -pin  "INNER_LOOP:k:not" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(1)} -pin  "INNER_LOOP:k:not" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(2)} -pin  "INNER_LOOP:k:not" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(3)} -pin  "INNER_LOOP:k:not" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(4)} -pin  "INNER_LOOP:k:not" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(5)} -pin  "INNER_LOOP:k:not" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(6)} -pin  "INNER_LOOP:k:not" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(7)} -pin  "INNER_LOOP:k:not" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(8)} -pin  "INNER_LOOP:k:not" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(9)} -pin  "INNER_LOOP:k:not" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(10)} -pin  "INNER_LOOP:k:not" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(11)} -pin  "INNER_LOOP:k:not" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(12)} -pin  "INNER_LOOP:k:not" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(13)} -pin  "INNER_LOOP:k:not" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load inst "for:mux" "mux(2,14)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2646 -attr oid 2642 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux} -attr area 14.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(14,1,2)"
load net {vec:rsci.s_raddr.core(0)} -pin  "for:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(1)} -pin  "for:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(2)} -pin  "for:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(3)} -pin  "for:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(4)} -pin  "for:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(5)} -pin  "for:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(6)} -pin  "for:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(7)} -pin  "for:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(8)} -pin  "for:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {vec:rsci.s_raddr.core(9)} -pin  "for:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {GND} -pin  "for:mux" {A0(10)} -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {GND} -pin  "for:mux" {A0(11)} -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {GND} -pin  "for:mux" {A0(12)} -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {GND} -pin  "for:mux" {A0(13)} -attr @path {/ntt_flat/ntt_flat:core/conc.itm}
load net {INNER_LOOP:k:not.itm(0)} -pin  "for:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(1)} -pin  "for:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(2)} -pin  "for:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(3)} -pin  "for:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(4)} -pin  "for:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(5)} -pin  "for:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(6)} -pin  "for:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(7)} -pin  "for:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(8)} -pin  "for:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(9)} -pin  "for:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(10)} -pin  "for:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(11)} -pin  "for:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(12)} -pin  "for:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {INNER_LOOP:k:not.itm(13)} -pin  "for:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:k:not.itm}
load net {fsm_output(5)} -pin  "for:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#54.itm}
load net {for:mux.itm(0)} -pin  "for:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(1)} -pin  "for:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(2)} -pin  "for:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(3)} -pin  "for:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(4)} -pin  "for:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(5)} -pin  "for:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(6)} -pin  "for:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(7)} -pin  "for:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(8)} -pin  "for:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(9)} -pin  "for:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(10)} -pin  "for:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(11)} -pin  "for:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(12)} -pin  "for:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load net {for:mux.itm(13)} -pin  "for:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux.itm}
load inst "for:mux#11" "mux(2,9)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2647 -attr oid 2643 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11} -attr area 9.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(9,1,2)"
load net {PWR} -pin  "for:mux#11" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(1)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(2)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(3)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(4)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(5)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(6)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(7)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {GND} -pin  "for:mux#11" {A0(8)} -attr @path {/ntt_flat/ntt_flat:core/1#9}
load net {INNER_LOOP:k(13:0).sva.1(0)} -pin  "for:mux#11" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(1)} -pin  "for:mux#11" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(2)} -pin  "for:mux#11" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(3)} -pin  "for:mux#11" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(4)} -pin  "for:mux#11" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(5)} -pin  "for:mux#11" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(6)} -pin  "for:mux#11" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(7)} -pin  "for:mux#11" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {INNER_LOOP:k(13:0).sva.1(8)} -pin  "for:mux#11" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j:slc(INNER_LOOP:k(13:0).sva.1)(8-0).itm}
load net {fsm_output(5)} -pin  "for:mux#11" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#55.itm}
load net {for:mux#11.itm(0)} -pin  "for:mux#11" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(1)} -pin  "for:mux#11" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(2)} -pin  "for:mux#11" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(3)} -pin  "for:mux#11" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(4)} -pin  "for:mux#11" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(5)} -pin  "for:mux#11" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(6)} -pin  "for:mux#11" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(7)} -pin  "for:mux#11" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load net {for:mux#11.itm(8)} -pin  "for:mux#11" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/for:mux#11.itm}
load inst "not#35" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2648 -attr oid 2644 -attr @path {/ntt_flat/ntt_flat:core/not#35} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(1)} -pin  "not#35" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(1)#4.itm}
load net {not#35.itm} -pin  "not#35" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/not#35.itm}
load inst "for:or" "or(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2649 -attr oid 2645 -attr @path {/ntt_flat/ntt_flat:core/for:or} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_or(1,2)"
load net {not#35.itm} -pin  "for:or" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/not#35.itm}
load net {fsm_output(5)} -pin  "for:or" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#53.itm}
load net {for:or.itm} -pin  "for:or" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/for:or.itm}
load inst "operator>><20,false>:operator>><20,false>:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2650 -attr oid 2646 -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#15.itm}
load net {operator>><20,false>:operator>><20,false>:not.itm} -pin  "operator>><20,false>:operator>><20,false>:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:not.itm}
load inst "operator>><20,false>:operator>><20,false>:and" "and(2,9)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2651 -attr oid 2647 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and} -attr area 9.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(9,2)"
load net {INNER_LOOP:j(9:0).sva(8:0)(0)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(1)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(2)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(3)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(5)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(6)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(7)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {INNER_LOOP:j(9:0).sva(8:0)(8)} -pin  "operator>><20,false>:operator>><20,false>:and" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {fsm_output(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:exs.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(0)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(1)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(2)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(3)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(4)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(5)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(6)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(7)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load net {operator>><20,false>:operator>><20,false>:and.itm(8)} -pin  "operator>><20,false>:operator>><20,false>:and" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm}
load inst "operator>><20,false>:mux#1" "mux(2,4)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2652 -attr oid 2648 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1} -attr area 4.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(4,1,2)"
load net {STAGE_LOOP:i(3:0).sva(0)} -pin  "operator>><20,false>:mux#1" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(1)} -pin  "operator>><20,false>:mux#1" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(2)} -pin  "operator>><20,false>:mux#1" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {STAGE_LOOP:i(3:0).sva(3)} -pin  "operator>><20,false>:mux#1" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/STAGE_LOOP:i(3:0).sva}
load net {operator-<20,false>:acc.psp.sva(0)} -pin  "operator>><20,false>:mux#1" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(1)} -pin  "operator>><20,false>:mux#1" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(2)} -pin  "operator>><20,false>:mux#1" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {operator-<20,false>:acc.psp.sva(3)} -pin  "operator>><20,false>:mux#1" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>:acc.psp.sva}
load net {fsm_output(4)} -pin  "operator>><20,false>:mux#1" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#13.itm}
load net {operator>><20,false>:mux#1.itm(0)} -pin  "operator>><20,false>:mux#1" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(1)} -pin  "operator>><20,false>:mux#1" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(2)} -pin  "operator>><20,false>:mux#1" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load net {operator>><20,false>:mux#1.itm(3)} -pin  "operator>><20,false>:mux#1" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/operator>><20,false>:mux#1.itm}
load inst "operator-<20,false>#1:not" "not(1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2653 -attr oid 2649 -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>#1:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(1)"
load net {fsm_output(6)} -pin  "operator-<20,false>#1:not" {A(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(6)#6.itm}
load net {operator-<20,false>#1:not.itm} -pin  "operator-<20,false>#1:not" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/operator-<20,false>#1:not.itm}
load inst "butterFly:not#8" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2654 -attr oid 2650 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {p.sva(0)} -pin  "butterFly:not#8" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(1)} -pin  "butterFly:not#8" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(2)} -pin  "butterFly:not#8" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(3)} -pin  "butterFly:not#8" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(4)} -pin  "butterFly:not#8" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(5)} -pin  "butterFly:not#8" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(6)} -pin  "butterFly:not#8" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(7)} -pin  "butterFly:not#8" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(8)} -pin  "butterFly:not#8" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(9)} -pin  "butterFly:not#8" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(10)} -pin  "butterFly:not#8" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(11)} -pin  "butterFly:not#8" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(12)} -pin  "butterFly:not#8" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(13)} -pin  "butterFly:not#8" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(14)} -pin  "butterFly:not#8" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(15)} -pin  "butterFly:not#8" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(16)} -pin  "butterFly:not#8" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(17)} -pin  "butterFly:not#8" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(18)} -pin  "butterFly:not#8" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(19)} -pin  "butterFly:not#8" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(20)} -pin  "butterFly:not#8" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(21)} -pin  "butterFly:not#8" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(22)} -pin  "butterFly:not#8" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(23)} -pin  "butterFly:not#8" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(24)} -pin  "butterFly:not#8" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(25)} -pin  "butterFly:not#8" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(26)} -pin  "butterFly:not#8" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(27)} -pin  "butterFly:not#8" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(28)} -pin  "butterFly:not#8" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(29)} -pin  "butterFly:not#8" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(30)} -pin  "butterFly:not#8" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(31)} -pin  "butterFly:not#8" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {butterFly:not#8.itm(0)} -pin  "butterFly:not#8" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(1)} -pin  "butterFly:not#8" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(2)} -pin  "butterFly:not#8" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(3)} -pin  "butterFly:not#8" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(4)} -pin  "butterFly:not#8" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(5)} -pin  "butterFly:not#8" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(6)} -pin  "butterFly:not#8" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(7)} -pin  "butterFly:not#8" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(8)} -pin  "butterFly:not#8" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(9)} -pin  "butterFly:not#8" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(10)} -pin  "butterFly:not#8" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(11)} -pin  "butterFly:not#8" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(12)} -pin  "butterFly:not#8" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(13)} -pin  "butterFly:not#8" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(14)} -pin  "butterFly:not#8" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(15)} -pin  "butterFly:not#8" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(16)} -pin  "butterFly:not#8" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(17)} -pin  "butterFly:not#8" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(18)} -pin  "butterFly:not#8" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(19)} -pin  "butterFly:not#8" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(20)} -pin  "butterFly:not#8" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(21)} -pin  "butterFly:not#8" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(22)} -pin  "butterFly:not#8" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(23)} -pin  "butterFly:not#8" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(24)} -pin  "butterFly:not#8" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(25)} -pin  "butterFly:not#8" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(26)} -pin  "butterFly:not#8" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(27)} -pin  "butterFly:not#8" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(28)} -pin  "butterFly:not#8" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(29)} -pin  "butterFly:not#8" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(30)} -pin  "butterFly:not#8" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(31)} -pin  "butterFly:not#8" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load inst "mult:z_:not" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2655 -attr oid 2651 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {mult:z_:asn.itm.1(0)} -pin  "mult:z_:not" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(1)} -pin  "mult:z_:not" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(2)} -pin  "mult:z_:not" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(3)} -pin  "mult:z_:not" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(4)} -pin  "mult:z_:not" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(5)} -pin  "mult:z_:not" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(6)} -pin  "mult:z_:not" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(7)} -pin  "mult:z_:not" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(8)} -pin  "mult:z_:not" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(9)} -pin  "mult:z_:not" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(10)} -pin  "mult:z_:not" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(11)} -pin  "mult:z_:not" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(12)} -pin  "mult:z_:not" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(13)} -pin  "mult:z_:not" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(14)} -pin  "mult:z_:not" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(15)} -pin  "mult:z_:not" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(16)} -pin  "mult:z_:not" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(17)} -pin  "mult:z_:not" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(18)} -pin  "mult:z_:not" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(19)} -pin  "mult:z_:not" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(20)} -pin  "mult:z_:not" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(21)} -pin  "mult:z_:not" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(22)} -pin  "mult:z_:not" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(23)} -pin  "mult:z_:not" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(24)} -pin  "mult:z_:not" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(25)} -pin  "mult:z_:not" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(26)} -pin  "mult:z_:not" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(27)} -pin  "mult:z_:not" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(28)} -pin  "mult:z_:not" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(29)} -pin  "mult:z_:not" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(30)} -pin  "mult:z_:not" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:asn.itm.1(31)} -pin  "mult:z_:not" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:asn.itm.1}
load net {mult:z_:not.itm(0)} -pin  "mult:z_:not" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(1)} -pin  "mult:z_:not" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(2)} -pin  "mult:z_:not" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(3)} -pin  "mult:z_:not" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(4)} -pin  "mult:z_:not" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(5)} -pin  "mult:z_:not" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(6)} -pin  "mult:z_:not" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(7)} -pin  "mult:z_:not" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(8)} -pin  "mult:z_:not" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(9)} -pin  "mult:z_:not" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(10)} -pin  "mult:z_:not" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(11)} -pin  "mult:z_:not" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(12)} -pin  "mult:z_:not" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(13)} -pin  "mult:z_:not" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(14)} -pin  "mult:z_:not" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(15)} -pin  "mult:z_:not" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(16)} -pin  "mult:z_:not" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(17)} -pin  "mult:z_:not" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(18)} -pin  "mult:z_:not" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(19)} -pin  "mult:z_:not" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(20)} -pin  "mult:z_:not" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(21)} -pin  "mult:z_:not" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(22)} -pin  "mult:z_:not" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(23)} -pin  "mult:z_:not" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(24)} -pin  "mult:z_:not" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(25)} -pin  "mult:z_:not" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(26)} -pin  "mult:z_:not" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(27)} -pin  "mult:z_:not" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(28)} -pin  "mult:z_:not" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(29)} -pin  "mult:z_:not" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(30)} -pin  "mult:z_:not" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(31)} -pin  "mult:z_:not" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load inst "mult:if:mux" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2656 -attr oid 2652 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {butterFly:not#8.itm(0)} -pin  "mult:if:mux" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(1)} -pin  "mult:if:mux" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(2)} -pin  "mult:if:mux" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(3)} -pin  "mult:if:mux" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(4)} -pin  "mult:if:mux" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(5)} -pin  "mult:if:mux" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(6)} -pin  "mult:if:mux" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(7)} -pin  "mult:if:mux" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(8)} -pin  "mult:if:mux" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(9)} -pin  "mult:if:mux" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(10)} -pin  "mult:if:mux" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(11)} -pin  "mult:if:mux" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(12)} -pin  "mult:if:mux" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(13)} -pin  "mult:if:mux" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(14)} -pin  "mult:if:mux" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(15)} -pin  "mult:if:mux" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(16)} -pin  "mult:if:mux" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(17)} -pin  "mult:if:mux" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(18)} -pin  "mult:if:mux" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(19)} -pin  "mult:if:mux" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(20)} -pin  "mult:if:mux" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(21)} -pin  "mult:if:mux" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(22)} -pin  "mult:if:mux" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(23)} -pin  "mult:if:mux" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(24)} -pin  "mult:if:mux" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(25)} -pin  "mult:if:mux" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(26)} -pin  "mult:if:mux" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(27)} -pin  "mult:if:mux" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(28)} -pin  "mult:if:mux" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(29)} -pin  "mult:if:mux" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(30)} -pin  "mult:if:mux" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {butterFly:not#8.itm(31)} -pin  "mult:if:mux" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#8.itm}
load net {mult:z_:not.itm(0)} -pin  "mult:if:mux" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(1)} -pin  "mult:if:mux" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(2)} -pin  "mult:if:mux" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(3)} -pin  "mult:if:mux" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(4)} -pin  "mult:if:mux" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(5)} -pin  "mult:if:mux" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(6)} -pin  "mult:if:mux" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(7)} -pin  "mult:if:mux" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(8)} -pin  "mult:if:mux" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(9)} -pin  "mult:if:mux" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(10)} -pin  "mult:if:mux" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(11)} -pin  "mult:if:mux" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(12)} -pin  "mult:if:mux" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(13)} -pin  "mult:if:mux" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(14)} -pin  "mult:if:mux" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(15)} -pin  "mult:if:mux" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(16)} -pin  "mult:if:mux" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(17)} -pin  "mult:if:mux" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(18)} -pin  "mult:if:mux" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(19)} -pin  "mult:if:mux" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(20)} -pin  "mult:if:mux" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(21)} -pin  "mult:if:mux" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(22)} -pin  "mult:if:mux" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(23)} -pin  "mult:if:mux" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(24)} -pin  "mult:if:mux" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(25)} -pin  "mult:if:mux" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(26)} -pin  "mult:if:mux" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(27)} -pin  "mult:if:mux" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(28)} -pin  "mult:if:mux" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(29)} -pin  "mult:if:mux" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(30)} -pin  "mult:if:mux" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {mult:z_:not.itm(31)} -pin  "mult:if:mux" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:z_:not.itm}
load net {fsm_output(4)} -pin  "mult:if:mux" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(4)#11.itm}
load net {mult:if:mux.itm(0)} -pin  "mult:if:mux" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(1)} -pin  "mult:if:mux" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(2)} -pin  "mult:if:mux" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(3)} -pin  "mult:if:mux" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(4)} -pin  "mult:if:mux" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(5)} -pin  "mult:if:mux" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(6)} -pin  "mult:if:mux" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(7)} -pin  "mult:if:mux" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(8)} -pin  "mult:if:mux" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(9)} -pin  "mult:if:mux" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(10)} -pin  "mult:if:mux" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(11)} -pin  "mult:if:mux" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(12)} -pin  "mult:if:mux" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(13)} -pin  "mult:if:mux" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(14)} -pin  "mult:if:mux" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(15)} -pin  "mult:if:mux" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(16)} -pin  "mult:if:mux" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(17)} -pin  "mult:if:mux" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(18)} -pin  "mult:if:mux" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(19)} -pin  "mult:if:mux" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(20)} -pin  "mult:if:mux" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(21)} -pin  "mult:if:mux" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(22)} -pin  "mult:if:mux" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(23)} -pin  "mult:if:mux" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(24)} -pin  "mult:if:mux" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(25)} -pin  "mult:if:mux" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(26)} -pin  "mult:if:mux" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(27)} -pin  "mult:if:mux" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(28)} -pin  "mult:if:mux" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(29)} -pin  "mult:if:mux" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(30)} -pin  "mult:if:mux" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load net {mult:if:mux.itm(31)} -pin  "mult:if:mux" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/mult:if:mux.itm}
load inst "butterFly:f2:not" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2657 -attr oid 2653 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {result:rsci.s_din.mxwt(0)} -pin  "butterFly:f2:not" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(1)} -pin  "butterFly:f2:not" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(2)} -pin  "butterFly:f2:not" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(3)} -pin  "butterFly:f2:not" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(4)} -pin  "butterFly:f2:not" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(5)} -pin  "butterFly:f2:not" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(6)} -pin  "butterFly:f2:not" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(7)} -pin  "butterFly:f2:not" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(8)} -pin  "butterFly:f2:not" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(9)} -pin  "butterFly:f2:not" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(10)} -pin  "butterFly:f2:not" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(11)} -pin  "butterFly:f2:not" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(12)} -pin  "butterFly:f2:not" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(13)} -pin  "butterFly:f2:not" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(14)} -pin  "butterFly:f2:not" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(15)} -pin  "butterFly:f2:not" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(16)} -pin  "butterFly:f2:not" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(17)} -pin  "butterFly:f2:not" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(18)} -pin  "butterFly:f2:not" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(19)} -pin  "butterFly:f2:not" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(20)} -pin  "butterFly:f2:not" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(21)} -pin  "butterFly:f2:not" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(22)} -pin  "butterFly:f2:not" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(23)} -pin  "butterFly:f2:not" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(24)} -pin  "butterFly:f2:not" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(25)} -pin  "butterFly:f2:not" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(26)} -pin  "butterFly:f2:not" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(27)} -pin  "butterFly:f2:not" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(28)} -pin  "butterFly:f2:not" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(29)} -pin  "butterFly:f2:not" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(30)} -pin  "butterFly:f2:not" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {result:rsci.s_din.mxwt(31)} -pin  "butterFly:f2:not" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/result:rsci.s_din.mxwt}
load net {butterFly:f2:not.itm(0)} -pin  "butterFly:f2:not" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(1)} -pin  "butterFly:f2:not" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(2)} -pin  "butterFly:f2:not" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(3)} -pin  "butterFly:f2:not" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(4)} -pin  "butterFly:f2:not" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(5)} -pin  "butterFly:f2:not" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(6)} -pin  "butterFly:f2:not" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(7)} -pin  "butterFly:f2:not" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(8)} -pin  "butterFly:f2:not" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(9)} -pin  "butterFly:f2:not" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(10)} -pin  "butterFly:f2:not" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(11)} -pin  "butterFly:f2:not" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(12)} -pin  "butterFly:f2:not" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(13)} -pin  "butterFly:f2:not" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(14)} -pin  "butterFly:f2:not" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(15)} -pin  "butterFly:f2:not" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(16)} -pin  "butterFly:f2:not" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(17)} -pin  "butterFly:f2:not" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(18)} -pin  "butterFly:f2:not" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(19)} -pin  "butterFly:f2:not" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(20)} -pin  "butterFly:f2:not" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(21)} -pin  "butterFly:f2:not" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(22)} -pin  "butterFly:f2:not" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(23)} -pin  "butterFly:f2:not" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(24)} -pin  "butterFly:f2:not" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(25)} -pin  "butterFly:f2:not" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(26)} -pin  "butterFly:f2:not" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(27)} -pin  "butterFly:f2:not" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(28)} -pin  "butterFly:f2:not" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(29)} -pin  "butterFly:f2:not" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(30)} -pin  "butterFly:f2:not" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(31)} -pin  "butterFly:f2:not" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load inst "butterFly:not#6" "not(32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2658 -attr oid 2654 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6} -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_not(32)"
load net {p.sva(0)} -pin  "butterFly:not#6" {A(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(1)} -pin  "butterFly:not#6" {A(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(2)} -pin  "butterFly:not#6" {A(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(3)} -pin  "butterFly:not#6" {A(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(4)} -pin  "butterFly:not#6" {A(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(5)} -pin  "butterFly:not#6" {A(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(6)} -pin  "butterFly:not#6" {A(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(7)} -pin  "butterFly:not#6" {A(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(8)} -pin  "butterFly:not#6" {A(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(9)} -pin  "butterFly:not#6" {A(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(10)} -pin  "butterFly:not#6" {A(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(11)} -pin  "butterFly:not#6" {A(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(12)} -pin  "butterFly:not#6" {A(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(13)} -pin  "butterFly:not#6" {A(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(14)} -pin  "butterFly:not#6" {A(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(15)} -pin  "butterFly:not#6" {A(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(16)} -pin  "butterFly:not#6" {A(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(17)} -pin  "butterFly:not#6" {A(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(18)} -pin  "butterFly:not#6" {A(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(19)} -pin  "butterFly:not#6" {A(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(20)} -pin  "butterFly:not#6" {A(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(21)} -pin  "butterFly:not#6" {A(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(22)} -pin  "butterFly:not#6" {A(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(23)} -pin  "butterFly:not#6" {A(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(24)} -pin  "butterFly:not#6" {A(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(25)} -pin  "butterFly:not#6" {A(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(26)} -pin  "butterFly:not#6" {A(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(27)} -pin  "butterFly:not#6" {A(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(28)} -pin  "butterFly:not#6" {A(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(29)} -pin  "butterFly:not#6" {A(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(30)} -pin  "butterFly:not#6" {A(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {p.sva(31)} -pin  "butterFly:not#6" {A(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/p.sva}
load net {butterFly:not#6.itm(0)} -pin  "butterFly:not#6" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(1)} -pin  "butterFly:not#6" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(2)} -pin  "butterFly:not#6" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(3)} -pin  "butterFly:not#6" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(4)} -pin  "butterFly:not#6" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(5)} -pin  "butterFly:not#6" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(6)} -pin  "butterFly:not#6" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(7)} -pin  "butterFly:not#6" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(8)} -pin  "butterFly:not#6" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(9)} -pin  "butterFly:not#6" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(10)} -pin  "butterFly:not#6" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(11)} -pin  "butterFly:not#6" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(12)} -pin  "butterFly:not#6" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(13)} -pin  "butterFly:not#6" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(14)} -pin  "butterFly:not#6" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(15)} -pin  "butterFly:not#6" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(16)} -pin  "butterFly:not#6" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(17)} -pin  "butterFly:not#6" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(18)} -pin  "butterFly:not#6" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(19)} -pin  "butterFly:not#6" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(20)} -pin  "butterFly:not#6" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(21)} -pin  "butterFly:not#6" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(22)} -pin  "butterFly:not#6" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(23)} -pin  "butterFly:not#6" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(24)} -pin  "butterFly:not#6" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(25)} -pin  "butterFly:not#6" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(26)} -pin  "butterFly:not#6" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(27)} -pin  "butterFly:not#6" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(28)} -pin  "butterFly:not#6" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(29)} -pin  "butterFly:not#6" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(30)} -pin  "butterFly:not#6" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(31)} -pin  "butterFly:not#6" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load inst "butterFly:mux#9" "mux(2,32)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2659 -attr oid 2655 -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9} -attr area 32.001000 -attr delay 0.090000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mux(32,1,2)"
load net {butterFly:f2:not.itm(0)} -pin  "butterFly:mux#9" {A0(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(1)} -pin  "butterFly:mux#9" {A0(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(2)} -pin  "butterFly:mux#9" {A0(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(3)} -pin  "butterFly:mux#9" {A0(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(4)} -pin  "butterFly:mux#9" {A0(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(5)} -pin  "butterFly:mux#9" {A0(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(6)} -pin  "butterFly:mux#9" {A0(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(7)} -pin  "butterFly:mux#9" {A0(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(8)} -pin  "butterFly:mux#9" {A0(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(9)} -pin  "butterFly:mux#9" {A0(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(10)} -pin  "butterFly:mux#9" {A0(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(11)} -pin  "butterFly:mux#9" {A0(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(12)} -pin  "butterFly:mux#9" {A0(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(13)} -pin  "butterFly:mux#9" {A0(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(14)} -pin  "butterFly:mux#9" {A0(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(15)} -pin  "butterFly:mux#9" {A0(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(16)} -pin  "butterFly:mux#9" {A0(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(17)} -pin  "butterFly:mux#9" {A0(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(18)} -pin  "butterFly:mux#9" {A0(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(19)} -pin  "butterFly:mux#9" {A0(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(20)} -pin  "butterFly:mux#9" {A0(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(21)} -pin  "butterFly:mux#9" {A0(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(22)} -pin  "butterFly:mux#9" {A0(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(23)} -pin  "butterFly:mux#9" {A0(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(24)} -pin  "butterFly:mux#9" {A0(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(25)} -pin  "butterFly:mux#9" {A0(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(26)} -pin  "butterFly:mux#9" {A0(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(27)} -pin  "butterFly:mux#9" {A0(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(28)} -pin  "butterFly:mux#9" {A0(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(29)} -pin  "butterFly:mux#9" {A0(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(30)} -pin  "butterFly:mux#9" {A0(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:f2:not.itm(31)} -pin  "butterFly:mux#9" {A0(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:f2:not.itm}
load net {butterFly:not#6.itm(0)} -pin  "butterFly:mux#9" {A1(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(1)} -pin  "butterFly:mux#9" {A1(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(2)} -pin  "butterFly:mux#9" {A1(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(3)} -pin  "butterFly:mux#9" {A1(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(4)} -pin  "butterFly:mux#9" {A1(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(5)} -pin  "butterFly:mux#9" {A1(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(6)} -pin  "butterFly:mux#9" {A1(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(7)} -pin  "butterFly:mux#9" {A1(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(8)} -pin  "butterFly:mux#9" {A1(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(9)} -pin  "butterFly:mux#9" {A1(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(10)} -pin  "butterFly:mux#9" {A1(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(11)} -pin  "butterFly:mux#9" {A1(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(12)} -pin  "butterFly:mux#9" {A1(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(13)} -pin  "butterFly:mux#9" {A1(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(14)} -pin  "butterFly:mux#9" {A1(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(15)} -pin  "butterFly:mux#9" {A1(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(16)} -pin  "butterFly:mux#9" {A1(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(17)} -pin  "butterFly:mux#9" {A1(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(18)} -pin  "butterFly:mux#9" {A1(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(19)} -pin  "butterFly:mux#9" {A1(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(20)} -pin  "butterFly:mux#9" {A1(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(21)} -pin  "butterFly:mux#9" {A1(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(22)} -pin  "butterFly:mux#9" {A1(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(23)} -pin  "butterFly:mux#9" {A1(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(24)} -pin  "butterFly:mux#9" {A1(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(25)} -pin  "butterFly:mux#9" {A1(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(26)} -pin  "butterFly:mux#9" {A1(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(27)} -pin  "butterFly:mux#9" {A1(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(28)} -pin  "butterFly:mux#9" {A1(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(29)} -pin  "butterFly:mux#9" {A1(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(30)} -pin  "butterFly:mux#9" {A1(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {butterFly:not#6.itm(31)} -pin  "butterFly:mux#9" {A1(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:not#6.itm}
load net {fsm_output(5)} -pin  "butterFly:mux#9" {S(0)} -attr @path {/ntt_flat/ntt_flat:core/slc(fsm_output)(5)#52.itm}
load net {butterFly:mux#9.itm(0)} -pin  "butterFly:mux#9" {Z(0)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(1)} -pin  "butterFly:mux#9" {Z(1)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(2)} -pin  "butterFly:mux#9" {Z(2)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(3)} -pin  "butterFly:mux#9" {Z(3)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(4)} -pin  "butterFly:mux#9" {Z(4)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(5)} -pin  "butterFly:mux#9" {Z(5)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(6)} -pin  "butterFly:mux#9" {Z(6)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(7)} -pin  "butterFly:mux#9" {Z(7)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(8)} -pin  "butterFly:mux#9" {Z(8)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(9)} -pin  "butterFly:mux#9" {Z(9)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(10)} -pin  "butterFly:mux#9" {Z(10)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(11)} -pin  "butterFly:mux#9" {Z(11)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(12)} -pin  "butterFly:mux#9" {Z(12)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(13)} -pin  "butterFly:mux#9" {Z(13)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(14)} -pin  "butterFly:mux#9" {Z(14)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(15)} -pin  "butterFly:mux#9" {Z(15)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(16)} -pin  "butterFly:mux#9" {Z(16)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(17)} -pin  "butterFly:mux#9" {Z(17)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(18)} -pin  "butterFly:mux#9" {Z(18)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(19)} -pin  "butterFly:mux#9" {Z(19)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(20)} -pin  "butterFly:mux#9" {Z(20)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(21)} -pin  "butterFly:mux#9" {Z(21)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(22)} -pin  "butterFly:mux#9" {Z(22)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(23)} -pin  "butterFly:mux#9" {Z(23)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(24)} -pin  "butterFly:mux#9" {Z(24)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(25)} -pin  "butterFly:mux#9" {Z(25)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(26)} -pin  "butterFly:mux#9" {Z(26)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(27)} -pin  "butterFly:mux#9" {Z(27)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(28)} -pin  "butterFly:mux#9" {Z(28)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(29)} -pin  "butterFly:mux#9" {Z(29)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(30)} -pin  "butterFly:mux#9" {Z(30)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load net {butterFly:mux#9.itm(31)} -pin  "butterFly:mux#9" {Z(31)} -attr vt d -attr @path {/ntt_flat/ntt_flat:core/butterFly:mux#9.itm}
load inst "nor#7" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2660 -attr oid 2656 -attr @path {/ntt_flat/ntt_flat:core/nor#7} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP.stage_0.5} -pin  "nor#7" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.5}
load net {INNER_LOOP.stage_0.6} -pin  "nor#7" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.6}
load net {nor#7.itm} -pin  "nor#7" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#7.itm}
load inst "nor#8" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2661 -attr oid 2657 -attr @path {/ntt_flat/ntt_flat:core/nor#8} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP.stage_0.7} -pin  "nor#8" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.7}
load net {INNER_LOOP.stage_0.3} -pin  "nor#8" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.3}
load net {nor#8.itm} -pin  "nor#8" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#8.itm}
load inst "nor#9" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2662 -attr oid 2658 -attr @path {/ntt_flat/ntt_flat:core/nor#9} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP.stage_0.4} -pin  "nor#9" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.4}
load net {INNER_LOOP.stage_0.1} -pin  "nor#9" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.1}
load net {nor#9.itm} -pin  "nor#9" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#9.itm}
load inst "nor#10" "nor(2,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2663 -attr oid 2659 -attr @path {/ntt_flat/ntt_flat:core/nor#10} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_nor(1,2)"
load net {INNER_LOOP.stage_0} -pin  "nor#10" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0}
load net {INNER_LOOP.stage_0.2} -pin  "nor#10" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/INNER_LOOP.stage_0.2}
load net {nor#10.itm} -pin  "nor#10" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#10.itm}
load inst "and#14" "and(4,1)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2664 -attr oid 2660 -attr @path {/ntt_flat/ntt_flat:core/and#14} -attr area 1.000000 -attr delay 0.560000 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_and(1,4)"
load net {nor#7.itm} -pin  "and#14" {A0(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#7.itm}
load net {nor#8.itm} -pin  "and#14" {A1(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#8.itm}
load net {nor#9.itm} -pin  "and#14" {A2(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#9.itm}
load net {nor#10.itm} -pin  "and#14" {A3(0)} -attr @path {/ntt_flat/ntt_flat:core/nor#10.itm}
load net {and#14.itm} -pin  "and#14" {Z(0)} -attr @path {/ntt_flat/ntt_flat:core/and#14.itm}
### END MODULE 

module new "ntt_flat" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2665 -attr oid 2661 -attr vt d -attr @path {/ntt_flat/clk}
load port {rst} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2666 -attr oid 2662 -attr vt d -attr @path {/ntt_flat/rst}
load port {vec:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2667 -attr oid 2663 -attr vt d -attr @path {/ntt_flat/vec:rsc.s_tdone}
load port {vec:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2668 -attr oid 2664 -attr vt d -attr @path {/ntt_flat/vec:rsc.tr_write_done}
load port {vec:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2669 -attr oid 2665 -attr vt d -attr @path {/ntt_flat/vec:rsc.RREADY}
load port {vec:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2670 -attr oid 2666 -attr vt d -attr @path {/ntt_flat/vec:rsc.RVALID}
load port {vec:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2671 -attr oid 2667 -attr vt d -attr @path {/ntt_flat/vec:rsc.RUSER}
load port {vec:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2672 -attr oid 2668 -attr vt d -attr @path {/ntt_flat/vec:rsc.RLAST}
load portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2673 -attr oid 2669 -attr vt d -attr @path {/ntt_flat/vec:rsc.RRESP}
load portBus vec:rsc.RDATA(31:0) output 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2674 -attr oid 2670 -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load port {vec:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2675 -attr oid 2671 -attr vt d -attr @path {/ntt_flat/vec:rsc.RID}
load port {vec:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2676 -attr oid 2672 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARREADY}
load port {vec:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2677 -attr oid 2673 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARVALID}
load port {vec:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2678 -attr oid 2674 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARUSER}
load portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2679 -attr oid 2675 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARREGION}
load portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2680 -attr oid 2676 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARQOS}
load portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2681 -attr oid 2677 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARPROT}
load portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2682 -attr oid 2678 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load port {vec:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2683 -attr oid 2679 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARLOCK}
load portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2684 -attr oid 2680 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARBURST}
load portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2685 -attr oid 2681 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2686 -attr oid 2682 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARLEN}
load portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2687 -attr oid 2683 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARADDR}
load port {vec:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2688 -attr oid 2684 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARID}
load port {vec:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2689 -attr oid 2685 -attr vt d -attr @path {/ntt_flat/vec:rsc.BREADY}
load port {vec:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2690 -attr oid 2686 -attr vt d -attr @path {/ntt_flat/vec:rsc.BVALID}
load port {vec:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2691 -attr oid 2687 -attr vt d -attr @path {/ntt_flat/vec:rsc.BUSER}
load portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2692 -attr oid 2688 -attr vt d -attr @path {/ntt_flat/vec:rsc.BRESP}
load port {vec:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2693 -attr oid 2689 -attr vt d -attr @path {/ntt_flat/vec:rsc.BID}
load port {vec:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2694 -attr oid 2690 -attr vt d -attr @path {/ntt_flat/vec:rsc.WREADY}
load port {vec:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2695 -attr oid 2691 -attr vt d -attr @path {/ntt_flat/vec:rsc.WVALID}
load port {vec:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2696 -attr oid 2692 -attr vt d -attr @path {/ntt_flat/vec:rsc.WUSER}
load port {vec:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2697 -attr oid 2693 -attr vt d -attr @path {/ntt_flat/vec:rsc.WLAST}
load portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2698 -attr oid 2694 -attr vt d -attr @path {/ntt_flat/vec:rsc.WSTRB}
load portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2699 -attr oid 2695 -attr vt d -attr @path {/ntt_flat/vec:rsc.WDATA}
load port {vec:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2700 -attr oid 2696 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWREADY}
load port {vec:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2701 -attr oid 2697 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWVALID}
load port {vec:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2702 -attr oid 2698 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWUSER}
load portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2703 -attr oid 2699 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWREGION}
load portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2704 -attr oid 2700 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWQOS}
load portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2705 -attr oid 2701 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWPROT}
load portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2706 -attr oid 2702 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load port {vec:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2707 -attr oid 2703 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWLOCK}
load portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2708 -attr oid 2704 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWBURST}
load portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2709 -attr oid 2705 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2710 -attr oid 2706 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWLEN}
load portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2711 -attr oid 2707 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWADDR}
load port {vec:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2712 -attr oid 2708 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWID}
load port {vec:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2713 -attr oid 2709 -attr vt d -attr @path {/ntt_flat/vec:rsc.triosy.lz}
load portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2714 -attr oid 2710 -attr vt d -attr @path {/ntt_flat/p:rsc.dat}
load port {p:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2715 -attr oid 2711 -attr vt d -attr @path {/ntt_flat/p:rsc.triosy.lz}
load portBus r:rsc.dat(31:0) input 32 {r:rsc.dat(31)} {r:rsc.dat(30)} {r:rsc.dat(29)} {r:rsc.dat(28)} {r:rsc.dat(27)} {r:rsc.dat(26)} {r:rsc.dat(25)} {r:rsc.dat(24)} {r:rsc.dat(23)} {r:rsc.dat(22)} {r:rsc.dat(21)} {r:rsc.dat(20)} {r:rsc.dat(19)} {r:rsc.dat(18)} {r:rsc.dat(17)} {r:rsc.dat(16)} {r:rsc.dat(15)} {r:rsc.dat(14)} {r:rsc.dat(13)} {r:rsc.dat(12)} {r:rsc.dat(11)} {r:rsc.dat(10)} {r:rsc.dat(9)} {r:rsc.dat(8)} {r:rsc.dat(7)} {r:rsc.dat(6)} {r:rsc.dat(5)} {r:rsc.dat(4)} {r:rsc.dat(3)} {r:rsc.dat(2)} {r:rsc.dat(1)} {r:rsc.dat(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2716 -attr oid 2712 -attr vt d -attr @path {/ntt_flat/r:rsc.dat}
load port {r:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2717 -attr oid 2713 -attr vt d -attr @path {/ntt_flat/r:rsc.triosy.lz}
load port {twiddle:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2718 -attr oid 2714 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.s_tdone}
load port {twiddle:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2719 -attr oid 2715 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.tr_write_done}
load port {twiddle:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2720 -attr oid 2716 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RREADY}
load port {twiddle:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2721 -attr oid 2717 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RVALID}
load port {twiddle:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2722 -attr oid 2718 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RUSER}
load port {twiddle:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2723 -attr oid 2719 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RLAST}
load portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2724 -attr oid 2720 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load portBus twiddle:rsc.RDATA(31:0) output 32 {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2725 -attr oid 2721 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load port {twiddle:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2726 -attr oid 2722 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RID}
load port {twiddle:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2727 -attr oid 2723 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARREADY}
load port {twiddle:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2728 -attr oid 2724 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARVALID}
load port {twiddle:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2729 -attr oid 2725 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARUSER}
load portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2730 -attr oid 2726 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2731 -attr oid 2727 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2732 -attr oid 2728 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2733 -attr oid 2729 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load port {twiddle:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2734 -attr oid 2730 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARLOCK}
load portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2735 -attr oid 2731 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARBURST}
load portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2736 -attr oid 2732 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2737 -attr oid 2733 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2738 -attr oid 2734 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load port {twiddle:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2739 -attr oid 2735 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARID}
load port {twiddle:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2740 -attr oid 2736 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BREADY}
load port {twiddle:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2741 -attr oid 2737 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BVALID}
load port {twiddle:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2742 -attr oid 2738 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BUSER}
load portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2743 -attr oid 2739 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load port {twiddle:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2744 -attr oid 2740 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BID}
load port {twiddle:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2745 -attr oid 2741 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WREADY}
load port {twiddle:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2746 -attr oid 2742 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WVALID}
load port {twiddle:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2747 -attr oid 2743 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WUSER}
load port {twiddle:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2748 -attr oid 2744 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WLAST}
load portBus twiddle:rsc.WSTRB(3:0) input 4 {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2749 -attr oid 2745 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load portBus twiddle:rsc.WDATA(31:0) input 32 {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2750 -attr oid 2746 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load port {twiddle:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2751 -attr oid 2747 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWREADY}
load port {twiddle:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2752 -attr oid 2748 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWVALID}
load port {twiddle:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2753 -attr oid 2749 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWUSER}
load portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2754 -attr oid 2750 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2755 -attr oid 2751 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2756 -attr oid 2752 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2757 -attr oid 2753 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load port {twiddle:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2758 -attr oid 2754 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWLOCK}
load portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2759 -attr oid 2755 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWBURST}
load portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2760 -attr oid 2756 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2761 -attr oid 2757 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2762 -attr oid 2758 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load port {twiddle:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2763 -attr oid 2759 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWID}
load port {twiddle:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2764 -attr oid 2760 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.triosy.lz}
load port {twiddle_h:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2765 -attr oid 2761 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.s_tdone}
load port {twiddle_h:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2766 -attr oid 2762 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.tr_write_done}
load port {twiddle_h:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2767 -attr oid 2763 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RREADY}
load port {twiddle_h:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2768 -attr oid 2764 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RVALID}
load port {twiddle_h:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2769 -attr oid 2765 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RUSER}
load port {twiddle_h:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2770 -attr oid 2766 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RLAST}
load portBus twiddle_h:rsc.RRESP(1:0) output 2 {twiddle_h:rsc.RRESP(1)} {twiddle_h:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2771 -attr oid 2767 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load portBus twiddle_h:rsc.RDATA(31:0) output 32 {twiddle_h:rsc.RDATA(31)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2772 -attr oid 2768 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load port {twiddle_h:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2773 -attr oid 2769 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RID}
load port {twiddle_h:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2774 -attr oid 2770 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARREADY}
load port {twiddle_h:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2775 -attr oid 2771 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARVALID}
load port {twiddle_h:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2776 -attr oid 2772 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARUSER}
load portBus twiddle_h:rsc.ARREGION(3:0) input 4 {twiddle_h:rsc.ARREGION(3)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2777 -attr oid 2773 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load portBus twiddle_h:rsc.ARQOS(3:0) input 4 {twiddle_h:rsc.ARQOS(3)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2778 -attr oid 2774 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load portBus twiddle_h:rsc.ARPROT(2:0) input 3 {twiddle_h:rsc.ARPROT(2)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2779 -attr oid 2775 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load portBus twiddle_h:rsc.ARCACHE(3:0) input 4 {twiddle_h:rsc.ARCACHE(3)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2780 -attr oid 2776 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load port {twiddle_h:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2781 -attr oid 2777 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARLOCK}
load portBus twiddle_h:rsc.ARBURST(1:0) input 2 {twiddle_h:rsc.ARBURST(1)} {twiddle_h:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2782 -attr oid 2778 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARBURST}
load portBus twiddle_h:rsc.ARSIZE(2:0) input 3 {twiddle_h:rsc.ARSIZE(2)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2783 -attr oid 2779 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load portBus twiddle_h:rsc.ARLEN(7:0) input 8 {twiddle_h:rsc.ARLEN(7)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2784 -attr oid 2780 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load portBus twiddle_h:rsc.ARADDR(11:0) input 12 {twiddle_h:rsc.ARADDR(11)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2785 -attr oid 2781 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load port {twiddle_h:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2786 -attr oid 2782 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARID}
load port {twiddle_h:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2787 -attr oid 2783 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BREADY}
load port {twiddle_h:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2788 -attr oid 2784 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BVALID}
load port {twiddle_h:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2789 -attr oid 2785 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BUSER}
load portBus twiddle_h:rsc.BRESP(1:0) output 2 {twiddle_h:rsc.BRESP(1)} {twiddle_h:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2790 -attr oid 2786 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load port {twiddle_h:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2791 -attr oid 2787 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BID}
load port {twiddle_h:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2792 -attr oid 2788 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WREADY}
load port {twiddle_h:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2793 -attr oid 2789 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WVALID}
load port {twiddle_h:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2794 -attr oid 2790 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WUSER}
load port {twiddle_h:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2795 -attr oid 2791 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WLAST}
load portBus twiddle_h:rsc.WSTRB(3:0) input 4 {twiddle_h:rsc.WSTRB(3)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2796 -attr oid 2792 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load portBus twiddle_h:rsc.WDATA(31:0) input 32 {twiddle_h:rsc.WDATA(31)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2797 -attr oid 2793 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load port {twiddle_h:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2798 -attr oid 2794 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWREADY}
load port {twiddle_h:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2799 -attr oid 2795 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWVALID}
load port {twiddle_h:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2800 -attr oid 2796 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWUSER}
load portBus twiddle_h:rsc.AWREGION(3:0) input 4 {twiddle_h:rsc.AWREGION(3)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2801 -attr oid 2797 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load portBus twiddle_h:rsc.AWQOS(3:0) input 4 {twiddle_h:rsc.AWQOS(3)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2802 -attr oid 2798 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load portBus twiddle_h:rsc.AWPROT(2:0) input 3 {twiddle_h:rsc.AWPROT(2)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2803 -attr oid 2799 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load portBus twiddle_h:rsc.AWCACHE(3:0) input 4 {twiddle_h:rsc.AWCACHE(3)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2804 -attr oid 2800 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load port {twiddle_h:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2805 -attr oid 2801 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWLOCK}
load portBus twiddle_h:rsc.AWBURST(1:0) input 2 {twiddle_h:rsc.AWBURST(1)} {twiddle_h:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2806 -attr oid 2802 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWBURST}
load portBus twiddle_h:rsc.AWSIZE(2:0) input 3 {twiddle_h:rsc.AWSIZE(2)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2807 -attr oid 2803 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load portBus twiddle_h:rsc.AWLEN(7:0) input 8 {twiddle_h:rsc.AWLEN(7)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2808 -attr oid 2804 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load portBus twiddle_h:rsc.AWADDR(11:0) input 12 {twiddle_h:rsc.AWADDR(11)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2809 -attr oid 2805 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load port {twiddle_h:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2810 -attr oid 2806 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWID}
load port {twiddle_h:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2811 -attr oid 2807 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.triosy.lz}
load port {result:rsc.s_tdone} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2812 -attr oid 2808 -attr vt d -attr @path {/ntt_flat/result:rsc.s_tdone}
load port {result:rsc.tr_write_done} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2813 -attr oid 2809 -attr vt d -attr @path {/ntt_flat/result:rsc.tr_write_done}
load port {result:rsc.RREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2814 -attr oid 2810 -attr vt d -attr @path {/ntt_flat/result:rsc.RREADY}
load port {result:rsc.RVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2815 -attr oid 2811 -attr vt d -attr @path {/ntt_flat/result:rsc.RVALID}
load port {result:rsc.RUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2816 -attr oid 2812 -attr vt d -attr @path {/ntt_flat/result:rsc.RUSER}
load port {result:rsc.RLAST} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2817 -attr oid 2813 -attr vt d -attr @path {/ntt_flat/result:rsc.RLAST}
load portBus result:rsc.RRESP(1:0) output 2 {result:rsc.RRESP(1)} {result:rsc.RRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2818 -attr oid 2814 -attr vt d -attr @path {/ntt_flat/result:rsc.RRESP}
load portBus result:rsc.RDATA(31:0) output 32 {result:rsc.RDATA(31)} {result:rsc.RDATA(30)} {result:rsc.RDATA(29)} {result:rsc.RDATA(28)} {result:rsc.RDATA(27)} {result:rsc.RDATA(26)} {result:rsc.RDATA(25)} {result:rsc.RDATA(24)} {result:rsc.RDATA(23)} {result:rsc.RDATA(22)} {result:rsc.RDATA(21)} {result:rsc.RDATA(20)} {result:rsc.RDATA(19)} {result:rsc.RDATA(18)} {result:rsc.RDATA(17)} {result:rsc.RDATA(16)} {result:rsc.RDATA(15)} {result:rsc.RDATA(14)} {result:rsc.RDATA(13)} {result:rsc.RDATA(12)} {result:rsc.RDATA(11)} {result:rsc.RDATA(10)} {result:rsc.RDATA(9)} {result:rsc.RDATA(8)} {result:rsc.RDATA(7)} {result:rsc.RDATA(6)} {result:rsc.RDATA(5)} {result:rsc.RDATA(4)} {result:rsc.RDATA(3)} {result:rsc.RDATA(2)} {result:rsc.RDATA(1)} {result:rsc.RDATA(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2819 -attr oid 2815 -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load port {result:rsc.RID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2820 -attr oid 2816 -attr vt d -attr @path {/ntt_flat/result:rsc.RID}
load port {result:rsc.ARREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2821 -attr oid 2817 -attr vt d -attr @path {/ntt_flat/result:rsc.ARREADY}
load port {result:rsc.ARVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2822 -attr oid 2818 -attr vt d -attr @path {/ntt_flat/result:rsc.ARVALID}
load port {result:rsc.ARUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2823 -attr oid 2819 -attr vt d -attr @path {/ntt_flat/result:rsc.ARUSER}
load portBus result:rsc.ARREGION(3:0) input 4 {result:rsc.ARREGION(3)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2824 -attr oid 2820 -attr vt d -attr @path {/ntt_flat/result:rsc.ARREGION}
load portBus result:rsc.ARQOS(3:0) input 4 {result:rsc.ARQOS(3)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2825 -attr oid 2821 -attr vt d -attr @path {/ntt_flat/result:rsc.ARQOS}
load portBus result:rsc.ARPROT(2:0) input 3 {result:rsc.ARPROT(2)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2826 -attr oid 2822 -attr vt d -attr @path {/ntt_flat/result:rsc.ARPROT}
load portBus result:rsc.ARCACHE(3:0) input 4 {result:rsc.ARCACHE(3)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2827 -attr oid 2823 -attr vt d -attr @path {/ntt_flat/result:rsc.ARCACHE}
load port {result:rsc.ARLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2828 -attr oid 2824 -attr vt d -attr @path {/ntt_flat/result:rsc.ARLOCK}
load portBus result:rsc.ARBURST(1:0) input 2 {result:rsc.ARBURST(1)} {result:rsc.ARBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2829 -attr oid 2825 -attr vt d -attr @path {/ntt_flat/result:rsc.ARBURST}
load portBus result:rsc.ARSIZE(2:0) input 3 {result:rsc.ARSIZE(2)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2830 -attr oid 2826 -attr vt d -attr @path {/ntt_flat/result:rsc.ARSIZE}
load portBus result:rsc.ARLEN(7:0) input 8 {result:rsc.ARLEN(7)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2831 -attr oid 2827 -attr vt d -attr @path {/ntt_flat/result:rsc.ARLEN}
load portBus result:rsc.ARADDR(13:0) input 14 {result:rsc.ARADDR(13)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2832 -attr oid 2828 -attr vt d -attr @path {/ntt_flat/result:rsc.ARADDR}
load port {result:rsc.ARID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2833 -attr oid 2829 -attr vt d -attr @path {/ntt_flat/result:rsc.ARID}
load port {result:rsc.BREADY} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2834 -attr oid 2830 -attr vt d -attr @path {/ntt_flat/result:rsc.BREADY}
load port {result:rsc.BVALID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2835 -attr oid 2831 -attr vt d -attr @path {/ntt_flat/result:rsc.BVALID}
load port {result:rsc.BUSER} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2836 -attr oid 2832 -attr vt d -attr @path {/ntt_flat/result:rsc.BUSER}
load portBus result:rsc.BRESP(1:0) output 2 {result:rsc.BRESP(1)} {result:rsc.BRESP(0)} -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2837 -attr oid 2833 -attr vt d -attr @path {/ntt_flat/result:rsc.BRESP}
load port {result:rsc.BID} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2838 -attr oid 2834 -attr vt d -attr @path {/ntt_flat/result:rsc.BID}
load port {result:rsc.WREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2839 -attr oid 2835 -attr vt d -attr @path {/ntt_flat/result:rsc.WREADY}
load port {result:rsc.WVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2840 -attr oid 2836 -attr vt d -attr @path {/ntt_flat/result:rsc.WVALID}
load port {result:rsc.WUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2841 -attr oid 2837 -attr vt d -attr @path {/ntt_flat/result:rsc.WUSER}
load port {result:rsc.WLAST} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2842 -attr oid 2838 -attr vt d -attr @path {/ntt_flat/result:rsc.WLAST}
load portBus result:rsc.WSTRB(3:0) input 4 {result:rsc.WSTRB(3)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2843 -attr oid 2839 -attr vt d -attr @path {/ntt_flat/result:rsc.WSTRB}
load portBus result:rsc.WDATA(31:0) input 32 {result:rsc.WDATA(31)} {result:rsc.WDATA(30)} {result:rsc.WDATA(29)} {result:rsc.WDATA(28)} {result:rsc.WDATA(27)} {result:rsc.WDATA(26)} {result:rsc.WDATA(25)} {result:rsc.WDATA(24)} {result:rsc.WDATA(23)} {result:rsc.WDATA(22)} {result:rsc.WDATA(21)} {result:rsc.WDATA(20)} {result:rsc.WDATA(19)} {result:rsc.WDATA(18)} {result:rsc.WDATA(17)} {result:rsc.WDATA(16)} {result:rsc.WDATA(15)} {result:rsc.WDATA(14)} {result:rsc.WDATA(13)} {result:rsc.WDATA(12)} {result:rsc.WDATA(11)} {result:rsc.WDATA(10)} {result:rsc.WDATA(9)} {result:rsc.WDATA(8)} {result:rsc.WDATA(7)} {result:rsc.WDATA(6)} {result:rsc.WDATA(5)} {result:rsc.WDATA(4)} {result:rsc.WDATA(3)} {result:rsc.WDATA(2)} {result:rsc.WDATA(1)} {result:rsc.WDATA(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2844 -attr oid 2840 -attr vt d -attr @path {/ntt_flat/result:rsc.WDATA}
load port {result:rsc.AWREADY} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2845 -attr oid 2841 -attr vt d -attr @path {/ntt_flat/result:rsc.AWREADY}
load port {result:rsc.AWVALID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2846 -attr oid 2842 -attr vt d -attr @path {/ntt_flat/result:rsc.AWVALID}
load port {result:rsc.AWUSER} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2847 -attr oid 2843 -attr vt d -attr @path {/ntt_flat/result:rsc.AWUSER}
load portBus result:rsc.AWREGION(3:0) input 4 {result:rsc.AWREGION(3)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2848 -attr oid 2844 -attr vt d -attr @path {/ntt_flat/result:rsc.AWREGION}
load portBus result:rsc.AWQOS(3:0) input 4 {result:rsc.AWQOS(3)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2849 -attr oid 2845 -attr vt d -attr @path {/ntt_flat/result:rsc.AWQOS}
load portBus result:rsc.AWPROT(2:0) input 3 {result:rsc.AWPROT(2)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2850 -attr oid 2846 -attr vt d -attr @path {/ntt_flat/result:rsc.AWPROT}
load portBus result:rsc.AWCACHE(3:0) input 4 {result:rsc.AWCACHE(3)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2851 -attr oid 2847 -attr vt d -attr @path {/ntt_flat/result:rsc.AWCACHE}
load port {result:rsc.AWLOCK} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2852 -attr oid 2848 -attr vt d -attr @path {/ntt_flat/result:rsc.AWLOCK}
load portBus result:rsc.AWBURST(1:0) input 2 {result:rsc.AWBURST(1)} {result:rsc.AWBURST(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2853 -attr oid 2849 -attr vt d -attr @path {/ntt_flat/result:rsc.AWBURST}
load portBus result:rsc.AWSIZE(2:0) input 3 {result:rsc.AWSIZE(2)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2854 -attr oid 2850 -attr vt d -attr @path {/ntt_flat/result:rsc.AWSIZE}
load portBus result:rsc.AWLEN(7:0) input 8 {result:rsc.AWLEN(7)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2855 -attr oid 2851 -attr vt d -attr @path {/ntt_flat/result:rsc.AWLEN}
load portBus result:rsc.AWADDR(13:0) input 14 {result:rsc.AWADDR(13)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(0)} -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2856 -attr oid 2852 -attr vt d -attr @path {/ntt_flat/result:rsc.AWADDR}
load port {result:rsc.AWID} input -symbol left_portin noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2857 -attr oid 2853 -attr vt d -attr @path {/ntt_flat/result:rsc.AWID}
load port {result:rsc.triosy.lz} output -symbol right_portout noname -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2858 -attr oid 2854 -attr vt d -attr @path {/ntt_flat/result:rsc.triosy.lz}
load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(9:0) input 10 {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(9:0) output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(9,0,10,0,13)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(8:0) input 9 {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(9:0) input 10 {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(12:0) output 13 {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "ntt_flat:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {vec:rsc.s_tdone} input \
     port {vec:rsc.tr_write_done} input \
     port {vec:rsc.RREADY} input \
     port {vec:rsc.RVALID} output \
     port {vec:rsc.RUSER} output \
     port {vec:rsc.RLAST} output \
     portBus vec:rsc.RRESP(1:0) output 2 {vec:rsc.RRESP(1)} {vec:rsc.RRESP(0)} \
     portBus vec:rsc.RDATA(31:0) output 32 {vec:rsc.RDATA(31)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(0)} \
     port {vec:rsc.RID} output \
     port {vec:rsc.ARREADY} output \
     port {vec:rsc.ARVALID} input \
     port {vec:rsc.ARUSER} input \
     portBus vec:rsc.ARREGION(3:0) input 4 {vec:rsc.ARREGION(3)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(0)} \
     portBus vec:rsc.ARQOS(3:0) input 4 {vec:rsc.ARQOS(3)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(0)} \
     portBus vec:rsc.ARPROT(2:0) input 3 {vec:rsc.ARPROT(2)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(0)} \
     portBus vec:rsc.ARCACHE(3:0) input 4 {vec:rsc.ARCACHE(3)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(0)} \
     port {vec:rsc.ARLOCK} input \
     portBus vec:rsc.ARBURST(1:0) input 2 {vec:rsc.ARBURST(1)} {vec:rsc.ARBURST(0)} \
     portBus vec:rsc.ARSIZE(2:0) input 3 {vec:rsc.ARSIZE(2)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(0)} \
     portBus vec:rsc.ARLEN(7:0) input 8 {vec:rsc.ARLEN(7)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(0)} \
     portBus vec:rsc.ARADDR(11:0) input 12 {vec:rsc.ARADDR(11)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(0)} \
     port {vec:rsc.ARID} input \
     port {vec:rsc.BREADY} input \
     port {vec:rsc.BVALID} output \
     port {vec:rsc.BUSER} output \
     portBus vec:rsc.BRESP(1:0) output 2 {vec:rsc.BRESP(1)} {vec:rsc.BRESP(0)} \
     port {vec:rsc.BID} output \
     port {vec:rsc.WREADY} output \
     port {vec:rsc.WVALID} input \
     port {vec:rsc.WUSER} input \
     port {vec:rsc.WLAST} input \
     portBus vec:rsc.WSTRB(3:0) input 4 {vec:rsc.WSTRB(3)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(0)} \
     portBus vec:rsc.WDATA(31:0) input 32 {vec:rsc.WDATA(31)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(0)} \
     port {vec:rsc.AWREADY} output \
     port {vec:rsc.AWVALID} input \
     port {vec:rsc.AWUSER} input \
     portBus vec:rsc.AWREGION(3:0) input 4 {vec:rsc.AWREGION(3)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(0)} \
     portBus vec:rsc.AWQOS(3:0) input 4 {vec:rsc.AWQOS(3)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(0)} \
     portBus vec:rsc.AWPROT(2:0) input 3 {vec:rsc.AWPROT(2)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(0)} \
     portBus vec:rsc.AWCACHE(3:0) input 4 {vec:rsc.AWCACHE(3)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(0)} \
     port {vec:rsc.AWLOCK} input \
     portBus vec:rsc.AWBURST(1:0) input 2 {vec:rsc.AWBURST(1)} {vec:rsc.AWBURST(0)} \
     portBus vec:rsc.AWSIZE(2:0) input 3 {vec:rsc.AWSIZE(2)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(0)} \
     portBus vec:rsc.AWLEN(7:0) input 8 {vec:rsc.AWLEN(7)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(0)} \
     portBus vec:rsc.AWADDR(11:0) input 12 {vec:rsc.AWADDR(11)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(0)} \
     port {vec:rsc.AWID} input \
     port {vec:rsc.triosy.lz} output \
     portBus p:rsc.dat(31:0) input 32 {p:rsc.dat(31)} {p:rsc.dat(30)} {p:rsc.dat(29)} {p:rsc.dat(28)} {p:rsc.dat(27)} {p:rsc.dat(26)} {p:rsc.dat(25)} {p:rsc.dat(24)} {p:rsc.dat(23)} {p:rsc.dat(22)} {p:rsc.dat(21)} {p:rsc.dat(20)} {p:rsc.dat(19)} {p:rsc.dat(18)} {p:rsc.dat(17)} {p:rsc.dat(16)} {p:rsc.dat(15)} {p:rsc.dat(14)} {p:rsc.dat(13)} {p:rsc.dat(12)} {p:rsc.dat(11)} {p:rsc.dat(10)} {p:rsc.dat(9)} {p:rsc.dat(8)} {p:rsc.dat(7)} {p:rsc.dat(6)} {p:rsc.dat(5)} {p:rsc.dat(4)} {p:rsc.dat(3)} {p:rsc.dat(2)} {p:rsc.dat(1)} {p:rsc.dat(0)} \
     port {p:rsc.triosy.lz} output \
     port {r:rsc.triosy.lz} output \
     port {twiddle:rsc.s_tdone} input \
     port {twiddle:rsc.tr_write_done} input \
     port {twiddle:rsc.RREADY} input \
     port {twiddle:rsc.RVALID} output \
     port {twiddle:rsc.RUSER} output \
     port {twiddle:rsc.RLAST} output \
     portBus twiddle:rsc.RRESP(1:0) output 2 {twiddle:rsc.RRESP(1)} {twiddle:rsc.RRESP(0)} \
     portBus twiddle:rsc.RDATA(31:0) output 32 {twiddle:rsc.RDATA(31)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(0)} \
     port {twiddle:rsc.RID} output \
     port {twiddle:rsc.ARREADY} output \
     port {twiddle:rsc.ARVALID} input \
     port {twiddle:rsc.ARUSER} input \
     portBus twiddle:rsc.ARREGION(3:0) input 4 {twiddle:rsc.ARREGION(3)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(0)} \
     portBus twiddle:rsc.ARQOS(3:0) input 4 {twiddle:rsc.ARQOS(3)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(0)} \
     portBus twiddle:rsc.ARPROT(2:0) input 3 {twiddle:rsc.ARPROT(2)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(0)} \
     portBus twiddle:rsc.ARCACHE(3:0) input 4 {twiddle:rsc.ARCACHE(3)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(0)} \
     port {twiddle:rsc.ARLOCK} input \
     portBus twiddle:rsc.ARBURST(1:0) input 2 {twiddle:rsc.ARBURST(1)} {twiddle:rsc.ARBURST(0)} \
     portBus twiddle:rsc.ARSIZE(2:0) input 3 {twiddle:rsc.ARSIZE(2)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(0)} \
     portBus twiddle:rsc.ARLEN(7:0) input 8 {twiddle:rsc.ARLEN(7)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(0)} \
     portBus twiddle:rsc.ARADDR(11:0) input 12 {twiddle:rsc.ARADDR(11)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(0)} \
     port {twiddle:rsc.ARID} input \
     port {twiddle:rsc.BREADY} input \
     port {twiddle:rsc.BVALID} output \
     port {twiddle:rsc.BUSER} output \
     portBus twiddle:rsc.BRESP(1:0) output 2 {twiddle:rsc.BRESP(1)} {twiddle:rsc.BRESP(0)} \
     port {twiddle:rsc.BID} output \
     port {twiddle:rsc.WREADY} output \
     port {twiddle:rsc.WVALID} input \
     port {twiddle:rsc.WUSER} input \
     port {twiddle:rsc.WLAST} input \
     portBus twiddle:rsc.WSTRB(3:0) input 4 {twiddle:rsc.WSTRB(3)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(0)} \
     portBus twiddle:rsc.WDATA(31:0) input 32 {twiddle:rsc.WDATA(31)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(0)} \
     port {twiddle:rsc.AWREADY} output \
     port {twiddle:rsc.AWVALID} input \
     port {twiddle:rsc.AWUSER} input \
     portBus twiddle:rsc.AWREGION(3:0) input 4 {twiddle:rsc.AWREGION(3)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(0)} \
     portBus twiddle:rsc.AWQOS(3:0) input 4 {twiddle:rsc.AWQOS(3)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(0)} \
     portBus twiddle:rsc.AWPROT(2:0) input 3 {twiddle:rsc.AWPROT(2)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(0)} \
     portBus twiddle:rsc.AWCACHE(3:0) input 4 {twiddle:rsc.AWCACHE(3)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(0)} \
     port {twiddle:rsc.AWLOCK} input \
     portBus twiddle:rsc.AWBURST(1:0) input 2 {twiddle:rsc.AWBURST(1)} {twiddle:rsc.AWBURST(0)} \
     portBus twiddle:rsc.AWSIZE(2:0) input 3 {twiddle:rsc.AWSIZE(2)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(0)} \
     portBus twiddle:rsc.AWLEN(7:0) input 8 {twiddle:rsc.AWLEN(7)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(0)} \
     portBus twiddle:rsc.AWADDR(11:0) input 12 {twiddle:rsc.AWADDR(11)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(0)} \
     port {twiddle:rsc.AWID} input \
     port {twiddle:rsc.triosy.lz} output \
     port {twiddle_h:rsc.s_tdone} input \
     port {twiddle_h:rsc.tr_write_done} input \
     port {twiddle_h:rsc.RREADY} input \
     port {twiddle_h:rsc.RVALID} output \
     port {twiddle_h:rsc.RUSER} output \
     port {twiddle_h:rsc.RLAST} output \
     portBus twiddle_h:rsc.RRESP(1:0) output 2 {twiddle_h:rsc.RRESP(1)} {twiddle_h:rsc.RRESP(0)} \
     portBus twiddle_h:rsc.RDATA(31:0) output 32 {twiddle_h:rsc.RDATA(31)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(0)} \
     port {twiddle_h:rsc.RID} output \
     port {twiddle_h:rsc.ARREADY} output \
     port {twiddle_h:rsc.ARVALID} input \
     port {twiddle_h:rsc.ARUSER} input \
     portBus twiddle_h:rsc.ARREGION(3:0) input 4 {twiddle_h:rsc.ARREGION(3)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(0)} \
     portBus twiddle_h:rsc.ARQOS(3:0) input 4 {twiddle_h:rsc.ARQOS(3)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(0)} \
     portBus twiddle_h:rsc.ARPROT(2:0) input 3 {twiddle_h:rsc.ARPROT(2)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(0)} \
     portBus twiddle_h:rsc.ARCACHE(3:0) input 4 {twiddle_h:rsc.ARCACHE(3)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(0)} \
     port {twiddle_h:rsc.ARLOCK} input \
     portBus twiddle_h:rsc.ARBURST(1:0) input 2 {twiddle_h:rsc.ARBURST(1)} {twiddle_h:rsc.ARBURST(0)} \
     portBus twiddle_h:rsc.ARSIZE(2:0) input 3 {twiddle_h:rsc.ARSIZE(2)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(0)} \
     portBus twiddle_h:rsc.ARLEN(7:0) input 8 {twiddle_h:rsc.ARLEN(7)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(0)} \
     portBus twiddle_h:rsc.ARADDR(11:0) input 12 {twiddle_h:rsc.ARADDR(11)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(0)} \
     port {twiddle_h:rsc.ARID} input \
     port {twiddle_h:rsc.BREADY} input \
     port {twiddle_h:rsc.BVALID} output \
     port {twiddle_h:rsc.BUSER} output \
     portBus twiddle_h:rsc.BRESP(1:0) output 2 {twiddle_h:rsc.BRESP(1)} {twiddle_h:rsc.BRESP(0)} \
     port {twiddle_h:rsc.BID} output \
     port {twiddle_h:rsc.WREADY} output \
     port {twiddle_h:rsc.WVALID} input \
     port {twiddle_h:rsc.WUSER} input \
     port {twiddle_h:rsc.WLAST} input \
     portBus twiddle_h:rsc.WSTRB(3:0) input 4 {twiddle_h:rsc.WSTRB(3)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(0)} \
     portBus twiddle_h:rsc.WDATA(31:0) input 32 {twiddle_h:rsc.WDATA(31)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(0)} \
     port {twiddle_h:rsc.AWREADY} output \
     port {twiddle_h:rsc.AWVALID} input \
     port {twiddle_h:rsc.AWUSER} input \
     portBus twiddle_h:rsc.AWREGION(3:0) input 4 {twiddle_h:rsc.AWREGION(3)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(0)} \
     portBus twiddle_h:rsc.AWQOS(3:0) input 4 {twiddle_h:rsc.AWQOS(3)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(0)} \
     portBus twiddle_h:rsc.AWPROT(2:0) input 3 {twiddle_h:rsc.AWPROT(2)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(0)} \
     portBus twiddle_h:rsc.AWCACHE(3:0) input 4 {twiddle_h:rsc.AWCACHE(3)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(0)} \
     port {twiddle_h:rsc.AWLOCK} input \
     portBus twiddle_h:rsc.AWBURST(1:0) input 2 {twiddle_h:rsc.AWBURST(1)} {twiddle_h:rsc.AWBURST(0)} \
     portBus twiddle_h:rsc.AWSIZE(2:0) input 3 {twiddle_h:rsc.AWSIZE(2)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(0)} \
     portBus twiddle_h:rsc.AWLEN(7:0) input 8 {twiddle_h:rsc.AWLEN(7)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(0)} \
     portBus twiddle_h:rsc.AWADDR(11:0) input 12 {twiddle_h:rsc.AWADDR(11)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(0)} \
     port {twiddle_h:rsc.AWID} input \
     port {twiddle_h:rsc.triosy.lz} output \
     port {result:rsc.s_tdone} input \
     port {result:rsc.tr_write_done} input \
     port {result:rsc.RREADY} input \
     port {result:rsc.RVALID} output \
     port {result:rsc.RUSER} output \
     port {result:rsc.RLAST} output \
     portBus result:rsc.RRESP(1:0) output 2 {result:rsc.RRESP(1)} {result:rsc.RRESP(0)} \
     portBus result:rsc.RDATA(31:0) output 32 {result:rsc.RDATA(31)} {result:rsc.RDATA(30)} {result:rsc.RDATA(29)} {result:rsc.RDATA(28)} {result:rsc.RDATA(27)} {result:rsc.RDATA(26)} {result:rsc.RDATA(25)} {result:rsc.RDATA(24)} {result:rsc.RDATA(23)} {result:rsc.RDATA(22)} {result:rsc.RDATA(21)} {result:rsc.RDATA(20)} {result:rsc.RDATA(19)} {result:rsc.RDATA(18)} {result:rsc.RDATA(17)} {result:rsc.RDATA(16)} {result:rsc.RDATA(15)} {result:rsc.RDATA(14)} {result:rsc.RDATA(13)} {result:rsc.RDATA(12)} {result:rsc.RDATA(11)} {result:rsc.RDATA(10)} {result:rsc.RDATA(9)} {result:rsc.RDATA(8)} {result:rsc.RDATA(7)} {result:rsc.RDATA(6)} {result:rsc.RDATA(5)} {result:rsc.RDATA(4)} {result:rsc.RDATA(3)} {result:rsc.RDATA(2)} {result:rsc.RDATA(1)} {result:rsc.RDATA(0)} \
     port {result:rsc.RID} output \
     port {result:rsc.ARREADY} output \
     port {result:rsc.ARVALID} input \
     port {result:rsc.ARUSER} input \
     portBus result:rsc.ARREGION(3:0) input 4 {result:rsc.ARREGION(3)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(0)} \
     portBus result:rsc.ARQOS(3:0) input 4 {result:rsc.ARQOS(3)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(0)} \
     portBus result:rsc.ARPROT(2:0) input 3 {result:rsc.ARPROT(2)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(0)} \
     portBus result:rsc.ARCACHE(3:0) input 4 {result:rsc.ARCACHE(3)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(0)} \
     port {result:rsc.ARLOCK} input \
     portBus result:rsc.ARBURST(1:0) input 2 {result:rsc.ARBURST(1)} {result:rsc.ARBURST(0)} \
     portBus result:rsc.ARSIZE(2:0) input 3 {result:rsc.ARSIZE(2)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(0)} \
     portBus result:rsc.ARLEN(7:0) input 8 {result:rsc.ARLEN(7)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(0)} \
     portBus result:rsc.ARADDR(13:0) input 14 {result:rsc.ARADDR(13)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(0)} \
     port {result:rsc.ARID} input \
     port {result:rsc.BREADY} input \
     port {result:rsc.BVALID} output \
     port {result:rsc.BUSER} output \
     portBus result:rsc.BRESP(1:0) output 2 {result:rsc.BRESP(1)} {result:rsc.BRESP(0)} \
     port {result:rsc.BID} output \
     port {result:rsc.WREADY} output \
     port {result:rsc.WVALID} input \
     port {result:rsc.WUSER} input \
     port {result:rsc.WLAST} input \
     portBus result:rsc.WSTRB(3:0) input 4 {result:rsc.WSTRB(3)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(0)} \
     portBus result:rsc.WDATA(31:0) input 32 {result:rsc.WDATA(31)} {result:rsc.WDATA(30)} {result:rsc.WDATA(29)} {result:rsc.WDATA(28)} {result:rsc.WDATA(27)} {result:rsc.WDATA(26)} {result:rsc.WDATA(25)} {result:rsc.WDATA(24)} {result:rsc.WDATA(23)} {result:rsc.WDATA(22)} {result:rsc.WDATA(21)} {result:rsc.WDATA(20)} {result:rsc.WDATA(19)} {result:rsc.WDATA(18)} {result:rsc.WDATA(17)} {result:rsc.WDATA(16)} {result:rsc.WDATA(15)} {result:rsc.WDATA(14)} {result:rsc.WDATA(13)} {result:rsc.WDATA(12)} {result:rsc.WDATA(11)} {result:rsc.WDATA(10)} {result:rsc.WDATA(9)} {result:rsc.WDATA(8)} {result:rsc.WDATA(7)} {result:rsc.WDATA(6)} {result:rsc.WDATA(5)} {result:rsc.WDATA(4)} {result:rsc.WDATA(3)} {result:rsc.WDATA(2)} {result:rsc.WDATA(1)} {result:rsc.WDATA(0)} \
     port {result:rsc.AWREADY} output \
     port {result:rsc.AWVALID} input \
     port {result:rsc.AWUSER} input \
     portBus result:rsc.AWREGION(3:0) input 4 {result:rsc.AWREGION(3)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(0)} \
     portBus result:rsc.AWQOS(3:0) input 4 {result:rsc.AWQOS(3)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(0)} \
     portBus result:rsc.AWPROT(2:0) input 3 {result:rsc.AWPROT(2)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(0)} \
     portBus result:rsc.AWCACHE(3:0) input 4 {result:rsc.AWCACHE(3)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(0)} \
     port {result:rsc.AWLOCK} input \
     portBus result:rsc.AWBURST(1:0) input 2 {result:rsc.AWBURST(1)} {result:rsc.AWBURST(0)} \
     portBus result:rsc.AWSIZE(2:0) input 3 {result:rsc.AWSIZE(2)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(0)} \
     portBus result:rsc.AWLEN(7:0) input 8 {result:rsc.AWLEN(7)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(0)} \
     portBus result:rsc.AWADDR(13:0) input 14 {result:rsc.AWADDR(13)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(0)} \
     port {result:rsc.AWID} input \
     port {result:rsc.triosy.lz} output \
     portBus INNER_LOOP:tf:mul:cmp.a(9:0) output 10 {INNER_LOOP:tf:mul:cmp.a(9)} {INNER_LOOP:tf:mul:cmp.a(8)} {INNER_LOOP:tf:mul:cmp.a(7)} {INNER_LOOP:tf:mul:cmp.a(6)} {INNER_LOOP:tf:mul:cmp.a(5)} {INNER_LOOP:tf:mul:cmp.a(4)} {INNER_LOOP:tf:mul:cmp.a(3)} {INNER_LOOP:tf:mul:cmp.a(2)} {INNER_LOOP:tf:mul:cmp.a(1)} {INNER_LOOP:tf:mul:cmp.a(0)} \
     portBus INNER_LOOP:tf:mul:cmp.b(9:0) output 10 {INNER_LOOP:tf:mul:cmp.b(9)} {INNER_LOOP:tf:mul:cmp.b(8)} {INNER_LOOP:tf:mul:cmp.b(7)} {INNER_LOOP:tf:mul:cmp.b(6)} {INNER_LOOP:tf:mul:cmp.b(5)} {INNER_LOOP:tf:mul:cmp.b(4)} {INNER_LOOP:tf:mul:cmp.b(3)} {INNER_LOOP:tf:mul:cmp.b(2)} {INNER_LOOP:tf:mul:cmp.b(1)} {INNER_LOOP:tf:mul:cmp.b(0)} \
     portBus INNER_LOOP:tf:mul:cmp.z(9:0) input 10 {INNER_LOOP:tf:mul:cmp.z(9)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(0)} \
     portBus INNER_LOOP:idx1:mul:cmp.a(8:0) output 9 {INNER_LOOP:idx1:mul:cmp.a(8)} {INNER_LOOP:idx1:mul:cmp.a(7)} {INNER_LOOP:idx1:mul:cmp.a(6)} {INNER_LOOP:idx1:mul:cmp.a(5)} {INNER_LOOP:idx1:mul:cmp.a(4)} {INNER_LOOP:idx1:mul:cmp.a(3)} {INNER_LOOP:idx1:mul:cmp.a(2)} {INNER_LOOP:idx1:mul:cmp.a(1)} {INNER_LOOP:idx1:mul:cmp.a(0)} \
     portBus INNER_LOOP:idx1:mul:cmp.b(9:0) output 10 {INNER_LOOP:idx1:mul:cmp.b(9)} {INNER_LOOP:idx1:mul:cmp.b(8)} {INNER_LOOP:idx1:mul:cmp.b(7)} {INNER_LOOP:idx1:mul:cmp.b(6)} {INNER_LOOP:idx1:mul:cmp.b(5)} {INNER_LOOP:idx1:mul:cmp.b(4)} {INNER_LOOP:idx1:mul:cmp.b(3)} {INNER_LOOP:idx1:mul:cmp.b(2)} {INNER_LOOP:idx1:mul:cmp.b(1)} {INNER_LOOP:idx1:mul:cmp.b(0)} \
     portBus INNER_LOOP:idx1:mul:cmp.z(12:0) input 13 {INNER_LOOP:idx1:mul:cmp.z(12)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(0)} \

load net {INNER_LOOP:tf:mul:cmp.a(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.a(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.a} 10 {INNER_LOOP:tf:mul:cmp.a(0)} {INNER_LOOP:tf:mul:cmp.a(1)} {INNER_LOOP:tf:mul:cmp.a(2)} {INNER_LOOP:tf:mul:cmp.a(3)} {INNER_LOOP:tf:mul:cmp.a(4)} {INNER_LOOP:tf:mul:cmp.a(5)} {INNER_LOOP:tf:mul:cmp.a(6)} {INNER_LOOP:tf:mul:cmp.a(7)} {INNER_LOOP:tf:mul:cmp.a(8)} {INNER_LOOP:tf:mul:cmp.a(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2859 -attr oid 2855 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.b(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.b} 10 {INNER_LOOP:tf:mul:cmp.b(0)} {INNER_LOOP:tf:mul:cmp.b(1)} {INNER_LOOP:tf:mul:cmp.b(2)} {INNER_LOOP:tf:mul:cmp.b(3)} {INNER_LOOP:tf:mul:cmp.b(4)} {INNER_LOOP:tf:mul:cmp.b(5)} {INNER_LOOP:tf:mul:cmp.b(6)} {INNER_LOOP:tf:mul:cmp.b(7)} {INNER_LOOP:tf:mul:cmp.b(8)} {INNER_LOOP:tf:mul:cmp.b(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2860 -attr oid 2856 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt d
load netBundle {INNER_LOOP:tf:mul:cmp.z} 10 {INNER_LOOP:tf:mul:cmp.z(0)} {INNER_LOOP:tf:mul:cmp.z(1)} {INNER_LOOP:tf:mul:cmp.z(2)} {INNER_LOOP:tf:mul:cmp.z(3)} {INNER_LOOP:tf:mul:cmp.z(4)} {INNER_LOOP:tf:mul:cmp.z(5)} {INNER_LOOP:tf:mul:cmp.z(6)} {INNER_LOOP:tf:mul:cmp.z(7)} {INNER_LOOP:tf:mul:cmp.z(8)} {INNER_LOOP:tf:mul:cmp.z(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2861 -attr oid 2857 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.a} 9 {INNER_LOOP:idx1:mul:cmp.a(0)} {INNER_LOOP:idx1:mul:cmp.a(1)} {INNER_LOOP:idx1:mul:cmp.a(2)} {INNER_LOOP:idx1:mul:cmp.a(3)} {INNER_LOOP:idx1:mul:cmp.a(4)} {INNER_LOOP:idx1:mul:cmp.a(5)} {INNER_LOOP:idx1:mul:cmp.a(6)} {INNER_LOOP:idx1:mul:cmp.a(7)} {INNER_LOOP:idx1:mul:cmp.a(8)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2862 -attr oid 2858 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.b} 10 {INNER_LOOP:idx1:mul:cmp.b(0)} {INNER_LOOP:idx1:mul:cmp.b(1)} {INNER_LOOP:idx1:mul:cmp.b(2)} {INNER_LOOP:idx1:mul:cmp.b(3)} {INNER_LOOP:idx1:mul:cmp.b(4)} {INNER_LOOP:idx1:mul:cmp.b(5)} {INNER_LOOP:idx1:mul:cmp.b(6)} {INNER_LOOP:idx1:mul:cmp.b(7)} {INNER_LOOP:idx1:mul:cmp.b(8)} {INNER_LOOP:idx1:mul:cmp.b(9)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2863 -attr oid 2859 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt d
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt d
load netBundle {INNER_LOOP:idx1:mul:cmp.z} 13 {INNER_LOOP:idx1:mul:cmp.z(0)} {INNER_LOOP:idx1:mul:cmp.z(1)} {INNER_LOOP:idx1:mul:cmp.z(2)} {INNER_LOOP:idx1:mul:cmp.z(3)} {INNER_LOOP:idx1:mul:cmp.z(4)} {INNER_LOOP:idx1:mul:cmp.z(5)} {INNER_LOOP:idx1:mul:cmp.z(6)} {INNER_LOOP:idx1:mul:cmp.z(7)} {INNER_LOOP:idx1:mul:cmp.z(8)} {INNER_LOOP:idx1:mul:cmp.z(9)} {INNER_LOOP:idx1:mul:cmp.z(10)} {INNER_LOOP:idx1:mul:cmp.z(11)} {INNER_LOOP:idx1:mul:cmp.z(12)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2864 -attr oid 2860 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2865 -attr oid 2861 -attr vt d
load net {clk} -port {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2866 -attr oid 2862 -attr vt d
load net {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2867 -attr oid 2863 -attr vt d
load net {rst} -port {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2868 -attr oid 2864 -attr vt d
load net {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2869 -attr oid 2865 -attr vt d
load net {vec:rsc.s_tdone} -port {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2870 -attr oid 2866 -attr vt d
load net {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2871 -attr oid 2867 -attr vt d
load net {vec:rsc.tr_write_done} -port {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2872 -attr oid 2868 -attr vt d
load net {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2873 -attr oid 2869 -attr vt d
load net {vec:rsc.RREADY} -port {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2874 -attr oid 2870 -attr vt d
load net {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2875 -attr oid 2871 -attr vt d
load net {vec:rsc.RVALID} -port {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2876 -attr oid 2872 -attr vt d -attr @path {/ntt_flat/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2877 -attr oid 2873 -attr vt d
load net {vec:rsc.RUSER} -port {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2878 -attr oid 2874 -attr vt d -attr @path {/ntt_flat/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2879 -attr oid 2875 -attr vt d
load net {vec:rsc.RLAST} -port {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2880 -attr oid 2876 -attr vt d -attr @path {/ntt_flat/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -attr vt d
load net {vec:rsc.RRESP(1)} -attr vt d
load netBundle {vec:rsc.RRESP} 2 {vec:rsc.RRESP(0)} {vec:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2881 -attr oid 2877 -attr vt d -attr @path {/ntt_flat/vec:rsc.RRESP}
load net {vec:rsc.RRESP(0)} -port {vec:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -port {vec:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -attr vt d
load net {vec:rsc.RDATA(1)} -attr vt d
load net {vec:rsc.RDATA(2)} -attr vt d
load net {vec:rsc.RDATA(3)} -attr vt d
load net {vec:rsc.RDATA(4)} -attr vt d
load net {vec:rsc.RDATA(5)} -attr vt d
load net {vec:rsc.RDATA(6)} -attr vt d
load net {vec:rsc.RDATA(7)} -attr vt d
load net {vec:rsc.RDATA(8)} -attr vt d
load net {vec:rsc.RDATA(9)} -attr vt d
load net {vec:rsc.RDATA(10)} -attr vt d
load net {vec:rsc.RDATA(11)} -attr vt d
load net {vec:rsc.RDATA(12)} -attr vt d
load net {vec:rsc.RDATA(13)} -attr vt d
load net {vec:rsc.RDATA(14)} -attr vt d
load net {vec:rsc.RDATA(15)} -attr vt d
load net {vec:rsc.RDATA(16)} -attr vt d
load net {vec:rsc.RDATA(17)} -attr vt d
load net {vec:rsc.RDATA(18)} -attr vt d
load net {vec:rsc.RDATA(19)} -attr vt d
load net {vec:rsc.RDATA(20)} -attr vt d
load net {vec:rsc.RDATA(21)} -attr vt d
load net {vec:rsc.RDATA(22)} -attr vt d
load net {vec:rsc.RDATA(23)} -attr vt d
load net {vec:rsc.RDATA(24)} -attr vt d
load net {vec:rsc.RDATA(25)} -attr vt d
load net {vec:rsc.RDATA(26)} -attr vt d
load net {vec:rsc.RDATA(27)} -attr vt d
load net {vec:rsc.RDATA(28)} -attr vt d
load net {vec:rsc.RDATA(29)} -attr vt d
load net {vec:rsc.RDATA(30)} -attr vt d
load net {vec:rsc.RDATA(31)} -attr vt d
load netBundle {vec:rsc.RDATA} 32 {vec:rsc.RDATA(0)} {vec:rsc.RDATA(1)} {vec:rsc.RDATA(2)} {vec:rsc.RDATA(3)} {vec:rsc.RDATA(4)} {vec:rsc.RDATA(5)} {vec:rsc.RDATA(6)} {vec:rsc.RDATA(7)} {vec:rsc.RDATA(8)} {vec:rsc.RDATA(9)} {vec:rsc.RDATA(10)} {vec:rsc.RDATA(11)} {vec:rsc.RDATA(12)} {vec:rsc.RDATA(13)} {vec:rsc.RDATA(14)} {vec:rsc.RDATA(15)} {vec:rsc.RDATA(16)} {vec:rsc.RDATA(17)} {vec:rsc.RDATA(18)} {vec:rsc.RDATA(19)} {vec:rsc.RDATA(20)} {vec:rsc.RDATA(21)} {vec:rsc.RDATA(22)} {vec:rsc.RDATA(23)} {vec:rsc.RDATA(24)} {vec:rsc.RDATA(25)} {vec:rsc.RDATA(26)} {vec:rsc.RDATA(27)} {vec:rsc.RDATA(28)} {vec:rsc.RDATA(29)} {vec:rsc.RDATA(30)} {vec:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2882 -attr oid 2878 -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(0)} -port {vec:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -port {vec:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -port {vec:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -port {vec:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -port {vec:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -port {vec:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -port {vec:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -port {vec:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -port {vec:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -port {vec:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -port {vec:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -port {vec:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -port {vec:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -port {vec:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -port {vec:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -port {vec:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -port {vec:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -port {vec:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -port {vec:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -port {vec:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -port {vec:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -port {vec:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -port {vec:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -port {vec:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -port {vec:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -port {vec:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -port {vec:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -port {vec:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -port {vec:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -port {vec:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -port {vec:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -port {vec:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2883 -attr oid 2879 -attr vt d
load net {vec:rsc.RID} -port {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2884 -attr oid 2880 -attr vt d -attr @path {/ntt_flat/vec:rsc.RID}
load net {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2885 -attr oid 2881 -attr vt d
load net {vec:rsc.ARREADY} -port {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2886 -attr oid 2882 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2887 -attr oid 2883 -attr vt d
load net {vec:rsc.ARVALID} -port {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2888 -attr oid 2884 -attr vt d
load net {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2889 -attr oid 2885 -attr vt d
load net {vec:rsc.ARUSER} -port {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2890 -attr oid 2886 -attr vt d
load net {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2891 -attr oid 2887 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(0)} -port {vec:rsc.ARREGION(0)} -attr vt d
load net {vec:rsc.ARREGION(1)} -port {vec:rsc.ARREGION(1)} -attr vt d
load net {vec:rsc.ARREGION(2)} -port {vec:rsc.ARREGION(2)} -attr vt d
load net {vec:rsc.ARREGION(3)} -port {vec:rsc.ARREGION(3)} -attr vt d
load netBundle {vec:rsc.ARREGION} 4 {vec:rsc.ARREGION(0)} {vec:rsc.ARREGION(1)} {vec:rsc.ARREGION(2)} {vec:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2892 -attr oid 2888 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2893 -attr oid 2889 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(0)} -port {vec:rsc.ARQOS(0)} -attr vt d
load net {vec:rsc.ARQOS(1)} -port {vec:rsc.ARQOS(1)} -attr vt d
load net {vec:rsc.ARQOS(2)} -port {vec:rsc.ARQOS(2)} -attr vt d
load net {vec:rsc.ARQOS(3)} -port {vec:rsc.ARQOS(3)} -attr vt d
load netBundle {vec:rsc.ARQOS} 4 {vec:rsc.ARQOS(0)} {vec:rsc.ARQOS(1)} {vec:rsc.ARQOS(2)} {vec:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2894 -attr oid 2890 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2895 -attr oid 2891 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(0)} -port {vec:rsc.ARPROT(0)} -attr vt d
load net {vec:rsc.ARPROT(1)} -port {vec:rsc.ARPROT(1)} -attr vt d
load net {vec:rsc.ARPROT(2)} -port {vec:rsc.ARPROT(2)} -attr vt d
load netBundle {vec:rsc.ARPROT} 3 {vec:rsc.ARPROT(0)} {vec:rsc.ARPROT(1)} {vec:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2896 -attr oid 2892 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2897 -attr oid 2893 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(0)} -port {vec:rsc.ARCACHE(0)} -attr vt d
load net {vec:rsc.ARCACHE(1)} -port {vec:rsc.ARCACHE(1)} -attr vt d
load net {vec:rsc.ARCACHE(2)} -port {vec:rsc.ARCACHE(2)} -attr vt d
load net {vec:rsc.ARCACHE(3)} -port {vec:rsc.ARCACHE(3)} -attr vt d
load netBundle {vec:rsc.ARCACHE} 4 {vec:rsc.ARCACHE(0)} {vec:rsc.ARCACHE(1)} {vec:rsc.ARCACHE(2)} {vec:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2898 -attr oid 2894 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2899 -attr oid 2895 -attr vt d
load net {vec:rsc.ARLOCK} -port {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2900 -attr oid 2896 -attr vt d
load net {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2901 -attr oid 2897 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(0)} -port {vec:rsc.ARBURST(0)} -attr vt d
load net {vec:rsc.ARBURST(1)} -port {vec:rsc.ARBURST(1)} -attr vt d
load netBundle {vec:rsc.ARBURST} 2 {vec:rsc.ARBURST(0)} {vec:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2902 -attr oid 2898 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2903 -attr oid 2899 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(0)} -port {vec:rsc.ARSIZE(0)} -attr vt d
load net {vec:rsc.ARSIZE(1)} -port {vec:rsc.ARSIZE(1)} -attr vt d
load net {vec:rsc.ARSIZE(2)} -port {vec:rsc.ARSIZE(2)} -attr vt d
load netBundle {vec:rsc.ARSIZE} 3 {vec:rsc.ARSIZE(0)} {vec:rsc.ARSIZE(1)} {vec:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2904 -attr oid 2900 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2905 -attr oid 2901 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(0)} -port {vec:rsc.ARLEN(0)} -attr vt d
load net {vec:rsc.ARLEN(1)} -port {vec:rsc.ARLEN(1)} -attr vt d
load net {vec:rsc.ARLEN(2)} -port {vec:rsc.ARLEN(2)} -attr vt d
load net {vec:rsc.ARLEN(3)} -port {vec:rsc.ARLEN(3)} -attr vt d
load net {vec:rsc.ARLEN(4)} -port {vec:rsc.ARLEN(4)} -attr vt d
load net {vec:rsc.ARLEN(5)} -port {vec:rsc.ARLEN(5)} -attr vt d
load net {vec:rsc.ARLEN(6)} -port {vec:rsc.ARLEN(6)} -attr vt d
load net {vec:rsc.ARLEN(7)} -port {vec:rsc.ARLEN(7)} -attr vt d
load netBundle {vec:rsc.ARLEN} 8 {vec:rsc.ARLEN(0)} {vec:rsc.ARLEN(1)} {vec:rsc.ARLEN(2)} {vec:rsc.ARLEN(3)} {vec:rsc.ARLEN(4)} {vec:rsc.ARLEN(5)} {vec:rsc.ARLEN(6)} {vec:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2906 -attr oid 2902 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2907 -attr oid 2903 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(0)} -port {vec:rsc.ARADDR(0)} -attr vt d
load net {vec:rsc.ARADDR(1)} -port {vec:rsc.ARADDR(1)} -attr vt d
load net {vec:rsc.ARADDR(2)} -port {vec:rsc.ARADDR(2)} -attr vt d
load net {vec:rsc.ARADDR(3)} -port {vec:rsc.ARADDR(3)} -attr vt d
load net {vec:rsc.ARADDR(4)} -port {vec:rsc.ARADDR(4)} -attr vt d
load net {vec:rsc.ARADDR(5)} -port {vec:rsc.ARADDR(5)} -attr vt d
load net {vec:rsc.ARADDR(6)} -port {vec:rsc.ARADDR(6)} -attr vt d
load net {vec:rsc.ARADDR(7)} -port {vec:rsc.ARADDR(7)} -attr vt d
load net {vec:rsc.ARADDR(8)} -port {vec:rsc.ARADDR(8)} -attr vt d
load net {vec:rsc.ARADDR(9)} -port {vec:rsc.ARADDR(9)} -attr vt d
load net {vec:rsc.ARADDR(10)} -port {vec:rsc.ARADDR(10)} -attr vt d
load net {vec:rsc.ARADDR(11)} -port {vec:rsc.ARADDR(11)} -attr vt d
load netBundle {vec:rsc.ARADDR} 12 {vec:rsc.ARADDR(0)} {vec:rsc.ARADDR(1)} {vec:rsc.ARADDR(2)} {vec:rsc.ARADDR(3)} {vec:rsc.ARADDR(4)} {vec:rsc.ARADDR(5)} {vec:rsc.ARADDR(6)} {vec:rsc.ARADDR(7)} {vec:rsc.ARADDR(8)} {vec:rsc.ARADDR(9)} {vec:rsc.ARADDR(10)} {vec:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2908 -attr oid 2904 -attr vt d -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2909 -attr oid 2905 -attr vt d
load net {vec:rsc.ARID} -port {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2910 -attr oid 2906 -attr vt d
load net {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2911 -attr oid 2907 -attr vt d
load net {vec:rsc.BREADY} -port {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2912 -attr oid 2908 -attr vt d
load net {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2913 -attr oid 2909 -attr vt d
load net {vec:rsc.BVALID} -port {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2914 -attr oid 2910 -attr vt d -attr @path {/ntt_flat/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2915 -attr oid 2911 -attr vt d
load net {vec:rsc.BUSER} -port {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2916 -attr oid 2912 -attr vt d -attr @path {/ntt_flat/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -attr vt d
load net {vec:rsc.BRESP(1)} -attr vt d
load netBundle {vec:rsc.BRESP} 2 {vec:rsc.BRESP(0)} {vec:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2917 -attr oid 2913 -attr vt d -attr @path {/ntt_flat/vec:rsc.BRESP}
load net {vec:rsc.BRESP(0)} -port {vec:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -port {vec:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/vec:rsc.BRESP}
load net {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2918 -attr oid 2914 -attr vt d
load net {vec:rsc.BID} -port {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2919 -attr oid 2915 -attr vt d -attr @path {/ntt_flat/vec:rsc.BID}
load net {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2920 -attr oid 2916 -attr vt d
load net {vec:rsc.WREADY} -port {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2921 -attr oid 2917 -attr vt d -attr @path {/ntt_flat/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2922 -attr oid 2918 -attr vt d
load net {vec:rsc.WVALID} -port {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2923 -attr oid 2919 -attr vt d
load net {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2924 -attr oid 2920 -attr vt d
load net {vec:rsc.WUSER} -port {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2925 -attr oid 2921 -attr vt d
load net {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2926 -attr oid 2922 -attr vt d
load net {vec:rsc.WLAST} -port {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2927 -attr oid 2923 -attr vt d
load net {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2928 -attr oid 2924 -attr vt d -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(0)} -port {vec:rsc.WSTRB(0)} -attr vt d
load net {vec:rsc.WSTRB(1)} -port {vec:rsc.WSTRB(1)} -attr vt d
load net {vec:rsc.WSTRB(2)} -port {vec:rsc.WSTRB(2)} -attr vt d
load net {vec:rsc.WSTRB(3)} -port {vec:rsc.WSTRB(3)} -attr vt d
load netBundle {vec:rsc.WSTRB} 4 {vec:rsc.WSTRB(0)} {vec:rsc.WSTRB(1)} {vec:rsc.WSTRB(2)} {vec:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2929 -attr oid 2925 -attr vt d -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2930 -attr oid 2926 -attr vt d -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(0)} -port {vec:rsc.WDATA(0)} -attr vt d
load net {vec:rsc.WDATA(1)} -port {vec:rsc.WDATA(1)} -attr vt d
load net {vec:rsc.WDATA(2)} -port {vec:rsc.WDATA(2)} -attr vt d
load net {vec:rsc.WDATA(3)} -port {vec:rsc.WDATA(3)} -attr vt d
load net {vec:rsc.WDATA(4)} -port {vec:rsc.WDATA(4)} -attr vt d
load net {vec:rsc.WDATA(5)} -port {vec:rsc.WDATA(5)} -attr vt d
load net {vec:rsc.WDATA(6)} -port {vec:rsc.WDATA(6)} -attr vt d
load net {vec:rsc.WDATA(7)} -port {vec:rsc.WDATA(7)} -attr vt d
load net {vec:rsc.WDATA(8)} -port {vec:rsc.WDATA(8)} -attr vt d
load net {vec:rsc.WDATA(9)} -port {vec:rsc.WDATA(9)} -attr vt d
load net {vec:rsc.WDATA(10)} -port {vec:rsc.WDATA(10)} -attr vt d
load net {vec:rsc.WDATA(11)} -port {vec:rsc.WDATA(11)} -attr vt d
load net {vec:rsc.WDATA(12)} -port {vec:rsc.WDATA(12)} -attr vt d
load net {vec:rsc.WDATA(13)} -port {vec:rsc.WDATA(13)} -attr vt d
load net {vec:rsc.WDATA(14)} -port {vec:rsc.WDATA(14)} -attr vt d
load net {vec:rsc.WDATA(15)} -port {vec:rsc.WDATA(15)} -attr vt d
load net {vec:rsc.WDATA(16)} -port {vec:rsc.WDATA(16)} -attr vt d
load net {vec:rsc.WDATA(17)} -port {vec:rsc.WDATA(17)} -attr vt d
load net {vec:rsc.WDATA(18)} -port {vec:rsc.WDATA(18)} -attr vt d
load net {vec:rsc.WDATA(19)} -port {vec:rsc.WDATA(19)} -attr vt d
load net {vec:rsc.WDATA(20)} -port {vec:rsc.WDATA(20)} -attr vt d
load net {vec:rsc.WDATA(21)} -port {vec:rsc.WDATA(21)} -attr vt d
load net {vec:rsc.WDATA(22)} -port {vec:rsc.WDATA(22)} -attr vt d
load net {vec:rsc.WDATA(23)} -port {vec:rsc.WDATA(23)} -attr vt d
load net {vec:rsc.WDATA(24)} -port {vec:rsc.WDATA(24)} -attr vt d
load net {vec:rsc.WDATA(25)} -port {vec:rsc.WDATA(25)} -attr vt d
load net {vec:rsc.WDATA(26)} -port {vec:rsc.WDATA(26)} -attr vt d
load net {vec:rsc.WDATA(27)} -port {vec:rsc.WDATA(27)} -attr vt d
load net {vec:rsc.WDATA(28)} -port {vec:rsc.WDATA(28)} -attr vt d
load net {vec:rsc.WDATA(29)} -port {vec:rsc.WDATA(29)} -attr vt d
load net {vec:rsc.WDATA(30)} -port {vec:rsc.WDATA(30)} -attr vt d
load net {vec:rsc.WDATA(31)} -port {vec:rsc.WDATA(31)} -attr vt d
load netBundle {vec:rsc.WDATA} 32 {vec:rsc.WDATA(0)} {vec:rsc.WDATA(1)} {vec:rsc.WDATA(2)} {vec:rsc.WDATA(3)} {vec:rsc.WDATA(4)} {vec:rsc.WDATA(5)} {vec:rsc.WDATA(6)} {vec:rsc.WDATA(7)} {vec:rsc.WDATA(8)} {vec:rsc.WDATA(9)} {vec:rsc.WDATA(10)} {vec:rsc.WDATA(11)} {vec:rsc.WDATA(12)} {vec:rsc.WDATA(13)} {vec:rsc.WDATA(14)} {vec:rsc.WDATA(15)} {vec:rsc.WDATA(16)} {vec:rsc.WDATA(17)} {vec:rsc.WDATA(18)} {vec:rsc.WDATA(19)} {vec:rsc.WDATA(20)} {vec:rsc.WDATA(21)} {vec:rsc.WDATA(22)} {vec:rsc.WDATA(23)} {vec:rsc.WDATA(24)} {vec:rsc.WDATA(25)} {vec:rsc.WDATA(26)} {vec:rsc.WDATA(27)} {vec:rsc.WDATA(28)} {vec:rsc.WDATA(29)} {vec:rsc.WDATA(30)} {vec:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2931 -attr oid 2927 -attr vt d -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2932 -attr oid 2928 -attr vt d
load net {vec:rsc.AWREADY} -port {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2933 -attr oid 2929 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2934 -attr oid 2930 -attr vt d
load net {vec:rsc.AWVALID} -port {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2935 -attr oid 2931 -attr vt d
load net {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2936 -attr oid 2932 -attr vt d
load net {vec:rsc.AWUSER} -port {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2937 -attr oid 2933 -attr vt d
load net {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2938 -attr oid 2934 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(0)} -port {vec:rsc.AWREGION(0)} -attr vt d
load net {vec:rsc.AWREGION(1)} -port {vec:rsc.AWREGION(1)} -attr vt d
load net {vec:rsc.AWREGION(2)} -port {vec:rsc.AWREGION(2)} -attr vt d
load net {vec:rsc.AWREGION(3)} -port {vec:rsc.AWREGION(3)} -attr vt d
load netBundle {vec:rsc.AWREGION} 4 {vec:rsc.AWREGION(0)} {vec:rsc.AWREGION(1)} {vec:rsc.AWREGION(2)} {vec:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2939 -attr oid 2935 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2940 -attr oid 2936 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(0)} -port {vec:rsc.AWQOS(0)} -attr vt d
load net {vec:rsc.AWQOS(1)} -port {vec:rsc.AWQOS(1)} -attr vt d
load net {vec:rsc.AWQOS(2)} -port {vec:rsc.AWQOS(2)} -attr vt d
load net {vec:rsc.AWQOS(3)} -port {vec:rsc.AWQOS(3)} -attr vt d
load netBundle {vec:rsc.AWQOS} 4 {vec:rsc.AWQOS(0)} {vec:rsc.AWQOS(1)} {vec:rsc.AWQOS(2)} {vec:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2941 -attr oid 2937 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2942 -attr oid 2938 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(0)} -port {vec:rsc.AWPROT(0)} -attr vt d
load net {vec:rsc.AWPROT(1)} -port {vec:rsc.AWPROT(1)} -attr vt d
load net {vec:rsc.AWPROT(2)} -port {vec:rsc.AWPROT(2)} -attr vt d
load netBundle {vec:rsc.AWPROT} 3 {vec:rsc.AWPROT(0)} {vec:rsc.AWPROT(1)} {vec:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2943 -attr oid 2939 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2944 -attr oid 2940 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(0)} -port {vec:rsc.AWCACHE(0)} -attr vt d
load net {vec:rsc.AWCACHE(1)} -port {vec:rsc.AWCACHE(1)} -attr vt d
load net {vec:rsc.AWCACHE(2)} -port {vec:rsc.AWCACHE(2)} -attr vt d
load net {vec:rsc.AWCACHE(3)} -port {vec:rsc.AWCACHE(3)} -attr vt d
load netBundle {vec:rsc.AWCACHE} 4 {vec:rsc.AWCACHE(0)} {vec:rsc.AWCACHE(1)} {vec:rsc.AWCACHE(2)} {vec:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2945 -attr oid 2941 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2946 -attr oid 2942 -attr vt d
load net {vec:rsc.AWLOCK} -port {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2947 -attr oid 2943 -attr vt d
load net {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2948 -attr oid 2944 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(0)} -port {vec:rsc.AWBURST(0)} -attr vt d
load net {vec:rsc.AWBURST(1)} -port {vec:rsc.AWBURST(1)} -attr vt d
load netBundle {vec:rsc.AWBURST} 2 {vec:rsc.AWBURST(0)} {vec:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2949 -attr oid 2945 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2950 -attr oid 2946 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(0)} -port {vec:rsc.AWSIZE(0)} -attr vt d
load net {vec:rsc.AWSIZE(1)} -port {vec:rsc.AWSIZE(1)} -attr vt d
load net {vec:rsc.AWSIZE(2)} -port {vec:rsc.AWSIZE(2)} -attr vt d
load netBundle {vec:rsc.AWSIZE} 3 {vec:rsc.AWSIZE(0)} {vec:rsc.AWSIZE(1)} {vec:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2951 -attr oid 2947 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2952 -attr oid 2948 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(0)} -port {vec:rsc.AWLEN(0)} -attr vt d
load net {vec:rsc.AWLEN(1)} -port {vec:rsc.AWLEN(1)} -attr vt d
load net {vec:rsc.AWLEN(2)} -port {vec:rsc.AWLEN(2)} -attr vt d
load net {vec:rsc.AWLEN(3)} -port {vec:rsc.AWLEN(3)} -attr vt d
load net {vec:rsc.AWLEN(4)} -port {vec:rsc.AWLEN(4)} -attr vt d
load net {vec:rsc.AWLEN(5)} -port {vec:rsc.AWLEN(5)} -attr vt d
load net {vec:rsc.AWLEN(6)} -port {vec:rsc.AWLEN(6)} -attr vt d
load net {vec:rsc.AWLEN(7)} -port {vec:rsc.AWLEN(7)} -attr vt d
load netBundle {vec:rsc.AWLEN} 8 {vec:rsc.AWLEN(0)} {vec:rsc.AWLEN(1)} {vec:rsc.AWLEN(2)} {vec:rsc.AWLEN(3)} {vec:rsc.AWLEN(4)} {vec:rsc.AWLEN(5)} {vec:rsc.AWLEN(6)} {vec:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2953 -attr oid 2949 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2954 -attr oid 2950 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(0)} -port {vec:rsc.AWADDR(0)} -attr vt d
load net {vec:rsc.AWADDR(1)} -port {vec:rsc.AWADDR(1)} -attr vt d
load net {vec:rsc.AWADDR(2)} -port {vec:rsc.AWADDR(2)} -attr vt d
load net {vec:rsc.AWADDR(3)} -port {vec:rsc.AWADDR(3)} -attr vt d
load net {vec:rsc.AWADDR(4)} -port {vec:rsc.AWADDR(4)} -attr vt d
load net {vec:rsc.AWADDR(5)} -port {vec:rsc.AWADDR(5)} -attr vt d
load net {vec:rsc.AWADDR(6)} -port {vec:rsc.AWADDR(6)} -attr vt d
load net {vec:rsc.AWADDR(7)} -port {vec:rsc.AWADDR(7)} -attr vt d
load net {vec:rsc.AWADDR(8)} -port {vec:rsc.AWADDR(8)} -attr vt d
load net {vec:rsc.AWADDR(9)} -port {vec:rsc.AWADDR(9)} -attr vt d
load net {vec:rsc.AWADDR(10)} -port {vec:rsc.AWADDR(10)} -attr vt d
load net {vec:rsc.AWADDR(11)} -port {vec:rsc.AWADDR(11)} -attr vt d
load netBundle {vec:rsc.AWADDR} 12 {vec:rsc.AWADDR(0)} {vec:rsc.AWADDR(1)} {vec:rsc.AWADDR(2)} {vec:rsc.AWADDR(3)} {vec:rsc.AWADDR(4)} {vec:rsc.AWADDR(5)} {vec:rsc.AWADDR(6)} {vec:rsc.AWADDR(7)} {vec:rsc.AWADDR(8)} {vec:rsc.AWADDR(9)} {vec:rsc.AWADDR(10)} {vec:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2955 -attr oid 2951 -attr vt d -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2956 -attr oid 2952 -attr vt d
load net {vec:rsc.AWID} -port {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2957 -attr oid 2953 -attr vt d
load net {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2958 -attr oid 2954 -attr vt d
load net {vec:rsc.triosy.lz} -port {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2959 -attr oid 2955 -attr vt d -attr @path {/ntt_flat/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2960 -attr oid 2956 -attr vt d -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(0)} -port {p:rsc.dat(0)} -attr vt d
load net {p:rsc.dat(1)} -port {p:rsc.dat(1)} -attr vt d
load net {p:rsc.dat(2)} -port {p:rsc.dat(2)} -attr vt d
load net {p:rsc.dat(3)} -port {p:rsc.dat(3)} -attr vt d
load net {p:rsc.dat(4)} -port {p:rsc.dat(4)} -attr vt d
load net {p:rsc.dat(5)} -port {p:rsc.dat(5)} -attr vt d
load net {p:rsc.dat(6)} -port {p:rsc.dat(6)} -attr vt d
load net {p:rsc.dat(7)} -port {p:rsc.dat(7)} -attr vt d
load net {p:rsc.dat(8)} -port {p:rsc.dat(8)} -attr vt d
load net {p:rsc.dat(9)} -port {p:rsc.dat(9)} -attr vt d
load net {p:rsc.dat(10)} -port {p:rsc.dat(10)} -attr vt d
load net {p:rsc.dat(11)} -port {p:rsc.dat(11)} -attr vt d
load net {p:rsc.dat(12)} -port {p:rsc.dat(12)} -attr vt d
load net {p:rsc.dat(13)} -port {p:rsc.dat(13)} -attr vt d
load net {p:rsc.dat(14)} -port {p:rsc.dat(14)} -attr vt d
load net {p:rsc.dat(15)} -port {p:rsc.dat(15)} -attr vt d
load net {p:rsc.dat(16)} -port {p:rsc.dat(16)} -attr vt d
load net {p:rsc.dat(17)} -port {p:rsc.dat(17)} -attr vt d
load net {p:rsc.dat(18)} -port {p:rsc.dat(18)} -attr vt d
load net {p:rsc.dat(19)} -port {p:rsc.dat(19)} -attr vt d
load net {p:rsc.dat(20)} -port {p:rsc.dat(20)} -attr vt d
load net {p:rsc.dat(21)} -port {p:rsc.dat(21)} -attr vt d
load net {p:rsc.dat(22)} -port {p:rsc.dat(22)} -attr vt d
load net {p:rsc.dat(23)} -port {p:rsc.dat(23)} -attr vt d
load net {p:rsc.dat(24)} -port {p:rsc.dat(24)} -attr vt d
load net {p:rsc.dat(25)} -port {p:rsc.dat(25)} -attr vt d
load net {p:rsc.dat(26)} -port {p:rsc.dat(26)} -attr vt d
load net {p:rsc.dat(27)} -port {p:rsc.dat(27)} -attr vt d
load net {p:rsc.dat(28)} -port {p:rsc.dat(28)} -attr vt d
load net {p:rsc.dat(29)} -port {p:rsc.dat(29)} -attr vt d
load net {p:rsc.dat(30)} -port {p:rsc.dat(30)} -attr vt d
load net {p:rsc.dat(31)} -port {p:rsc.dat(31)} -attr vt d
load netBundle {p:rsc.dat} 32 {p:rsc.dat(0)} {p:rsc.dat(1)} {p:rsc.dat(2)} {p:rsc.dat(3)} {p:rsc.dat(4)} {p:rsc.dat(5)} {p:rsc.dat(6)} {p:rsc.dat(7)} {p:rsc.dat(8)} {p:rsc.dat(9)} {p:rsc.dat(10)} {p:rsc.dat(11)} {p:rsc.dat(12)} {p:rsc.dat(13)} {p:rsc.dat(14)} {p:rsc.dat(15)} {p:rsc.dat(16)} {p:rsc.dat(17)} {p:rsc.dat(18)} {p:rsc.dat(19)} {p:rsc.dat(20)} {p:rsc.dat(21)} {p:rsc.dat(22)} {p:rsc.dat(23)} {p:rsc.dat(24)} {p:rsc.dat(25)} {p:rsc.dat(26)} {p:rsc.dat(27)} {p:rsc.dat(28)} {p:rsc.dat(29)} {p:rsc.dat(30)} {p:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2961 -attr oid 2957 -attr vt d -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2962 -attr oid 2958 -attr vt d
load net {p:rsc.triosy.lz} -port {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2963 -attr oid 2959 -attr vt d -attr @path {/ntt_flat/p:rsc.triosy.lz}
load net {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2964 -attr oid 2960 -attr vt d -attr @path {/ntt_flat/r:rsc.dat}
load net {r:rsc.dat(0)} -port {r:rsc.dat(0)} -attr vt d
load net {r:rsc.dat(1)} -port {r:rsc.dat(1)} -attr vt d
load net {r:rsc.dat(2)} -port {r:rsc.dat(2)} -attr vt d
load net {r:rsc.dat(3)} -port {r:rsc.dat(3)} -attr vt d
load net {r:rsc.dat(4)} -port {r:rsc.dat(4)} -attr vt d
load net {r:rsc.dat(5)} -port {r:rsc.dat(5)} -attr vt d
load net {r:rsc.dat(6)} -port {r:rsc.dat(6)} -attr vt d
load net {r:rsc.dat(7)} -port {r:rsc.dat(7)} -attr vt d
load net {r:rsc.dat(8)} -port {r:rsc.dat(8)} -attr vt d
load net {r:rsc.dat(9)} -port {r:rsc.dat(9)} -attr vt d
load net {r:rsc.dat(10)} -port {r:rsc.dat(10)} -attr vt d
load net {r:rsc.dat(11)} -port {r:rsc.dat(11)} -attr vt d
load net {r:rsc.dat(12)} -port {r:rsc.dat(12)} -attr vt d
load net {r:rsc.dat(13)} -port {r:rsc.dat(13)} -attr vt d
load net {r:rsc.dat(14)} -port {r:rsc.dat(14)} -attr vt d
load net {r:rsc.dat(15)} -port {r:rsc.dat(15)} -attr vt d
load net {r:rsc.dat(16)} -port {r:rsc.dat(16)} -attr vt d
load net {r:rsc.dat(17)} -port {r:rsc.dat(17)} -attr vt d
load net {r:rsc.dat(18)} -port {r:rsc.dat(18)} -attr vt d
load net {r:rsc.dat(19)} -port {r:rsc.dat(19)} -attr vt d
load net {r:rsc.dat(20)} -port {r:rsc.dat(20)} -attr vt d
load net {r:rsc.dat(21)} -port {r:rsc.dat(21)} -attr vt d
load net {r:rsc.dat(22)} -port {r:rsc.dat(22)} -attr vt d
load net {r:rsc.dat(23)} -port {r:rsc.dat(23)} -attr vt d
load net {r:rsc.dat(24)} -port {r:rsc.dat(24)} -attr vt d
load net {r:rsc.dat(25)} -port {r:rsc.dat(25)} -attr vt d
load net {r:rsc.dat(26)} -port {r:rsc.dat(26)} -attr vt d
load net {r:rsc.dat(27)} -port {r:rsc.dat(27)} -attr vt d
load net {r:rsc.dat(28)} -port {r:rsc.dat(28)} -attr vt d
load net {r:rsc.dat(29)} -port {r:rsc.dat(29)} -attr vt d
load net {r:rsc.dat(30)} -port {r:rsc.dat(30)} -attr vt d
load net {r:rsc.dat(31)} -port {r:rsc.dat(31)} -attr vt d
load netBundle {r:rsc.dat} 32 {r:rsc.dat(0)} {r:rsc.dat(1)} {r:rsc.dat(2)} {r:rsc.dat(3)} {r:rsc.dat(4)} {r:rsc.dat(5)} {r:rsc.dat(6)} {r:rsc.dat(7)} {r:rsc.dat(8)} {r:rsc.dat(9)} {r:rsc.dat(10)} {r:rsc.dat(11)} {r:rsc.dat(12)} {r:rsc.dat(13)} {r:rsc.dat(14)} {r:rsc.dat(15)} {r:rsc.dat(16)} {r:rsc.dat(17)} {r:rsc.dat(18)} {r:rsc.dat(19)} {r:rsc.dat(20)} {r:rsc.dat(21)} {r:rsc.dat(22)} {r:rsc.dat(23)} {r:rsc.dat(24)} {r:rsc.dat(25)} {r:rsc.dat(26)} {r:rsc.dat(27)} {r:rsc.dat(28)} {r:rsc.dat(29)} {r:rsc.dat(30)} {r:rsc.dat(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2965 -attr oid 2961 -attr vt d -attr @path {/ntt_flat/r:rsc.dat}
load net {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2966 -attr oid 2962 -attr vt d
load net {r:rsc.triosy.lz} -port {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2967 -attr oid 2963 -attr vt d -attr @path {/ntt_flat/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2968 -attr oid 2964 -attr vt d
load net {twiddle:rsc.s_tdone} -port {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2969 -attr oid 2965 -attr vt d
load net {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2970 -attr oid 2966 -attr vt d
load net {twiddle:rsc.tr_write_done} -port {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2971 -attr oid 2967 -attr vt d
load net {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2972 -attr oid 2968 -attr vt d
load net {twiddle:rsc.RREADY} -port {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2973 -attr oid 2969 -attr vt d
load net {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2974 -attr oid 2970 -attr vt d
load net {twiddle:rsc.RVALID} -port {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2975 -attr oid 2971 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2976 -attr oid 2972 -attr vt d
load net {twiddle:rsc.RUSER} -port {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2977 -attr oid 2973 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2978 -attr oid 2974 -attr vt d
load net {twiddle:rsc.RLAST} -port {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2979 -attr oid 2975 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -attr vt d
load net {twiddle:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle:rsc.RRESP} 2 {twiddle:rsc.RRESP(0)} {twiddle:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2980 -attr oid 2976 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(0)} -port {twiddle:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -port {twiddle:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -attr vt d
load net {twiddle:rsc.RDATA(1)} -attr vt d
load net {twiddle:rsc.RDATA(2)} -attr vt d
load net {twiddle:rsc.RDATA(3)} -attr vt d
load net {twiddle:rsc.RDATA(4)} -attr vt d
load net {twiddle:rsc.RDATA(5)} -attr vt d
load net {twiddle:rsc.RDATA(6)} -attr vt d
load net {twiddle:rsc.RDATA(7)} -attr vt d
load net {twiddle:rsc.RDATA(8)} -attr vt d
load net {twiddle:rsc.RDATA(9)} -attr vt d
load net {twiddle:rsc.RDATA(10)} -attr vt d
load net {twiddle:rsc.RDATA(11)} -attr vt d
load net {twiddle:rsc.RDATA(12)} -attr vt d
load net {twiddle:rsc.RDATA(13)} -attr vt d
load net {twiddle:rsc.RDATA(14)} -attr vt d
load net {twiddle:rsc.RDATA(15)} -attr vt d
load net {twiddle:rsc.RDATA(16)} -attr vt d
load net {twiddle:rsc.RDATA(17)} -attr vt d
load net {twiddle:rsc.RDATA(18)} -attr vt d
load net {twiddle:rsc.RDATA(19)} -attr vt d
load net {twiddle:rsc.RDATA(20)} -attr vt d
load net {twiddle:rsc.RDATA(21)} -attr vt d
load net {twiddle:rsc.RDATA(22)} -attr vt d
load net {twiddle:rsc.RDATA(23)} -attr vt d
load net {twiddle:rsc.RDATA(24)} -attr vt d
load net {twiddle:rsc.RDATA(25)} -attr vt d
load net {twiddle:rsc.RDATA(26)} -attr vt d
load net {twiddle:rsc.RDATA(27)} -attr vt d
load net {twiddle:rsc.RDATA(28)} -attr vt d
load net {twiddle:rsc.RDATA(29)} -attr vt d
load net {twiddle:rsc.RDATA(30)} -attr vt d
load net {twiddle:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle:rsc.RDATA} 32 {twiddle:rsc.RDATA(0)} {twiddle:rsc.RDATA(1)} {twiddle:rsc.RDATA(2)} {twiddle:rsc.RDATA(3)} {twiddle:rsc.RDATA(4)} {twiddle:rsc.RDATA(5)} {twiddle:rsc.RDATA(6)} {twiddle:rsc.RDATA(7)} {twiddle:rsc.RDATA(8)} {twiddle:rsc.RDATA(9)} {twiddle:rsc.RDATA(10)} {twiddle:rsc.RDATA(11)} {twiddle:rsc.RDATA(12)} {twiddle:rsc.RDATA(13)} {twiddle:rsc.RDATA(14)} {twiddle:rsc.RDATA(15)} {twiddle:rsc.RDATA(16)} {twiddle:rsc.RDATA(17)} {twiddle:rsc.RDATA(18)} {twiddle:rsc.RDATA(19)} {twiddle:rsc.RDATA(20)} {twiddle:rsc.RDATA(21)} {twiddle:rsc.RDATA(22)} {twiddle:rsc.RDATA(23)} {twiddle:rsc.RDATA(24)} {twiddle:rsc.RDATA(25)} {twiddle:rsc.RDATA(26)} {twiddle:rsc.RDATA(27)} {twiddle:rsc.RDATA(28)} {twiddle:rsc.RDATA(29)} {twiddle:rsc.RDATA(30)} {twiddle:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2981 -attr oid 2977 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(0)} -port {twiddle:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -port {twiddle:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -port {twiddle:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -port {twiddle:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -port {twiddle:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -port {twiddle:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -port {twiddle:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -port {twiddle:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -port {twiddle:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -port {twiddle:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -port {twiddle:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -port {twiddle:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -port {twiddle:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -port {twiddle:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -port {twiddle:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -port {twiddle:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -port {twiddle:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -port {twiddle:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -port {twiddle:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -port {twiddle:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -port {twiddle:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -port {twiddle:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -port {twiddle:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -port {twiddle:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -port {twiddle:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -port {twiddle:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -port {twiddle:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -port {twiddle:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -port {twiddle:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -port {twiddle:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -port {twiddle:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -port {twiddle:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2982 -attr oid 2978 -attr vt d
load net {twiddle:rsc.RID} -port {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2983 -attr oid 2979 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2984 -attr oid 2980 -attr vt d
load net {twiddle:rsc.ARREADY} -port {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2985 -attr oid 2981 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2986 -attr oid 2982 -attr vt d
load net {twiddle:rsc.ARVALID} -port {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2987 -attr oid 2983 -attr vt d
load net {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2988 -attr oid 2984 -attr vt d
load net {twiddle:rsc.ARUSER} -port {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2989 -attr oid 2985 -attr vt d
load net {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2990 -attr oid 2986 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(0)} -port {twiddle:rsc.ARREGION(0)} -attr vt d
load net {twiddle:rsc.ARREGION(1)} -port {twiddle:rsc.ARREGION(1)} -attr vt d
load net {twiddle:rsc.ARREGION(2)} -port {twiddle:rsc.ARREGION(2)} -attr vt d
load net {twiddle:rsc.ARREGION(3)} -port {twiddle:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle:rsc.ARREGION} 4 {twiddle:rsc.ARREGION(0)} {twiddle:rsc.ARREGION(1)} {twiddle:rsc.ARREGION(2)} {twiddle:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2991 -attr oid 2987 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2992 -attr oid 2988 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(0)} -port {twiddle:rsc.ARQOS(0)} -attr vt d
load net {twiddle:rsc.ARQOS(1)} -port {twiddle:rsc.ARQOS(1)} -attr vt d
load net {twiddle:rsc.ARQOS(2)} -port {twiddle:rsc.ARQOS(2)} -attr vt d
load net {twiddle:rsc.ARQOS(3)} -port {twiddle:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle:rsc.ARQOS} 4 {twiddle:rsc.ARQOS(0)} {twiddle:rsc.ARQOS(1)} {twiddle:rsc.ARQOS(2)} {twiddle:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2993 -attr oid 2989 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2994 -attr oid 2990 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(0)} -port {twiddle:rsc.ARPROT(0)} -attr vt d
load net {twiddle:rsc.ARPROT(1)} -port {twiddle:rsc.ARPROT(1)} -attr vt d
load net {twiddle:rsc.ARPROT(2)} -port {twiddle:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle:rsc.ARPROT} 3 {twiddle:rsc.ARPROT(0)} {twiddle:rsc.ARPROT(1)} {twiddle:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2995 -attr oid 2991 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2996 -attr oid 2992 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(0)} -port {twiddle:rsc.ARCACHE(0)} -attr vt d
load net {twiddle:rsc.ARCACHE(1)} -port {twiddle:rsc.ARCACHE(1)} -attr vt d
load net {twiddle:rsc.ARCACHE(2)} -port {twiddle:rsc.ARCACHE(2)} -attr vt d
load net {twiddle:rsc.ARCACHE(3)} -port {twiddle:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.ARCACHE} 4 {twiddle:rsc.ARCACHE(0)} {twiddle:rsc.ARCACHE(1)} {twiddle:rsc.ARCACHE(2)} {twiddle:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2997 -attr oid 2993 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2998 -attr oid 2994 -attr vt d
load net {twiddle:rsc.ARLOCK} -port {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-2999 -attr oid 2995 -attr vt d
load net {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3000 -attr oid 2996 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(0)} -port {twiddle:rsc.ARBURST(0)} -attr vt d
load net {twiddle:rsc.ARBURST(1)} -port {twiddle:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle:rsc.ARBURST} 2 {twiddle:rsc.ARBURST(0)} {twiddle:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3001 -attr oid 2997 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3002 -attr oid 2998 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(0)} -port {twiddle:rsc.ARSIZE(0)} -attr vt d
load net {twiddle:rsc.ARSIZE(1)} -port {twiddle:rsc.ARSIZE(1)} -attr vt d
load net {twiddle:rsc.ARSIZE(2)} -port {twiddle:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.ARSIZE} 3 {twiddle:rsc.ARSIZE(0)} {twiddle:rsc.ARSIZE(1)} {twiddle:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3003 -attr oid 2999 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3004 -attr oid 3000 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(0)} -port {twiddle:rsc.ARLEN(0)} -attr vt d
load net {twiddle:rsc.ARLEN(1)} -port {twiddle:rsc.ARLEN(1)} -attr vt d
load net {twiddle:rsc.ARLEN(2)} -port {twiddle:rsc.ARLEN(2)} -attr vt d
load net {twiddle:rsc.ARLEN(3)} -port {twiddle:rsc.ARLEN(3)} -attr vt d
load net {twiddle:rsc.ARLEN(4)} -port {twiddle:rsc.ARLEN(4)} -attr vt d
load net {twiddle:rsc.ARLEN(5)} -port {twiddle:rsc.ARLEN(5)} -attr vt d
load net {twiddle:rsc.ARLEN(6)} -port {twiddle:rsc.ARLEN(6)} -attr vt d
load net {twiddle:rsc.ARLEN(7)} -port {twiddle:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle:rsc.ARLEN} 8 {twiddle:rsc.ARLEN(0)} {twiddle:rsc.ARLEN(1)} {twiddle:rsc.ARLEN(2)} {twiddle:rsc.ARLEN(3)} {twiddle:rsc.ARLEN(4)} {twiddle:rsc.ARLEN(5)} {twiddle:rsc.ARLEN(6)} {twiddle:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3005 -attr oid 3001 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3006 -attr oid 3002 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(0)} -port {twiddle:rsc.ARADDR(0)} -attr vt d
load net {twiddle:rsc.ARADDR(1)} -port {twiddle:rsc.ARADDR(1)} -attr vt d
load net {twiddle:rsc.ARADDR(2)} -port {twiddle:rsc.ARADDR(2)} -attr vt d
load net {twiddle:rsc.ARADDR(3)} -port {twiddle:rsc.ARADDR(3)} -attr vt d
load net {twiddle:rsc.ARADDR(4)} -port {twiddle:rsc.ARADDR(4)} -attr vt d
load net {twiddle:rsc.ARADDR(5)} -port {twiddle:rsc.ARADDR(5)} -attr vt d
load net {twiddle:rsc.ARADDR(6)} -port {twiddle:rsc.ARADDR(6)} -attr vt d
load net {twiddle:rsc.ARADDR(7)} -port {twiddle:rsc.ARADDR(7)} -attr vt d
load net {twiddle:rsc.ARADDR(8)} -port {twiddle:rsc.ARADDR(8)} -attr vt d
load net {twiddle:rsc.ARADDR(9)} -port {twiddle:rsc.ARADDR(9)} -attr vt d
load net {twiddle:rsc.ARADDR(10)} -port {twiddle:rsc.ARADDR(10)} -attr vt d
load net {twiddle:rsc.ARADDR(11)} -port {twiddle:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle:rsc.ARADDR} 12 {twiddle:rsc.ARADDR(0)} {twiddle:rsc.ARADDR(1)} {twiddle:rsc.ARADDR(2)} {twiddle:rsc.ARADDR(3)} {twiddle:rsc.ARADDR(4)} {twiddle:rsc.ARADDR(5)} {twiddle:rsc.ARADDR(6)} {twiddle:rsc.ARADDR(7)} {twiddle:rsc.ARADDR(8)} {twiddle:rsc.ARADDR(9)} {twiddle:rsc.ARADDR(10)} {twiddle:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3007 -attr oid 3003 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3008 -attr oid 3004 -attr vt d
load net {twiddle:rsc.ARID} -port {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3009 -attr oid 3005 -attr vt d
load net {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3010 -attr oid 3006 -attr vt d
load net {twiddle:rsc.BREADY} -port {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3011 -attr oid 3007 -attr vt d
load net {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3012 -attr oid 3008 -attr vt d
load net {twiddle:rsc.BVALID} -port {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3013 -attr oid 3009 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3014 -attr oid 3010 -attr vt d
load net {twiddle:rsc.BUSER} -port {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3015 -attr oid 3011 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -attr vt d
load net {twiddle:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle:rsc.BRESP} 2 {twiddle:rsc.BRESP(0)} {twiddle:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3016 -attr oid 3012 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(0)} -port {twiddle:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -port {twiddle:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3017 -attr oid 3013 -attr vt d
load net {twiddle:rsc.BID} -port {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3018 -attr oid 3014 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3019 -attr oid 3015 -attr vt d
load net {twiddle:rsc.WREADY} -port {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3020 -attr oid 3016 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3021 -attr oid 3017 -attr vt d
load net {twiddle:rsc.WVALID} -port {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3022 -attr oid 3018 -attr vt d
load net {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3023 -attr oid 3019 -attr vt d
load net {twiddle:rsc.WUSER} -port {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3024 -attr oid 3020 -attr vt d
load net {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3025 -attr oid 3021 -attr vt d
load net {twiddle:rsc.WLAST} -port {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3026 -attr oid 3022 -attr vt d
load net {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3027 -attr oid 3023 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(0)} -port {twiddle:rsc.WSTRB(0)} -attr vt d
load net {twiddle:rsc.WSTRB(1)} -port {twiddle:rsc.WSTRB(1)} -attr vt d
load net {twiddle:rsc.WSTRB(2)} -port {twiddle:rsc.WSTRB(2)} -attr vt d
load net {twiddle:rsc.WSTRB(3)} -port {twiddle:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle:rsc.WSTRB} 4 {twiddle:rsc.WSTRB(0)} {twiddle:rsc.WSTRB(1)} {twiddle:rsc.WSTRB(2)} {twiddle:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3028 -attr oid 3024 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3029 -attr oid 3025 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(0)} -port {twiddle:rsc.WDATA(0)} -attr vt d
load net {twiddle:rsc.WDATA(1)} -port {twiddle:rsc.WDATA(1)} -attr vt d
load net {twiddle:rsc.WDATA(2)} -port {twiddle:rsc.WDATA(2)} -attr vt d
load net {twiddle:rsc.WDATA(3)} -port {twiddle:rsc.WDATA(3)} -attr vt d
load net {twiddle:rsc.WDATA(4)} -port {twiddle:rsc.WDATA(4)} -attr vt d
load net {twiddle:rsc.WDATA(5)} -port {twiddle:rsc.WDATA(5)} -attr vt d
load net {twiddle:rsc.WDATA(6)} -port {twiddle:rsc.WDATA(6)} -attr vt d
load net {twiddle:rsc.WDATA(7)} -port {twiddle:rsc.WDATA(7)} -attr vt d
load net {twiddle:rsc.WDATA(8)} -port {twiddle:rsc.WDATA(8)} -attr vt d
load net {twiddle:rsc.WDATA(9)} -port {twiddle:rsc.WDATA(9)} -attr vt d
load net {twiddle:rsc.WDATA(10)} -port {twiddle:rsc.WDATA(10)} -attr vt d
load net {twiddle:rsc.WDATA(11)} -port {twiddle:rsc.WDATA(11)} -attr vt d
load net {twiddle:rsc.WDATA(12)} -port {twiddle:rsc.WDATA(12)} -attr vt d
load net {twiddle:rsc.WDATA(13)} -port {twiddle:rsc.WDATA(13)} -attr vt d
load net {twiddle:rsc.WDATA(14)} -port {twiddle:rsc.WDATA(14)} -attr vt d
load net {twiddle:rsc.WDATA(15)} -port {twiddle:rsc.WDATA(15)} -attr vt d
load net {twiddle:rsc.WDATA(16)} -port {twiddle:rsc.WDATA(16)} -attr vt d
load net {twiddle:rsc.WDATA(17)} -port {twiddle:rsc.WDATA(17)} -attr vt d
load net {twiddle:rsc.WDATA(18)} -port {twiddle:rsc.WDATA(18)} -attr vt d
load net {twiddle:rsc.WDATA(19)} -port {twiddle:rsc.WDATA(19)} -attr vt d
load net {twiddle:rsc.WDATA(20)} -port {twiddle:rsc.WDATA(20)} -attr vt d
load net {twiddle:rsc.WDATA(21)} -port {twiddle:rsc.WDATA(21)} -attr vt d
load net {twiddle:rsc.WDATA(22)} -port {twiddle:rsc.WDATA(22)} -attr vt d
load net {twiddle:rsc.WDATA(23)} -port {twiddle:rsc.WDATA(23)} -attr vt d
load net {twiddle:rsc.WDATA(24)} -port {twiddle:rsc.WDATA(24)} -attr vt d
load net {twiddle:rsc.WDATA(25)} -port {twiddle:rsc.WDATA(25)} -attr vt d
load net {twiddle:rsc.WDATA(26)} -port {twiddle:rsc.WDATA(26)} -attr vt d
load net {twiddle:rsc.WDATA(27)} -port {twiddle:rsc.WDATA(27)} -attr vt d
load net {twiddle:rsc.WDATA(28)} -port {twiddle:rsc.WDATA(28)} -attr vt d
load net {twiddle:rsc.WDATA(29)} -port {twiddle:rsc.WDATA(29)} -attr vt d
load net {twiddle:rsc.WDATA(30)} -port {twiddle:rsc.WDATA(30)} -attr vt d
load net {twiddle:rsc.WDATA(31)} -port {twiddle:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle:rsc.WDATA} 32 {twiddle:rsc.WDATA(0)} {twiddle:rsc.WDATA(1)} {twiddle:rsc.WDATA(2)} {twiddle:rsc.WDATA(3)} {twiddle:rsc.WDATA(4)} {twiddle:rsc.WDATA(5)} {twiddle:rsc.WDATA(6)} {twiddle:rsc.WDATA(7)} {twiddle:rsc.WDATA(8)} {twiddle:rsc.WDATA(9)} {twiddle:rsc.WDATA(10)} {twiddle:rsc.WDATA(11)} {twiddle:rsc.WDATA(12)} {twiddle:rsc.WDATA(13)} {twiddle:rsc.WDATA(14)} {twiddle:rsc.WDATA(15)} {twiddle:rsc.WDATA(16)} {twiddle:rsc.WDATA(17)} {twiddle:rsc.WDATA(18)} {twiddle:rsc.WDATA(19)} {twiddle:rsc.WDATA(20)} {twiddle:rsc.WDATA(21)} {twiddle:rsc.WDATA(22)} {twiddle:rsc.WDATA(23)} {twiddle:rsc.WDATA(24)} {twiddle:rsc.WDATA(25)} {twiddle:rsc.WDATA(26)} {twiddle:rsc.WDATA(27)} {twiddle:rsc.WDATA(28)} {twiddle:rsc.WDATA(29)} {twiddle:rsc.WDATA(30)} {twiddle:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3030 -attr oid 3026 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3031 -attr oid 3027 -attr vt d
load net {twiddle:rsc.AWREADY} -port {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3032 -attr oid 3028 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3033 -attr oid 3029 -attr vt d
load net {twiddle:rsc.AWVALID} -port {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3034 -attr oid 3030 -attr vt d
load net {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3035 -attr oid 3031 -attr vt d
load net {twiddle:rsc.AWUSER} -port {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3036 -attr oid 3032 -attr vt d
load net {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3037 -attr oid 3033 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(0)} -port {twiddle:rsc.AWREGION(0)} -attr vt d
load net {twiddle:rsc.AWREGION(1)} -port {twiddle:rsc.AWREGION(1)} -attr vt d
load net {twiddle:rsc.AWREGION(2)} -port {twiddle:rsc.AWREGION(2)} -attr vt d
load net {twiddle:rsc.AWREGION(3)} -port {twiddle:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle:rsc.AWREGION} 4 {twiddle:rsc.AWREGION(0)} {twiddle:rsc.AWREGION(1)} {twiddle:rsc.AWREGION(2)} {twiddle:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3038 -attr oid 3034 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3039 -attr oid 3035 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(0)} -port {twiddle:rsc.AWQOS(0)} -attr vt d
load net {twiddle:rsc.AWQOS(1)} -port {twiddle:rsc.AWQOS(1)} -attr vt d
load net {twiddle:rsc.AWQOS(2)} -port {twiddle:rsc.AWQOS(2)} -attr vt d
load net {twiddle:rsc.AWQOS(3)} -port {twiddle:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle:rsc.AWQOS} 4 {twiddle:rsc.AWQOS(0)} {twiddle:rsc.AWQOS(1)} {twiddle:rsc.AWQOS(2)} {twiddle:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3040 -attr oid 3036 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3041 -attr oid 3037 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(0)} -port {twiddle:rsc.AWPROT(0)} -attr vt d
load net {twiddle:rsc.AWPROT(1)} -port {twiddle:rsc.AWPROT(1)} -attr vt d
load net {twiddle:rsc.AWPROT(2)} -port {twiddle:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle:rsc.AWPROT} 3 {twiddle:rsc.AWPROT(0)} {twiddle:rsc.AWPROT(1)} {twiddle:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3042 -attr oid 3038 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3043 -attr oid 3039 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(0)} -port {twiddle:rsc.AWCACHE(0)} -attr vt d
load net {twiddle:rsc.AWCACHE(1)} -port {twiddle:rsc.AWCACHE(1)} -attr vt d
load net {twiddle:rsc.AWCACHE(2)} -port {twiddle:rsc.AWCACHE(2)} -attr vt d
load net {twiddle:rsc.AWCACHE(3)} -port {twiddle:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle:rsc.AWCACHE} 4 {twiddle:rsc.AWCACHE(0)} {twiddle:rsc.AWCACHE(1)} {twiddle:rsc.AWCACHE(2)} {twiddle:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3044 -attr oid 3040 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3045 -attr oid 3041 -attr vt d
load net {twiddle:rsc.AWLOCK} -port {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3046 -attr oid 3042 -attr vt d
load net {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3047 -attr oid 3043 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(0)} -port {twiddle:rsc.AWBURST(0)} -attr vt d
load net {twiddle:rsc.AWBURST(1)} -port {twiddle:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle:rsc.AWBURST} 2 {twiddle:rsc.AWBURST(0)} {twiddle:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3048 -attr oid 3044 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3049 -attr oid 3045 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(0)} -port {twiddle:rsc.AWSIZE(0)} -attr vt d
load net {twiddle:rsc.AWSIZE(1)} -port {twiddle:rsc.AWSIZE(1)} -attr vt d
load net {twiddle:rsc.AWSIZE(2)} -port {twiddle:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle:rsc.AWSIZE} 3 {twiddle:rsc.AWSIZE(0)} {twiddle:rsc.AWSIZE(1)} {twiddle:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3050 -attr oid 3046 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3051 -attr oid 3047 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(0)} -port {twiddle:rsc.AWLEN(0)} -attr vt d
load net {twiddle:rsc.AWLEN(1)} -port {twiddle:rsc.AWLEN(1)} -attr vt d
load net {twiddle:rsc.AWLEN(2)} -port {twiddle:rsc.AWLEN(2)} -attr vt d
load net {twiddle:rsc.AWLEN(3)} -port {twiddle:rsc.AWLEN(3)} -attr vt d
load net {twiddle:rsc.AWLEN(4)} -port {twiddle:rsc.AWLEN(4)} -attr vt d
load net {twiddle:rsc.AWLEN(5)} -port {twiddle:rsc.AWLEN(5)} -attr vt d
load net {twiddle:rsc.AWLEN(6)} -port {twiddle:rsc.AWLEN(6)} -attr vt d
load net {twiddle:rsc.AWLEN(7)} -port {twiddle:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle:rsc.AWLEN} 8 {twiddle:rsc.AWLEN(0)} {twiddle:rsc.AWLEN(1)} {twiddle:rsc.AWLEN(2)} {twiddle:rsc.AWLEN(3)} {twiddle:rsc.AWLEN(4)} {twiddle:rsc.AWLEN(5)} {twiddle:rsc.AWLEN(6)} {twiddle:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3052 -attr oid 3048 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3053 -attr oid 3049 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(0)} -port {twiddle:rsc.AWADDR(0)} -attr vt d
load net {twiddle:rsc.AWADDR(1)} -port {twiddle:rsc.AWADDR(1)} -attr vt d
load net {twiddle:rsc.AWADDR(2)} -port {twiddle:rsc.AWADDR(2)} -attr vt d
load net {twiddle:rsc.AWADDR(3)} -port {twiddle:rsc.AWADDR(3)} -attr vt d
load net {twiddle:rsc.AWADDR(4)} -port {twiddle:rsc.AWADDR(4)} -attr vt d
load net {twiddle:rsc.AWADDR(5)} -port {twiddle:rsc.AWADDR(5)} -attr vt d
load net {twiddle:rsc.AWADDR(6)} -port {twiddle:rsc.AWADDR(6)} -attr vt d
load net {twiddle:rsc.AWADDR(7)} -port {twiddle:rsc.AWADDR(7)} -attr vt d
load net {twiddle:rsc.AWADDR(8)} -port {twiddle:rsc.AWADDR(8)} -attr vt d
load net {twiddle:rsc.AWADDR(9)} -port {twiddle:rsc.AWADDR(9)} -attr vt d
load net {twiddle:rsc.AWADDR(10)} -port {twiddle:rsc.AWADDR(10)} -attr vt d
load net {twiddle:rsc.AWADDR(11)} -port {twiddle:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle:rsc.AWADDR} 12 {twiddle:rsc.AWADDR(0)} {twiddle:rsc.AWADDR(1)} {twiddle:rsc.AWADDR(2)} {twiddle:rsc.AWADDR(3)} {twiddle:rsc.AWADDR(4)} {twiddle:rsc.AWADDR(5)} {twiddle:rsc.AWADDR(6)} {twiddle:rsc.AWADDR(7)} {twiddle:rsc.AWADDR(8)} {twiddle:rsc.AWADDR(9)} {twiddle:rsc.AWADDR(10)} {twiddle:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3054 -attr oid 3050 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3055 -attr oid 3051 -attr vt d
load net {twiddle:rsc.AWID} -port {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3056 -attr oid 3052 -attr vt d
load net {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3057 -attr oid 3053 -attr vt d
load net {twiddle:rsc.triosy.lz} -port {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3058 -attr oid 3054 -attr vt d -attr @path {/ntt_flat/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3059 -attr oid 3055 -attr vt d
load net {twiddle_h:rsc.s_tdone} -port {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3060 -attr oid 3056 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3061 -attr oid 3057 -attr vt d
load net {twiddle_h:rsc.tr_write_done} -port {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3062 -attr oid 3058 -attr vt d
load net {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3063 -attr oid 3059 -attr vt d
load net {twiddle_h:rsc.RREADY} -port {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3064 -attr oid 3060 -attr vt d
load net {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3065 -attr oid 3061 -attr vt d
load net {twiddle_h:rsc.RVALID} -port {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3066 -attr oid 3062 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3067 -attr oid 3063 -attr vt d
load net {twiddle_h:rsc.RUSER} -port {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3068 -attr oid 3064 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3069 -attr oid 3065 -attr vt d
load net {twiddle_h:rsc.RLAST} -port {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3070 -attr oid 3066 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RRESP(0)} -attr vt d
load net {twiddle_h:rsc.RRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.RRESP} 2 {twiddle_h:rsc.RRESP(0)} {twiddle_h:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3071 -attr oid 3067 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(0)} -port {twiddle_h:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -port {twiddle_h:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RDATA(0)} -attr vt d
load net {twiddle_h:rsc.RDATA(1)} -attr vt d
load net {twiddle_h:rsc.RDATA(2)} -attr vt d
load net {twiddle_h:rsc.RDATA(3)} -attr vt d
load net {twiddle_h:rsc.RDATA(4)} -attr vt d
load net {twiddle_h:rsc.RDATA(5)} -attr vt d
load net {twiddle_h:rsc.RDATA(6)} -attr vt d
load net {twiddle_h:rsc.RDATA(7)} -attr vt d
load net {twiddle_h:rsc.RDATA(8)} -attr vt d
load net {twiddle_h:rsc.RDATA(9)} -attr vt d
load net {twiddle_h:rsc.RDATA(10)} -attr vt d
load net {twiddle_h:rsc.RDATA(11)} -attr vt d
load net {twiddle_h:rsc.RDATA(12)} -attr vt d
load net {twiddle_h:rsc.RDATA(13)} -attr vt d
load net {twiddle_h:rsc.RDATA(14)} -attr vt d
load net {twiddle_h:rsc.RDATA(15)} -attr vt d
load net {twiddle_h:rsc.RDATA(16)} -attr vt d
load net {twiddle_h:rsc.RDATA(17)} -attr vt d
load net {twiddle_h:rsc.RDATA(18)} -attr vt d
load net {twiddle_h:rsc.RDATA(19)} -attr vt d
load net {twiddle_h:rsc.RDATA(20)} -attr vt d
load net {twiddle_h:rsc.RDATA(21)} -attr vt d
load net {twiddle_h:rsc.RDATA(22)} -attr vt d
load net {twiddle_h:rsc.RDATA(23)} -attr vt d
load net {twiddle_h:rsc.RDATA(24)} -attr vt d
load net {twiddle_h:rsc.RDATA(25)} -attr vt d
load net {twiddle_h:rsc.RDATA(26)} -attr vt d
load net {twiddle_h:rsc.RDATA(27)} -attr vt d
load net {twiddle_h:rsc.RDATA(28)} -attr vt d
load net {twiddle_h:rsc.RDATA(29)} -attr vt d
load net {twiddle_h:rsc.RDATA(30)} -attr vt d
load net {twiddle_h:rsc.RDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.RDATA} 32 {twiddle_h:rsc.RDATA(0)} {twiddle_h:rsc.RDATA(1)} {twiddle_h:rsc.RDATA(2)} {twiddle_h:rsc.RDATA(3)} {twiddle_h:rsc.RDATA(4)} {twiddle_h:rsc.RDATA(5)} {twiddle_h:rsc.RDATA(6)} {twiddle_h:rsc.RDATA(7)} {twiddle_h:rsc.RDATA(8)} {twiddle_h:rsc.RDATA(9)} {twiddle_h:rsc.RDATA(10)} {twiddle_h:rsc.RDATA(11)} {twiddle_h:rsc.RDATA(12)} {twiddle_h:rsc.RDATA(13)} {twiddle_h:rsc.RDATA(14)} {twiddle_h:rsc.RDATA(15)} {twiddle_h:rsc.RDATA(16)} {twiddle_h:rsc.RDATA(17)} {twiddle_h:rsc.RDATA(18)} {twiddle_h:rsc.RDATA(19)} {twiddle_h:rsc.RDATA(20)} {twiddle_h:rsc.RDATA(21)} {twiddle_h:rsc.RDATA(22)} {twiddle_h:rsc.RDATA(23)} {twiddle_h:rsc.RDATA(24)} {twiddle_h:rsc.RDATA(25)} {twiddle_h:rsc.RDATA(26)} {twiddle_h:rsc.RDATA(27)} {twiddle_h:rsc.RDATA(28)} {twiddle_h:rsc.RDATA(29)} {twiddle_h:rsc.RDATA(30)} {twiddle_h:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3072 -attr oid 3068 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(0)} -port {twiddle_h:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -port {twiddle_h:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -port {twiddle_h:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -port {twiddle_h:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -port {twiddle_h:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -port {twiddle_h:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -port {twiddle_h:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -port {twiddle_h:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -port {twiddle_h:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -port {twiddle_h:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -port {twiddle_h:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -port {twiddle_h:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -port {twiddle_h:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -port {twiddle_h:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -port {twiddle_h:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -port {twiddle_h:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -port {twiddle_h:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -port {twiddle_h:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -port {twiddle_h:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -port {twiddle_h:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -port {twiddle_h:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -port {twiddle_h:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -port {twiddle_h:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -port {twiddle_h:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -port {twiddle_h:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -port {twiddle_h:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -port {twiddle_h:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -port {twiddle_h:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -port {twiddle_h:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -port {twiddle_h:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -port {twiddle_h:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -port {twiddle_h:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3073 -attr oid 3069 -attr vt d
load net {twiddle_h:rsc.RID} -port {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3074 -attr oid 3070 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3075 -attr oid 3071 -attr vt d
load net {twiddle_h:rsc.ARREADY} -port {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3076 -attr oid 3072 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3077 -attr oid 3073 -attr vt d
load net {twiddle_h:rsc.ARVALID} -port {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3078 -attr oid 3074 -attr vt d
load net {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3079 -attr oid 3075 -attr vt d
load net {twiddle_h:rsc.ARUSER} -port {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3080 -attr oid 3076 -attr vt d
load net {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3081 -attr oid 3077 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(0)} -port {twiddle_h:rsc.ARREGION(0)} -attr vt d
load net {twiddle_h:rsc.ARREGION(1)} -port {twiddle_h:rsc.ARREGION(1)} -attr vt d
load net {twiddle_h:rsc.ARREGION(2)} -port {twiddle_h:rsc.ARREGION(2)} -attr vt d
load net {twiddle_h:rsc.ARREGION(3)} -port {twiddle_h:rsc.ARREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARREGION} 4 {twiddle_h:rsc.ARREGION(0)} {twiddle_h:rsc.ARREGION(1)} {twiddle_h:rsc.ARREGION(2)} {twiddle_h:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3082 -attr oid 3078 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3083 -attr oid 3079 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(0)} -port {twiddle_h:rsc.ARQOS(0)} -attr vt d
load net {twiddle_h:rsc.ARQOS(1)} -port {twiddle_h:rsc.ARQOS(1)} -attr vt d
load net {twiddle_h:rsc.ARQOS(2)} -port {twiddle_h:rsc.ARQOS(2)} -attr vt d
load net {twiddle_h:rsc.ARQOS(3)} -port {twiddle_h:rsc.ARQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARQOS} 4 {twiddle_h:rsc.ARQOS(0)} {twiddle_h:rsc.ARQOS(1)} {twiddle_h:rsc.ARQOS(2)} {twiddle_h:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3084 -attr oid 3080 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3085 -attr oid 3081 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(0)} -port {twiddle_h:rsc.ARPROT(0)} -attr vt d
load net {twiddle_h:rsc.ARPROT(1)} -port {twiddle_h:rsc.ARPROT(1)} -attr vt d
load net {twiddle_h:rsc.ARPROT(2)} -port {twiddle_h:rsc.ARPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARPROT} 3 {twiddle_h:rsc.ARPROT(0)} {twiddle_h:rsc.ARPROT(1)} {twiddle_h:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3086 -attr oid 3082 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3087 -attr oid 3083 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(0)} -port {twiddle_h:rsc.ARCACHE(0)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(1)} -port {twiddle_h:rsc.ARCACHE(1)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(2)} -port {twiddle_h:rsc.ARCACHE(2)} -attr vt d
load net {twiddle_h:rsc.ARCACHE(3)} -port {twiddle_h:rsc.ARCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.ARCACHE} 4 {twiddle_h:rsc.ARCACHE(0)} {twiddle_h:rsc.ARCACHE(1)} {twiddle_h:rsc.ARCACHE(2)} {twiddle_h:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3088 -attr oid 3084 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3089 -attr oid 3085 -attr vt d
load net {twiddle_h:rsc.ARLOCK} -port {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3090 -attr oid 3086 -attr vt d
load net {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3091 -attr oid 3087 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(0)} -port {twiddle_h:rsc.ARBURST(0)} -attr vt d
load net {twiddle_h:rsc.ARBURST(1)} -port {twiddle_h:rsc.ARBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.ARBURST} 2 {twiddle_h:rsc.ARBURST(0)} {twiddle_h:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3092 -attr oid 3088 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3093 -attr oid 3089 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(0)} -port {twiddle_h:rsc.ARSIZE(0)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(1)} -port {twiddle_h:rsc.ARSIZE(1)} -attr vt d
load net {twiddle_h:rsc.ARSIZE(2)} -port {twiddle_h:rsc.ARSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.ARSIZE} 3 {twiddle_h:rsc.ARSIZE(0)} {twiddle_h:rsc.ARSIZE(1)} {twiddle_h:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3094 -attr oid 3090 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3095 -attr oid 3091 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(0)} -port {twiddle_h:rsc.ARLEN(0)} -attr vt d
load net {twiddle_h:rsc.ARLEN(1)} -port {twiddle_h:rsc.ARLEN(1)} -attr vt d
load net {twiddle_h:rsc.ARLEN(2)} -port {twiddle_h:rsc.ARLEN(2)} -attr vt d
load net {twiddle_h:rsc.ARLEN(3)} -port {twiddle_h:rsc.ARLEN(3)} -attr vt d
load net {twiddle_h:rsc.ARLEN(4)} -port {twiddle_h:rsc.ARLEN(4)} -attr vt d
load net {twiddle_h:rsc.ARLEN(5)} -port {twiddle_h:rsc.ARLEN(5)} -attr vt d
load net {twiddle_h:rsc.ARLEN(6)} -port {twiddle_h:rsc.ARLEN(6)} -attr vt d
load net {twiddle_h:rsc.ARLEN(7)} -port {twiddle_h:rsc.ARLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.ARLEN} 8 {twiddle_h:rsc.ARLEN(0)} {twiddle_h:rsc.ARLEN(1)} {twiddle_h:rsc.ARLEN(2)} {twiddle_h:rsc.ARLEN(3)} {twiddle_h:rsc.ARLEN(4)} {twiddle_h:rsc.ARLEN(5)} {twiddle_h:rsc.ARLEN(6)} {twiddle_h:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3096 -attr oid 3092 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3097 -attr oid 3093 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(0)} -port {twiddle_h:rsc.ARADDR(0)} -attr vt d
load net {twiddle_h:rsc.ARADDR(1)} -port {twiddle_h:rsc.ARADDR(1)} -attr vt d
load net {twiddle_h:rsc.ARADDR(2)} -port {twiddle_h:rsc.ARADDR(2)} -attr vt d
load net {twiddle_h:rsc.ARADDR(3)} -port {twiddle_h:rsc.ARADDR(3)} -attr vt d
load net {twiddle_h:rsc.ARADDR(4)} -port {twiddle_h:rsc.ARADDR(4)} -attr vt d
load net {twiddle_h:rsc.ARADDR(5)} -port {twiddle_h:rsc.ARADDR(5)} -attr vt d
load net {twiddle_h:rsc.ARADDR(6)} -port {twiddle_h:rsc.ARADDR(6)} -attr vt d
load net {twiddle_h:rsc.ARADDR(7)} -port {twiddle_h:rsc.ARADDR(7)} -attr vt d
load net {twiddle_h:rsc.ARADDR(8)} -port {twiddle_h:rsc.ARADDR(8)} -attr vt d
load net {twiddle_h:rsc.ARADDR(9)} -port {twiddle_h:rsc.ARADDR(9)} -attr vt d
load net {twiddle_h:rsc.ARADDR(10)} -port {twiddle_h:rsc.ARADDR(10)} -attr vt d
load net {twiddle_h:rsc.ARADDR(11)} -port {twiddle_h:rsc.ARADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.ARADDR} 12 {twiddle_h:rsc.ARADDR(0)} {twiddle_h:rsc.ARADDR(1)} {twiddle_h:rsc.ARADDR(2)} {twiddle_h:rsc.ARADDR(3)} {twiddle_h:rsc.ARADDR(4)} {twiddle_h:rsc.ARADDR(5)} {twiddle_h:rsc.ARADDR(6)} {twiddle_h:rsc.ARADDR(7)} {twiddle_h:rsc.ARADDR(8)} {twiddle_h:rsc.ARADDR(9)} {twiddle_h:rsc.ARADDR(10)} {twiddle_h:rsc.ARADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3098 -attr oid 3094 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3099 -attr oid 3095 -attr vt d
load net {twiddle_h:rsc.ARID} -port {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3100 -attr oid 3096 -attr vt d
load net {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3101 -attr oid 3097 -attr vt d
load net {twiddle_h:rsc.BREADY} -port {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3102 -attr oid 3098 -attr vt d
load net {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3103 -attr oid 3099 -attr vt d
load net {twiddle_h:rsc.BVALID} -port {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3104 -attr oid 3100 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3105 -attr oid 3101 -attr vt d
load net {twiddle_h:rsc.BUSER} -port {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3106 -attr oid 3102 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BRESP(0)} -attr vt d
load net {twiddle_h:rsc.BRESP(1)} -attr vt d
load netBundle {twiddle_h:rsc.BRESP} 2 {twiddle_h:rsc.BRESP(0)} {twiddle_h:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3107 -attr oid 3103 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(0)} -port {twiddle_h:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -port {twiddle_h:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3108 -attr oid 3104 -attr vt d
load net {twiddle_h:rsc.BID} -port {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3109 -attr oid 3105 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3110 -attr oid 3106 -attr vt d
load net {twiddle_h:rsc.WREADY} -port {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3111 -attr oid 3107 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3112 -attr oid 3108 -attr vt d
load net {twiddle_h:rsc.WVALID} -port {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3113 -attr oid 3109 -attr vt d
load net {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3114 -attr oid 3110 -attr vt d
load net {twiddle_h:rsc.WUSER} -port {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3115 -attr oid 3111 -attr vt d
load net {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3116 -attr oid 3112 -attr vt d
load net {twiddle_h:rsc.WLAST} -port {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3117 -attr oid 3113 -attr vt d
load net {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3118 -attr oid 3114 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(0)} -port {twiddle_h:rsc.WSTRB(0)} -attr vt d
load net {twiddle_h:rsc.WSTRB(1)} -port {twiddle_h:rsc.WSTRB(1)} -attr vt d
load net {twiddle_h:rsc.WSTRB(2)} -port {twiddle_h:rsc.WSTRB(2)} -attr vt d
load net {twiddle_h:rsc.WSTRB(3)} -port {twiddle_h:rsc.WSTRB(3)} -attr vt d
load netBundle {twiddle_h:rsc.WSTRB} 4 {twiddle_h:rsc.WSTRB(0)} {twiddle_h:rsc.WSTRB(1)} {twiddle_h:rsc.WSTRB(2)} {twiddle_h:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3119 -attr oid 3115 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3120 -attr oid 3116 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(0)} -port {twiddle_h:rsc.WDATA(0)} -attr vt d
load net {twiddle_h:rsc.WDATA(1)} -port {twiddle_h:rsc.WDATA(1)} -attr vt d
load net {twiddle_h:rsc.WDATA(2)} -port {twiddle_h:rsc.WDATA(2)} -attr vt d
load net {twiddle_h:rsc.WDATA(3)} -port {twiddle_h:rsc.WDATA(3)} -attr vt d
load net {twiddle_h:rsc.WDATA(4)} -port {twiddle_h:rsc.WDATA(4)} -attr vt d
load net {twiddle_h:rsc.WDATA(5)} -port {twiddle_h:rsc.WDATA(5)} -attr vt d
load net {twiddle_h:rsc.WDATA(6)} -port {twiddle_h:rsc.WDATA(6)} -attr vt d
load net {twiddle_h:rsc.WDATA(7)} -port {twiddle_h:rsc.WDATA(7)} -attr vt d
load net {twiddle_h:rsc.WDATA(8)} -port {twiddle_h:rsc.WDATA(8)} -attr vt d
load net {twiddle_h:rsc.WDATA(9)} -port {twiddle_h:rsc.WDATA(9)} -attr vt d
load net {twiddle_h:rsc.WDATA(10)} -port {twiddle_h:rsc.WDATA(10)} -attr vt d
load net {twiddle_h:rsc.WDATA(11)} -port {twiddle_h:rsc.WDATA(11)} -attr vt d
load net {twiddle_h:rsc.WDATA(12)} -port {twiddle_h:rsc.WDATA(12)} -attr vt d
load net {twiddle_h:rsc.WDATA(13)} -port {twiddle_h:rsc.WDATA(13)} -attr vt d
load net {twiddle_h:rsc.WDATA(14)} -port {twiddle_h:rsc.WDATA(14)} -attr vt d
load net {twiddle_h:rsc.WDATA(15)} -port {twiddle_h:rsc.WDATA(15)} -attr vt d
load net {twiddle_h:rsc.WDATA(16)} -port {twiddle_h:rsc.WDATA(16)} -attr vt d
load net {twiddle_h:rsc.WDATA(17)} -port {twiddle_h:rsc.WDATA(17)} -attr vt d
load net {twiddle_h:rsc.WDATA(18)} -port {twiddle_h:rsc.WDATA(18)} -attr vt d
load net {twiddle_h:rsc.WDATA(19)} -port {twiddle_h:rsc.WDATA(19)} -attr vt d
load net {twiddle_h:rsc.WDATA(20)} -port {twiddle_h:rsc.WDATA(20)} -attr vt d
load net {twiddle_h:rsc.WDATA(21)} -port {twiddle_h:rsc.WDATA(21)} -attr vt d
load net {twiddle_h:rsc.WDATA(22)} -port {twiddle_h:rsc.WDATA(22)} -attr vt d
load net {twiddle_h:rsc.WDATA(23)} -port {twiddle_h:rsc.WDATA(23)} -attr vt d
load net {twiddle_h:rsc.WDATA(24)} -port {twiddle_h:rsc.WDATA(24)} -attr vt d
load net {twiddle_h:rsc.WDATA(25)} -port {twiddle_h:rsc.WDATA(25)} -attr vt d
load net {twiddle_h:rsc.WDATA(26)} -port {twiddle_h:rsc.WDATA(26)} -attr vt d
load net {twiddle_h:rsc.WDATA(27)} -port {twiddle_h:rsc.WDATA(27)} -attr vt d
load net {twiddle_h:rsc.WDATA(28)} -port {twiddle_h:rsc.WDATA(28)} -attr vt d
load net {twiddle_h:rsc.WDATA(29)} -port {twiddle_h:rsc.WDATA(29)} -attr vt d
load net {twiddle_h:rsc.WDATA(30)} -port {twiddle_h:rsc.WDATA(30)} -attr vt d
load net {twiddle_h:rsc.WDATA(31)} -port {twiddle_h:rsc.WDATA(31)} -attr vt d
load netBundle {twiddle_h:rsc.WDATA} 32 {twiddle_h:rsc.WDATA(0)} {twiddle_h:rsc.WDATA(1)} {twiddle_h:rsc.WDATA(2)} {twiddle_h:rsc.WDATA(3)} {twiddle_h:rsc.WDATA(4)} {twiddle_h:rsc.WDATA(5)} {twiddle_h:rsc.WDATA(6)} {twiddle_h:rsc.WDATA(7)} {twiddle_h:rsc.WDATA(8)} {twiddle_h:rsc.WDATA(9)} {twiddle_h:rsc.WDATA(10)} {twiddle_h:rsc.WDATA(11)} {twiddle_h:rsc.WDATA(12)} {twiddle_h:rsc.WDATA(13)} {twiddle_h:rsc.WDATA(14)} {twiddle_h:rsc.WDATA(15)} {twiddle_h:rsc.WDATA(16)} {twiddle_h:rsc.WDATA(17)} {twiddle_h:rsc.WDATA(18)} {twiddle_h:rsc.WDATA(19)} {twiddle_h:rsc.WDATA(20)} {twiddle_h:rsc.WDATA(21)} {twiddle_h:rsc.WDATA(22)} {twiddle_h:rsc.WDATA(23)} {twiddle_h:rsc.WDATA(24)} {twiddle_h:rsc.WDATA(25)} {twiddle_h:rsc.WDATA(26)} {twiddle_h:rsc.WDATA(27)} {twiddle_h:rsc.WDATA(28)} {twiddle_h:rsc.WDATA(29)} {twiddle_h:rsc.WDATA(30)} {twiddle_h:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3121 -attr oid 3117 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3122 -attr oid 3118 -attr vt d
load net {twiddle_h:rsc.AWREADY} -port {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3123 -attr oid 3119 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3124 -attr oid 3120 -attr vt d
load net {twiddle_h:rsc.AWVALID} -port {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3125 -attr oid 3121 -attr vt d
load net {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3126 -attr oid 3122 -attr vt d
load net {twiddle_h:rsc.AWUSER} -port {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3127 -attr oid 3123 -attr vt d
load net {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3128 -attr oid 3124 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(0)} -port {twiddle_h:rsc.AWREGION(0)} -attr vt d
load net {twiddle_h:rsc.AWREGION(1)} -port {twiddle_h:rsc.AWREGION(1)} -attr vt d
load net {twiddle_h:rsc.AWREGION(2)} -port {twiddle_h:rsc.AWREGION(2)} -attr vt d
load net {twiddle_h:rsc.AWREGION(3)} -port {twiddle_h:rsc.AWREGION(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWREGION} 4 {twiddle_h:rsc.AWREGION(0)} {twiddle_h:rsc.AWREGION(1)} {twiddle_h:rsc.AWREGION(2)} {twiddle_h:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3129 -attr oid 3125 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3130 -attr oid 3126 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(0)} -port {twiddle_h:rsc.AWQOS(0)} -attr vt d
load net {twiddle_h:rsc.AWQOS(1)} -port {twiddle_h:rsc.AWQOS(1)} -attr vt d
load net {twiddle_h:rsc.AWQOS(2)} -port {twiddle_h:rsc.AWQOS(2)} -attr vt d
load net {twiddle_h:rsc.AWQOS(3)} -port {twiddle_h:rsc.AWQOS(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWQOS} 4 {twiddle_h:rsc.AWQOS(0)} {twiddle_h:rsc.AWQOS(1)} {twiddle_h:rsc.AWQOS(2)} {twiddle_h:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3131 -attr oid 3127 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3132 -attr oid 3128 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(0)} -port {twiddle_h:rsc.AWPROT(0)} -attr vt d
load net {twiddle_h:rsc.AWPROT(1)} -port {twiddle_h:rsc.AWPROT(1)} -attr vt d
load net {twiddle_h:rsc.AWPROT(2)} -port {twiddle_h:rsc.AWPROT(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWPROT} 3 {twiddle_h:rsc.AWPROT(0)} {twiddle_h:rsc.AWPROT(1)} {twiddle_h:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3133 -attr oid 3129 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3134 -attr oid 3130 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(0)} -port {twiddle_h:rsc.AWCACHE(0)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(1)} -port {twiddle_h:rsc.AWCACHE(1)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(2)} -port {twiddle_h:rsc.AWCACHE(2)} -attr vt d
load net {twiddle_h:rsc.AWCACHE(3)} -port {twiddle_h:rsc.AWCACHE(3)} -attr vt d
load netBundle {twiddle_h:rsc.AWCACHE} 4 {twiddle_h:rsc.AWCACHE(0)} {twiddle_h:rsc.AWCACHE(1)} {twiddle_h:rsc.AWCACHE(2)} {twiddle_h:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3135 -attr oid 3131 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3136 -attr oid 3132 -attr vt d
load net {twiddle_h:rsc.AWLOCK} -port {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3137 -attr oid 3133 -attr vt d
load net {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3138 -attr oid 3134 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(0)} -port {twiddle_h:rsc.AWBURST(0)} -attr vt d
load net {twiddle_h:rsc.AWBURST(1)} -port {twiddle_h:rsc.AWBURST(1)} -attr vt d
load netBundle {twiddle_h:rsc.AWBURST} 2 {twiddle_h:rsc.AWBURST(0)} {twiddle_h:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3139 -attr oid 3135 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3140 -attr oid 3136 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(0)} -port {twiddle_h:rsc.AWSIZE(0)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(1)} -port {twiddle_h:rsc.AWSIZE(1)} -attr vt d
load net {twiddle_h:rsc.AWSIZE(2)} -port {twiddle_h:rsc.AWSIZE(2)} -attr vt d
load netBundle {twiddle_h:rsc.AWSIZE} 3 {twiddle_h:rsc.AWSIZE(0)} {twiddle_h:rsc.AWSIZE(1)} {twiddle_h:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3141 -attr oid 3137 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3142 -attr oid 3138 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(0)} -port {twiddle_h:rsc.AWLEN(0)} -attr vt d
load net {twiddle_h:rsc.AWLEN(1)} -port {twiddle_h:rsc.AWLEN(1)} -attr vt d
load net {twiddle_h:rsc.AWLEN(2)} -port {twiddle_h:rsc.AWLEN(2)} -attr vt d
load net {twiddle_h:rsc.AWLEN(3)} -port {twiddle_h:rsc.AWLEN(3)} -attr vt d
load net {twiddle_h:rsc.AWLEN(4)} -port {twiddle_h:rsc.AWLEN(4)} -attr vt d
load net {twiddle_h:rsc.AWLEN(5)} -port {twiddle_h:rsc.AWLEN(5)} -attr vt d
load net {twiddle_h:rsc.AWLEN(6)} -port {twiddle_h:rsc.AWLEN(6)} -attr vt d
load net {twiddle_h:rsc.AWLEN(7)} -port {twiddle_h:rsc.AWLEN(7)} -attr vt d
load netBundle {twiddle_h:rsc.AWLEN} 8 {twiddle_h:rsc.AWLEN(0)} {twiddle_h:rsc.AWLEN(1)} {twiddle_h:rsc.AWLEN(2)} {twiddle_h:rsc.AWLEN(3)} {twiddle_h:rsc.AWLEN(4)} {twiddle_h:rsc.AWLEN(5)} {twiddle_h:rsc.AWLEN(6)} {twiddle_h:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3143 -attr oid 3139 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3144 -attr oid 3140 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(0)} -port {twiddle_h:rsc.AWADDR(0)} -attr vt d
load net {twiddle_h:rsc.AWADDR(1)} -port {twiddle_h:rsc.AWADDR(1)} -attr vt d
load net {twiddle_h:rsc.AWADDR(2)} -port {twiddle_h:rsc.AWADDR(2)} -attr vt d
load net {twiddle_h:rsc.AWADDR(3)} -port {twiddle_h:rsc.AWADDR(3)} -attr vt d
load net {twiddle_h:rsc.AWADDR(4)} -port {twiddle_h:rsc.AWADDR(4)} -attr vt d
load net {twiddle_h:rsc.AWADDR(5)} -port {twiddle_h:rsc.AWADDR(5)} -attr vt d
load net {twiddle_h:rsc.AWADDR(6)} -port {twiddle_h:rsc.AWADDR(6)} -attr vt d
load net {twiddle_h:rsc.AWADDR(7)} -port {twiddle_h:rsc.AWADDR(7)} -attr vt d
load net {twiddle_h:rsc.AWADDR(8)} -port {twiddle_h:rsc.AWADDR(8)} -attr vt d
load net {twiddle_h:rsc.AWADDR(9)} -port {twiddle_h:rsc.AWADDR(9)} -attr vt d
load net {twiddle_h:rsc.AWADDR(10)} -port {twiddle_h:rsc.AWADDR(10)} -attr vt d
load net {twiddle_h:rsc.AWADDR(11)} -port {twiddle_h:rsc.AWADDR(11)} -attr vt d
load netBundle {twiddle_h:rsc.AWADDR} 12 {twiddle_h:rsc.AWADDR(0)} {twiddle_h:rsc.AWADDR(1)} {twiddle_h:rsc.AWADDR(2)} {twiddle_h:rsc.AWADDR(3)} {twiddle_h:rsc.AWADDR(4)} {twiddle_h:rsc.AWADDR(5)} {twiddle_h:rsc.AWADDR(6)} {twiddle_h:rsc.AWADDR(7)} {twiddle_h:rsc.AWADDR(8)} {twiddle_h:rsc.AWADDR(9)} {twiddle_h:rsc.AWADDR(10)} {twiddle_h:rsc.AWADDR(11)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3145 -attr oid 3141 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3146 -attr oid 3142 -attr vt d
load net {twiddle_h:rsc.AWID} -port {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3147 -attr oid 3143 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3148 -attr oid 3144 -attr vt d
load net {twiddle_h:rsc.triosy.lz} -port {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3149 -attr oid 3145 -attr vt d -attr @path {/ntt_flat/twiddle_h:rsc.triosy.lz}
load net {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3150 -attr oid 3146 -attr vt d
load net {result:rsc.s_tdone} -port {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3151 -attr oid 3147 -attr vt d
load net {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3152 -attr oid 3148 -attr vt d
load net {result:rsc.tr_write_done} -port {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3153 -attr oid 3149 -attr vt d
load net {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3154 -attr oid 3150 -attr vt d
load net {result:rsc.RREADY} -port {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3155 -attr oid 3151 -attr vt d
load net {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3156 -attr oid 3152 -attr vt d
load net {result:rsc.RVALID} -port {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3157 -attr oid 3153 -attr vt d -attr @path {/ntt_flat/result:rsc.RVALID}
load net {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3158 -attr oid 3154 -attr vt d
load net {result:rsc.RUSER} -port {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3159 -attr oid 3155 -attr vt d -attr @path {/ntt_flat/result:rsc.RUSER}
load net {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3160 -attr oid 3156 -attr vt d
load net {result:rsc.RLAST} -port {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3161 -attr oid 3157 -attr vt d -attr @path {/ntt_flat/result:rsc.RLAST}
load net {result:rsc.RRESP(0)} -attr vt d
load net {result:rsc.RRESP(1)} -attr vt d
load netBundle {result:rsc.RRESP} 2 {result:rsc.RRESP(0)} {result:rsc.RRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3162 -attr oid 3158 -attr vt d -attr @path {/ntt_flat/result:rsc.RRESP}
load net {result:rsc.RRESP(0)} -port {result:rsc.RRESP(0)} -attr vt d -attr @path {/ntt_flat/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -port {result:rsc.RRESP(1)} -attr vt d -attr @path {/ntt_flat/result:rsc.RRESP}
load net {result:rsc.RDATA(0)} -attr vt d
load net {result:rsc.RDATA(1)} -attr vt d
load net {result:rsc.RDATA(2)} -attr vt d
load net {result:rsc.RDATA(3)} -attr vt d
load net {result:rsc.RDATA(4)} -attr vt d
load net {result:rsc.RDATA(5)} -attr vt d
load net {result:rsc.RDATA(6)} -attr vt d
load net {result:rsc.RDATA(7)} -attr vt d
load net {result:rsc.RDATA(8)} -attr vt d
load net {result:rsc.RDATA(9)} -attr vt d
load net {result:rsc.RDATA(10)} -attr vt d
load net {result:rsc.RDATA(11)} -attr vt d
load net {result:rsc.RDATA(12)} -attr vt d
load net {result:rsc.RDATA(13)} -attr vt d
load net {result:rsc.RDATA(14)} -attr vt d
load net {result:rsc.RDATA(15)} -attr vt d
load net {result:rsc.RDATA(16)} -attr vt d
load net {result:rsc.RDATA(17)} -attr vt d
load net {result:rsc.RDATA(18)} -attr vt d
load net {result:rsc.RDATA(19)} -attr vt d
load net {result:rsc.RDATA(20)} -attr vt d
load net {result:rsc.RDATA(21)} -attr vt d
load net {result:rsc.RDATA(22)} -attr vt d
load net {result:rsc.RDATA(23)} -attr vt d
load net {result:rsc.RDATA(24)} -attr vt d
load net {result:rsc.RDATA(25)} -attr vt d
load net {result:rsc.RDATA(26)} -attr vt d
load net {result:rsc.RDATA(27)} -attr vt d
load net {result:rsc.RDATA(28)} -attr vt d
load net {result:rsc.RDATA(29)} -attr vt d
load net {result:rsc.RDATA(30)} -attr vt d
load net {result:rsc.RDATA(31)} -attr vt d
load netBundle {result:rsc.RDATA} 32 {result:rsc.RDATA(0)} {result:rsc.RDATA(1)} {result:rsc.RDATA(2)} {result:rsc.RDATA(3)} {result:rsc.RDATA(4)} {result:rsc.RDATA(5)} {result:rsc.RDATA(6)} {result:rsc.RDATA(7)} {result:rsc.RDATA(8)} {result:rsc.RDATA(9)} {result:rsc.RDATA(10)} {result:rsc.RDATA(11)} {result:rsc.RDATA(12)} {result:rsc.RDATA(13)} {result:rsc.RDATA(14)} {result:rsc.RDATA(15)} {result:rsc.RDATA(16)} {result:rsc.RDATA(17)} {result:rsc.RDATA(18)} {result:rsc.RDATA(19)} {result:rsc.RDATA(20)} {result:rsc.RDATA(21)} {result:rsc.RDATA(22)} {result:rsc.RDATA(23)} {result:rsc.RDATA(24)} {result:rsc.RDATA(25)} {result:rsc.RDATA(26)} {result:rsc.RDATA(27)} {result:rsc.RDATA(28)} {result:rsc.RDATA(29)} {result:rsc.RDATA(30)} {result:rsc.RDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3163 -attr oid 3159 -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(0)} -port {result:rsc.RDATA(0)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -port {result:rsc.RDATA(1)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -port {result:rsc.RDATA(2)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -port {result:rsc.RDATA(3)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -port {result:rsc.RDATA(4)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -port {result:rsc.RDATA(5)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -port {result:rsc.RDATA(6)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -port {result:rsc.RDATA(7)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -port {result:rsc.RDATA(8)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -port {result:rsc.RDATA(9)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -port {result:rsc.RDATA(10)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -port {result:rsc.RDATA(11)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -port {result:rsc.RDATA(12)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -port {result:rsc.RDATA(13)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -port {result:rsc.RDATA(14)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -port {result:rsc.RDATA(15)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -port {result:rsc.RDATA(16)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -port {result:rsc.RDATA(17)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -port {result:rsc.RDATA(18)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -port {result:rsc.RDATA(19)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -port {result:rsc.RDATA(20)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -port {result:rsc.RDATA(21)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -port {result:rsc.RDATA(22)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -port {result:rsc.RDATA(23)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -port {result:rsc.RDATA(24)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -port {result:rsc.RDATA(25)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -port {result:rsc.RDATA(26)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -port {result:rsc.RDATA(27)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -port {result:rsc.RDATA(28)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -port {result:rsc.RDATA(29)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -port {result:rsc.RDATA(30)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -port {result:rsc.RDATA(31)} -attr vt d -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3164 -attr oid 3160 -attr vt d
load net {result:rsc.RID} -port {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3165 -attr oid 3161 -attr vt d -attr @path {/ntt_flat/result:rsc.RID}
load net {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3166 -attr oid 3162 -attr vt d
load net {result:rsc.ARREADY} -port {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3167 -attr oid 3163 -attr vt d -attr @path {/ntt_flat/result:rsc.ARREADY}
load net {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3168 -attr oid 3164 -attr vt d
load net {result:rsc.ARVALID} -port {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3169 -attr oid 3165 -attr vt d
load net {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3170 -attr oid 3166 -attr vt d
load net {result:rsc.ARUSER} -port {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3171 -attr oid 3167 -attr vt d
load net {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3172 -attr oid 3168 -attr vt d -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARREGION(0)} -port {result:rsc.ARREGION(0)} -attr vt d
load net {result:rsc.ARREGION(1)} -port {result:rsc.ARREGION(1)} -attr vt d
load net {result:rsc.ARREGION(2)} -port {result:rsc.ARREGION(2)} -attr vt d
load net {result:rsc.ARREGION(3)} -port {result:rsc.ARREGION(3)} -attr vt d
load netBundle {result:rsc.ARREGION} 4 {result:rsc.ARREGION(0)} {result:rsc.ARREGION(1)} {result:rsc.ARREGION(2)} {result:rsc.ARREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3173 -attr oid 3169 -attr vt d -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3174 -attr oid 3170 -attr vt d -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARQOS(0)} -port {result:rsc.ARQOS(0)} -attr vt d
load net {result:rsc.ARQOS(1)} -port {result:rsc.ARQOS(1)} -attr vt d
load net {result:rsc.ARQOS(2)} -port {result:rsc.ARQOS(2)} -attr vt d
load net {result:rsc.ARQOS(3)} -port {result:rsc.ARQOS(3)} -attr vt d
load netBundle {result:rsc.ARQOS} 4 {result:rsc.ARQOS(0)} {result:rsc.ARQOS(1)} {result:rsc.ARQOS(2)} {result:rsc.ARQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3175 -attr oid 3171 -attr vt d -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3176 -attr oid 3172 -attr vt d -attr @path {/ntt_flat/result:rsc.ARPROT}
load net {result:rsc.ARPROT(0)} -port {result:rsc.ARPROT(0)} -attr vt d
load net {result:rsc.ARPROT(1)} -port {result:rsc.ARPROT(1)} -attr vt d
load net {result:rsc.ARPROT(2)} -port {result:rsc.ARPROT(2)} -attr vt d
load netBundle {result:rsc.ARPROT} 3 {result:rsc.ARPROT(0)} {result:rsc.ARPROT(1)} {result:rsc.ARPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3177 -attr oid 3173 -attr vt d -attr @path {/ntt_flat/result:rsc.ARPROT}
load net {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3178 -attr oid 3174 -attr vt d -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(0)} -port {result:rsc.ARCACHE(0)} -attr vt d
load net {result:rsc.ARCACHE(1)} -port {result:rsc.ARCACHE(1)} -attr vt d
load net {result:rsc.ARCACHE(2)} -port {result:rsc.ARCACHE(2)} -attr vt d
load net {result:rsc.ARCACHE(3)} -port {result:rsc.ARCACHE(3)} -attr vt d
load netBundle {result:rsc.ARCACHE} 4 {result:rsc.ARCACHE(0)} {result:rsc.ARCACHE(1)} {result:rsc.ARCACHE(2)} {result:rsc.ARCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3179 -attr oid 3175 -attr vt d -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3180 -attr oid 3176 -attr vt d
load net {result:rsc.ARLOCK} -port {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3181 -attr oid 3177 -attr vt d
load net {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3182 -attr oid 3178 -attr vt d -attr @path {/ntt_flat/result:rsc.ARBURST}
load net {result:rsc.ARBURST(0)} -port {result:rsc.ARBURST(0)} -attr vt d
load net {result:rsc.ARBURST(1)} -port {result:rsc.ARBURST(1)} -attr vt d
load netBundle {result:rsc.ARBURST} 2 {result:rsc.ARBURST(0)} {result:rsc.ARBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3183 -attr oid 3179 -attr vt d -attr @path {/ntt_flat/result:rsc.ARBURST}
load net {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3184 -attr oid 3180 -attr vt d -attr @path {/ntt_flat/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(0)} -port {result:rsc.ARSIZE(0)} -attr vt d
load net {result:rsc.ARSIZE(1)} -port {result:rsc.ARSIZE(1)} -attr vt d
load net {result:rsc.ARSIZE(2)} -port {result:rsc.ARSIZE(2)} -attr vt d
load netBundle {result:rsc.ARSIZE} 3 {result:rsc.ARSIZE(0)} {result:rsc.ARSIZE(1)} {result:rsc.ARSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3185 -attr oid 3181 -attr vt d -attr @path {/ntt_flat/result:rsc.ARSIZE}
load net {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3186 -attr oid 3182 -attr vt d -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(0)} -port {result:rsc.ARLEN(0)} -attr vt d
load net {result:rsc.ARLEN(1)} -port {result:rsc.ARLEN(1)} -attr vt d
load net {result:rsc.ARLEN(2)} -port {result:rsc.ARLEN(2)} -attr vt d
load net {result:rsc.ARLEN(3)} -port {result:rsc.ARLEN(3)} -attr vt d
load net {result:rsc.ARLEN(4)} -port {result:rsc.ARLEN(4)} -attr vt d
load net {result:rsc.ARLEN(5)} -port {result:rsc.ARLEN(5)} -attr vt d
load net {result:rsc.ARLEN(6)} -port {result:rsc.ARLEN(6)} -attr vt d
load net {result:rsc.ARLEN(7)} -port {result:rsc.ARLEN(7)} -attr vt d
load netBundle {result:rsc.ARLEN} 8 {result:rsc.ARLEN(0)} {result:rsc.ARLEN(1)} {result:rsc.ARLEN(2)} {result:rsc.ARLEN(3)} {result:rsc.ARLEN(4)} {result:rsc.ARLEN(5)} {result:rsc.ARLEN(6)} {result:rsc.ARLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3187 -attr oid 3183 -attr vt d -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3188 -attr oid 3184 -attr vt d -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(0)} -port {result:rsc.ARADDR(0)} -attr vt d
load net {result:rsc.ARADDR(1)} -port {result:rsc.ARADDR(1)} -attr vt d
load net {result:rsc.ARADDR(2)} -port {result:rsc.ARADDR(2)} -attr vt d
load net {result:rsc.ARADDR(3)} -port {result:rsc.ARADDR(3)} -attr vt d
load net {result:rsc.ARADDR(4)} -port {result:rsc.ARADDR(4)} -attr vt d
load net {result:rsc.ARADDR(5)} -port {result:rsc.ARADDR(5)} -attr vt d
load net {result:rsc.ARADDR(6)} -port {result:rsc.ARADDR(6)} -attr vt d
load net {result:rsc.ARADDR(7)} -port {result:rsc.ARADDR(7)} -attr vt d
load net {result:rsc.ARADDR(8)} -port {result:rsc.ARADDR(8)} -attr vt d
load net {result:rsc.ARADDR(9)} -port {result:rsc.ARADDR(9)} -attr vt d
load net {result:rsc.ARADDR(10)} -port {result:rsc.ARADDR(10)} -attr vt d
load net {result:rsc.ARADDR(11)} -port {result:rsc.ARADDR(11)} -attr vt d
load net {result:rsc.ARADDR(12)} -port {result:rsc.ARADDR(12)} -attr vt d
load net {result:rsc.ARADDR(13)} -port {result:rsc.ARADDR(13)} -attr vt d
load netBundle {result:rsc.ARADDR} 14 {result:rsc.ARADDR(0)} {result:rsc.ARADDR(1)} {result:rsc.ARADDR(2)} {result:rsc.ARADDR(3)} {result:rsc.ARADDR(4)} {result:rsc.ARADDR(5)} {result:rsc.ARADDR(6)} {result:rsc.ARADDR(7)} {result:rsc.ARADDR(8)} {result:rsc.ARADDR(9)} {result:rsc.ARADDR(10)} {result:rsc.ARADDR(11)} {result:rsc.ARADDR(12)} {result:rsc.ARADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3189 -attr oid 3185 -attr vt d -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3190 -attr oid 3186 -attr vt d
load net {result:rsc.ARID} -port {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3191 -attr oid 3187 -attr vt d
load net {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3192 -attr oid 3188 -attr vt d
load net {result:rsc.BREADY} -port {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3193 -attr oid 3189 -attr vt d
load net {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3194 -attr oid 3190 -attr vt d
load net {result:rsc.BVALID} -port {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3195 -attr oid 3191 -attr vt d -attr @path {/ntt_flat/result:rsc.BVALID}
load net {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3196 -attr oid 3192 -attr vt d
load net {result:rsc.BUSER} -port {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3197 -attr oid 3193 -attr vt d -attr @path {/ntt_flat/result:rsc.BUSER}
load net {result:rsc.BRESP(0)} -attr vt d
load net {result:rsc.BRESP(1)} -attr vt d
load netBundle {result:rsc.BRESP} 2 {result:rsc.BRESP(0)} {result:rsc.BRESP(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3198 -attr oid 3194 -attr vt d -attr @path {/ntt_flat/result:rsc.BRESP}
load net {result:rsc.BRESP(0)} -port {result:rsc.BRESP(0)} -attr vt d -attr @path {/ntt_flat/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -port {result:rsc.BRESP(1)} -attr vt d -attr @path {/ntt_flat/result:rsc.BRESP}
load net {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3199 -attr oid 3195 -attr vt d
load net {result:rsc.BID} -port {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3200 -attr oid 3196 -attr vt d -attr @path {/ntt_flat/result:rsc.BID}
load net {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3201 -attr oid 3197 -attr vt d
load net {result:rsc.WREADY} -port {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3202 -attr oid 3198 -attr vt d -attr @path {/ntt_flat/result:rsc.WREADY}
load net {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3203 -attr oid 3199 -attr vt d
load net {result:rsc.WVALID} -port {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3204 -attr oid 3200 -attr vt d
load net {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3205 -attr oid 3201 -attr vt d
load net {result:rsc.WUSER} -port {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3206 -attr oid 3202 -attr vt d
load net {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3207 -attr oid 3203 -attr vt d
load net {result:rsc.WLAST} -port {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3208 -attr oid 3204 -attr vt d
load net {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3209 -attr oid 3205 -attr vt d -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WSTRB(0)} -port {result:rsc.WSTRB(0)} -attr vt d
load net {result:rsc.WSTRB(1)} -port {result:rsc.WSTRB(1)} -attr vt d
load net {result:rsc.WSTRB(2)} -port {result:rsc.WSTRB(2)} -attr vt d
load net {result:rsc.WSTRB(3)} -port {result:rsc.WSTRB(3)} -attr vt d
load netBundle {result:rsc.WSTRB} 4 {result:rsc.WSTRB(0)} {result:rsc.WSTRB(1)} {result:rsc.WSTRB(2)} {result:rsc.WSTRB(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3210 -attr oid 3206 -attr vt d -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3211 -attr oid 3207 -attr vt d -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(0)} -port {result:rsc.WDATA(0)} -attr vt d
load net {result:rsc.WDATA(1)} -port {result:rsc.WDATA(1)} -attr vt d
load net {result:rsc.WDATA(2)} -port {result:rsc.WDATA(2)} -attr vt d
load net {result:rsc.WDATA(3)} -port {result:rsc.WDATA(3)} -attr vt d
load net {result:rsc.WDATA(4)} -port {result:rsc.WDATA(4)} -attr vt d
load net {result:rsc.WDATA(5)} -port {result:rsc.WDATA(5)} -attr vt d
load net {result:rsc.WDATA(6)} -port {result:rsc.WDATA(6)} -attr vt d
load net {result:rsc.WDATA(7)} -port {result:rsc.WDATA(7)} -attr vt d
load net {result:rsc.WDATA(8)} -port {result:rsc.WDATA(8)} -attr vt d
load net {result:rsc.WDATA(9)} -port {result:rsc.WDATA(9)} -attr vt d
load net {result:rsc.WDATA(10)} -port {result:rsc.WDATA(10)} -attr vt d
load net {result:rsc.WDATA(11)} -port {result:rsc.WDATA(11)} -attr vt d
load net {result:rsc.WDATA(12)} -port {result:rsc.WDATA(12)} -attr vt d
load net {result:rsc.WDATA(13)} -port {result:rsc.WDATA(13)} -attr vt d
load net {result:rsc.WDATA(14)} -port {result:rsc.WDATA(14)} -attr vt d
load net {result:rsc.WDATA(15)} -port {result:rsc.WDATA(15)} -attr vt d
load net {result:rsc.WDATA(16)} -port {result:rsc.WDATA(16)} -attr vt d
load net {result:rsc.WDATA(17)} -port {result:rsc.WDATA(17)} -attr vt d
load net {result:rsc.WDATA(18)} -port {result:rsc.WDATA(18)} -attr vt d
load net {result:rsc.WDATA(19)} -port {result:rsc.WDATA(19)} -attr vt d
load net {result:rsc.WDATA(20)} -port {result:rsc.WDATA(20)} -attr vt d
load net {result:rsc.WDATA(21)} -port {result:rsc.WDATA(21)} -attr vt d
load net {result:rsc.WDATA(22)} -port {result:rsc.WDATA(22)} -attr vt d
load net {result:rsc.WDATA(23)} -port {result:rsc.WDATA(23)} -attr vt d
load net {result:rsc.WDATA(24)} -port {result:rsc.WDATA(24)} -attr vt d
load net {result:rsc.WDATA(25)} -port {result:rsc.WDATA(25)} -attr vt d
load net {result:rsc.WDATA(26)} -port {result:rsc.WDATA(26)} -attr vt d
load net {result:rsc.WDATA(27)} -port {result:rsc.WDATA(27)} -attr vt d
load net {result:rsc.WDATA(28)} -port {result:rsc.WDATA(28)} -attr vt d
load net {result:rsc.WDATA(29)} -port {result:rsc.WDATA(29)} -attr vt d
load net {result:rsc.WDATA(30)} -port {result:rsc.WDATA(30)} -attr vt d
load net {result:rsc.WDATA(31)} -port {result:rsc.WDATA(31)} -attr vt d
load netBundle {result:rsc.WDATA} 32 {result:rsc.WDATA(0)} {result:rsc.WDATA(1)} {result:rsc.WDATA(2)} {result:rsc.WDATA(3)} {result:rsc.WDATA(4)} {result:rsc.WDATA(5)} {result:rsc.WDATA(6)} {result:rsc.WDATA(7)} {result:rsc.WDATA(8)} {result:rsc.WDATA(9)} {result:rsc.WDATA(10)} {result:rsc.WDATA(11)} {result:rsc.WDATA(12)} {result:rsc.WDATA(13)} {result:rsc.WDATA(14)} {result:rsc.WDATA(15)} {result:rsc.WDATA(16)} {result:rsc.WDATA(17)} {result:rsc.WDATA(18)} {result:rsc.WDATA(19)} {result:rsc.WDATA(20)} {result:rsc.WDATA(21)} {result:rsc.WDATA(22)} {result:rsc.WDATA(23)} {result:rsc.WDATA(24)} {result:rsc.WDATA(25)} {result:rsc.WDATA(26)} {result:rsc.WDATA(27)} {result:rsc.WDATA(28)} {result:rsc.WDATA(29)} {result:rsc.WDATA(30)} {result:rsc.WDATA(31)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3212 -attr oid 3208 -attr vt d -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3213 -attr oid 3209 -attr vt d
load net {result:rsc.AWREADY} -port {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3214 -attr oid 3210 -attr vt d -attr @path {/ntt_flat/result:rsc.AWREADY}
load net {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3215 -attr oid 3211 -attr vt d
load net {result:rsc.AWVALID} -port {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3216 -attr oid 3212 -attr vt d
load net {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3217 -attr oid 3213 -attr vt d
load net {result:rsc.AWUSER} -port {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3218 -attr oid 3214 -attr vt d
load net {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3219 -attr oid 3215 -attr vt d -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWREGION(0)} -port {result:rsc.AWREGION(0)} -attr vt d
load net {result:rsc.AWREGION(1)} -port {result:rsc.AWREGION(1)} -attr vt d
load net {result:rsc.AWREGION(2)} -port {result:rsc.AWREGION(2)} -attr vt d
load net {result:rsc.AWREGION(3)} -port {result:rsc.AWREGION(3)} -attr vt d
load netBundle {result:rsc.AWREGION} 4 {result:rsc.AWREGION(0)} {result:rsc.AWREGION(1)} {result:rsc.AWREGION(2)} {result:rsc.AWREGION(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3220 -attr oid 3216 -attr vt d -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3221 -attr oid 3217 -attr vt d -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWQOS(0)} -port {result:rsc.AWQOS(0)} -attr vt d
load net {result:rsc.AWQOS(1)} -port {result:rsc.AWQOS(1)} -attr vt d
load net {result:rsc.AWQOS(2)} -port {result:rsc.AWQOS(2)} -attr vt d
load net {result:rsc.AWQOS(3)} -port {result:rsc.AWQOS(3)} -attr vt d
load netBundle {result:rsc.AWQOS} 4 {result:rsc.AWQOS(0)} {result:rsc.AWQOS(1)} {result:rsc.AWQOS(2)} {result:rsc.AWQOS(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3222 -attr oid 3218 -attr vt d -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3223 -attr oid 3219 -attr vt d -attr @path {/ntt_flat/result:rsc.AWPROT}
load net {result:rsc.AWPROT(0)} -port {result:rsc.AWPROT(0)} -attr vt d
load net {result:rsc.AWPROT(1)} -port {result:rsc.AWPROT(1)} -attr vt d
load net {result:rsc.AWPROT(2)} -port {result:rsc.AWPROT(2)} -attr vt d
load netBundle {result:rsc.AWPROT} 3 {result:rsc.AWPROT(0)} {result:rsc.AWPROT(1)} {result:rsc.AWPROT(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3224 -attr oid 3220 -attr vt d -attr @path {/ntt_flat/result:rsc.AWPROT}
load net {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3225 -attr oid 3221 -attr vt d -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(0)} -port {result:rsc.AWCACHE(0)} -attr vt d
load net {result:rsc.AWCACHE(1)} -port {result:rsc.AWCACHE(1)} -attr vt d
load net {result:rsc.AWCACHE(2)} -port {result:rsc.AWCACHE(2)} -attr vt d
load net {result:rsc.AWCACHE(3)} -port {result:rsc.AWCACHE(3)} -attr vt d
load netBundle {result:rsc.AWCACHE} 4 {result:rsc.AWCACHE(0)} {result:rsc.AWCACHE(1)} {result:rsc.AWCACHE(2)} {result:rsc.AWCACHE(3)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3226 -attr oid 3222 -attr vt d -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3227 -attr oid 3223 -attr vt d
load net {result:rsc.AWLOCK} -port {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3228 -attr oid 3224 -attr vt d
load net {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3229 -attr oid 3225 -attr vt d -attr @path {/ntt_flat/result:rsc.AWBURST}
load net {result:rsc.AWBURST(0)} -port {result:rsc.AWBURST(0)} -attr vt d
load net {result:rsc.AWBURST(1)} -port {result:rsc.AWBURST(1)} -attr vt d
load netBundle {result:rsc.AWBURST} 2 {result:rsc.AWBURST(0)} {result:rsc.AWBURST(1)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3230 -attr oid 3226 -attr vt d -attr @path {/ntt_flat/result:rsc.AWBURST}
load net {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3231 -attr oid 3227 -attr vt d -attr @path {/ntt_flat/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(0)} -port {result:rsc.AWSIZE(0)} -attr vt d
load net {result:rsc.AWSIZE(1)} -port {result:rsc.AWSIZE(1)} -attr vt d
load net {result:rsc.AWSIZE(2)} -port {result:rsc.AWSIZE(2)} -attr vt d
load netBundle {result:rsc.AWSIZE} 3 {result:rsc.AWSIZE(0)} {result:rsc.AWSIZE(1)} {result:rsc.AWSIZE(2)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3232 -attr oid 3228 -attr vt d -attr @path {/ntt_flat/result:rsc.AWSIZE}
load net {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3233 -attr oid 3229 -attr vt d -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(0)} -port {result:rsc.AWLEN(0)} -attr vt d
load net {result:rsc.AWLEN(1)} -port {result:rsc.AWLEN(1)} -attr vt d
load net {result:rsc.AWLEN(2)} -port {result:rsc.AWLEN(2)} -attr vt d
load net {result:rsc.AWLEN(3)} -port {result:rsc.AWLEN(3)} -attr vt d
load net {result:rsc.AWLEN(4)} -port {result:rsc.AWLEN(4)} -attr vt d
load net {result:rsc.AWLEN(5)} -port {result:rsc.AWLEN(5)} -attr vt d
load net {result:rsc.AWLEN(6)} -port {result:rsc.AWLEN(6)} -attr vt d
load net {result:rsc.AWLEN(7)} -port {result:rsc.AWLEN(7)} -attr vt d
load netBundle {result:rsc.AWLEN} 8 {result:rsc.AWLEN(0)} {result:rsc.AWLEN(1)} {result:rsc.AWLEN(2)} {result:rsc.AWLEN(3)} {result:rsc.AWLEN(4)} {result:rsc.AWLEN(5)} {result:rsc.AWLEN(6)} {result:rsc.AWLEN(7)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3234 -attr oid 3230 -attr vt d -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3235 -attr oid 3231 -attr vt d -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(0)} -port {result:rsc.AWADDR(0)} -attr vt d
load net {result:rsc.AWADDR(1)} -port {result:rsc.AWADDR(1)} -attr vt d
load net {result:rsc.AWADDR(2)} -port {result:rsc.AWADDR(2)} -attr vt d
load net {result:rsc.AWADDR(3)} -port {result:rsc.AWADDR(3)} -attr vt d
load net {result:rsc.AWADDR(4)} -port {result:rsc.AWADDR(4)} -attr vt d
load net {result:rsc.AWADDR(5)} -port {result:rsc.AWADDR(5)} -attr vt d
load net {result:rsc.AWADDR(6)} -port {result:rsc.AWADDR(6)} -attr vt d
load net {result:rsc.AWADDR(7)} -port {result:rsc.AWADDR(7)} -attr vt d
load net {result:rsc.AWADDR(8)} -port {result:rsc.AWADDR(8)} -attr vt d
load net {result:rsc.AWADDR(9)} -port {result:rsc.AWADDR(9)} -attr vt d
load net {result:rsc.AWADDR(10)} -port {result:rsc.AWADDR(10)} -attr vt d
load net {result:rsc.AWADDR(11)} -port {result:rsc.AWADDR(11)} -attr vt d
load net {result:rsc.AWADDR(12)} -port {result:rsc.AWADDR(12)} -attr vt d
load net {result:rsc.AWADDR(13)} -port {result:rsc.AWADDR(13)} -attr vt d
load netBundle {result:rsc.AWADDR} 14 {result:rsc.AWADDR(0)} {result:rsc.AWADDR(1)} {result:rsc.AWADDR(2)} {result:rsc.AWADDR(3)} {result:rsc.AWADDR(4)} {result:rsc.AWADDR(5)} {result:rsc.AWADDR(6)} {result:rsc.AWADDR(7)} {result:rsc.AWADDR(8)} {result:rsc.AWADDR(9)} {result:rsc.AWADDR(10)} {result:rsc.AWADDR(11)} {result:rsc.AWADDR(12)} {result:rsc.AWADDR(13)} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3236 -attr oid 3232 -attr vt d -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3237 -attr oid 3233 -attr vt d
load net {result:rsc.AWID} -port {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3238 -attr oid 3234 -attr vt d
load net {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3239 -attr oid 3235 -attr vt d
load net {result:rsc.triosy.lz} -port {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3240 -attr oid 3236 -attr vt d -attr @path {/ntt_flat/result:rsc.triosy.lz}
load inst "ntt_flat:core:inst" "ntt_flat:core" "orig" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3241 -attr oid 3237 -attr vt dc -attr @path {/ntt_flat/ntt_flat:core:inst} -attr area 9526.649589 -attr delay 5.000000 -attr hier "/ntt_flat/ntt_flat:core"
load net {clk} -pin  "ntt_flat:core:inst" {clk} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3242 -attr oid 3238 -attr vt dc -attr @path {/ntt_flat/clk}
load net {rst} -pin  "ntt_flat:core:inst" {rst} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3243 -attr oid 3239 -attr vt dc -attr @path {/ntt_flat/rst}
load net {vec:rsc.s_tdone} -pin  "ntt_flat:core:inst" {vec:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3244 -attr oid 3240 -attr vt dc -attr @path {/ntt_flat/vec:rsc.s_tdone}
load net {vec:rsc.tr_write_done} -pin  "ntt_flat:core:inst" {vec:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3245 -attr oid 3241 -attr vt dc -attr @path {/ntt_flat/vec:rsc.tr_write_done}
load net {vec:rsc.RREADY} -pin  "ntt_flat:core:inst" {vec:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3246 -attr oid 3242 -attr vt dc -attr @path {/ntt_flat/vec:rsc.RREADY}
load net {vec:rsc.RVALID} -pin  "ntt_flat:core:inst" {vec:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3247 -attr oid 3243 -attr vt dc -attr @path {/ntt_flat/vec:rsc.RVALID}
load net {vec:rsc.RUSER} -pin  "ntt_flat:core:inst" {vec:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3248 -attr oid 3244 -attr vt dc -attr @path {/ntt_flat/vec:rsc.RUSER}
load net {vec:rsc.RLAST} -pin  "ntt_flat:core:inst" {vec:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3249 -attr oid 3245 -attr vt dc -attr @path {/ntt_flat/vec:rsc.RLAST}
load net {vec:rsc.RRESP(0)} -pin  "ntt_flat:core:inst" {vec:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RRESP}
load net {vec:rsc.RRESP(1)} -pin  "ntt_flat:core:inst" {vec:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RRESP}
load net {vec:rsc.RDATA(0)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(1)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(2)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(3)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(4)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(5)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(6)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(7)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(8)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(9)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(10)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(11)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(12)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(13)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(14)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(15)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(16)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(17)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(18)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(19)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(20)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(21)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(22)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(23)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(24)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(25)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(26)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(27)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(28)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(29)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(30)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RDATA(31)} -pin  "ntt_flat:core:inst" {vec:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.RDATA}
load net {vec:rsc.RID} -pin  "ntt_flat:core:inst" {vec:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3250 -attr oid 3246 -attr vt dc -attr @path {/ntt_flat/vec:rsc.RID}
load net {vec:rsc.ARREADY} -pin  "ntt_flat:core:inst" {vec:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3251 -attr oid 3247 -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARREADY}
load net {vec:rsc.ARVALID} -pin  "ntt_flat:core:inst" {vec:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3252 -attr oid 3248 -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARVALID}
load net {vec:rsc.ARUSER} -pin  "ntt_flat:core:inst" {vec:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3253 -attr oid 3249 -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARUSER}
load net {vec:rsc.ARREGION(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARREGION(3)} -pin  "ntt_flat:core:inst" {vec:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARREGION}
load net {vec:rsc.ARQOS(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARQOS(3)} -pin  "ntt_flat:core:inst" {vec:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARQOS}
load net {vec:rsc.ARPROT(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARPROT}
load net {vec:rsc.ARPROT(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARPROT}
load net {vec:rsc.ARCACHE(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARCACHE(3)} -pin  "ntt_flat:core:inst" {vec:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARCACHE}
load net {vec:rsc.ARLOCK} -pin  "ntt_flat:core:inst" {vec:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3254 -attr oid 3250 -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLOCK}
load net {vec:rsc.ARBURST(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARBURST}
load net {vec:rsc.ARBURST(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARBURST}
load net {vec:rsc.ARSIZE(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load net {vec:rsc.ARSIZE(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARSIZE}
load net {vec:rsc.ARLEN(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(3)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(4)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(5)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(6)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARLEN(7)} -pin  "ntt_flat:core:inst" {vec:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARLEN}
load net {vec:rsc.ARADDR(0)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(1)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(2)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(3)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(4)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(5)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(6)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(7)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(8)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(9)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(10)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARADDR(11)} -pin  "ntt_flat:core:inst" {vec:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARADDR}
load net {vec:rsc.ARID} -pin  "ntt_flat:core:inst" {vec:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3255 -attr oid 3251 -attr vt dc -attr @path {/ntt_flat/vec:rsc.ARID}
load net {vec:rsc.BREADY} -pin  "ntt_flat:core:inst" {vec:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3256 -attr oid 3252 -attr vt dc -attr @path {/ntt_flat/vec:rsc.BREADY}
load net {vec:rsc.BVALID} -pin  "ntt_flat:core:inst" {vec:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3257 -attr oid 3253 -attr vt dc -attr @path {/ntt_flat/vec:rsc.BVALID}
load net {vec:rsc.BUSER} -pin  "ntt_flat:core:inst" {vec:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3258 -attr oid 3254 -attr vt dc -attr @path {/ntt_flat/vec:rsc.BUSER}
load net {vec:rsc.BRESP(0)} -pin  "ntt_flat:core:inst" {vec:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.BRESP}
load net {vec:rsc.BRESP(1)} -pin  "ntt_flat:core:inst" {vec:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.BRESP}
load net {vec:rsc.BID} -pin  "ntt_flat:core:inst" {vec:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3259 -attr oid 3255 -attr vt dc -attr @path {/ntt_flat/vec:rsc.BID}
load net {vec:rsc.WREADY} -pin  "ntt_flat:core:inst" {vec:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3260 -attr oid 3256 -attr vt dc -attr @path {/ntt_flat/vec:rsc.WREADY}
load net {vec:rsc.WVALID} -pin  "ntt_flat:core:inst" {vec:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3261 -attr oid 3257 -attr vt dc -attr @path {/ntt_flat/vec:rsc.WVALID}
load net {vec:rsc.WUSER} -pin  "ntt_flat:core:inst" {vec:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3262 -attr oid 3258 -attr vt dc -attr @path {/ntt_flat/vec:rsc.WUSER}
load net {vec:rsc.WLAST} -pin  "ntt_flat:core:inst" {vec:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3263 -attr oid 3259 -attr vt dc -attr @path {/ntt_flat/vec:rsc.WLAST}
load net {vec:rsc.WSTRB(0)} -pin  "ntt_flat:core:inst" {vec:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(1)} -pin  "ntt_flat:core:inst" {vec:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(2)} -pin  "ntt_flat:core:inst" {vec:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WSTRB(3)} -pin  "ntt_flat:core:inst" {vec:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WSTRB}
load net {vec:rsc.WDATA(0)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(1)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(2)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(3)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(4)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(5)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(6)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(7)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(8)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(9)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(10)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(11)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(12)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(13)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(14)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(15)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(16)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(17)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(18)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(19)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(20)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(21)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(22)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(23)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(24)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(25)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(26)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(27)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(28)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(29)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(30)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.WDATA(31)} -pin  "ntt_flat:core:inst" {vec:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.WDATA}
load net {vec:rsc.AWREADY} -pin  "ntt_flat:core:inst" {vec:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3264 -attr oid 3260 -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWREADY}
load net {vec:rsc.AWVALID} -pin  "ntt_flat:core:inst" {vec:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3265 -attr oid 3261 -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWVALID}
load net {vec:rsc.AWUSER} -pin  "ntt_flat:core:inst" {vec:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3266 -attr oid 3262 -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWUSER}
load net {vec:rsc.AWREGION(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWREGION(3)} -pin  "ntt_flat:core:inst" {vec:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWREGION}
load net {vec:rsc.AWQOS(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWQOS(3)} -pin  "ntt_flat:core:inst" {vec:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWQOS}
load net {vec:rsc.AWPROT(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWPROT}
load net {vec:rsc.AWPROT(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWPROT}
load net {vec:rsc.AWCACHE(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWCACHE(3)} -pin  "ntt_flat:core:inst" {vec:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWCACHE}
load net {vec:rsc.AWLOCK} -pin  "ntt_flat:core:inst" {vec:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3267 -attr oid 3263 -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLOCK}
load net {vec:rsc.AWBURST(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWBURST}
load net {vec:rsc.AWBURST(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWBURST}
load net {vec:rsc.AWSIZE(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load net {vec:rsc.AWSIZE(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWSIZE}
load net {vec:rsc.AWLEN(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(3)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(4)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(5)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(6)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWLEN(7)} -pin  "ntt_flat:core:inst" {vec:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWLEN}
load net {vec:rsc.AWADDR(0)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(1)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(2)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(3)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(4)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(5)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(6)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(7)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(8)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(9)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(10)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWADDR(11)} -pin  "ntt_flat:core:inst" {vec:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWADDR}
load net {vec:rsc.AWID} -pin  "ntt_flat:core:inst" {vec:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3268 -attr oid 3264 -attr vt dc -attr @path {/ntt_flat/vec:rsc.AWID}
load net {vec:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {vec:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3269 -attr oid 3265 -attr vt dc -attr @path {/ntt_flat/vec:rsc.triosy.lz}
load net {p:rsc.dat(0)} -pin  "ntt_flat:core:inst" {p:rsc.dat(0)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(1)} -pin  "ntt_flat:core:inst" {p:rsc.dat(1)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(2)} -pin  "ntt_flat:core:inst" {p:rsc.dat(2)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(3)} -pin  "ntt_flat:core:inst" {p:rsc.dat(3)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(4)} -pin  "ntt_flat:core:inst" {p:rsc.dat(4)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(5)} -pin  "ntt_flat:core:inst" {p:rsc.dat(5)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(6)} -pin  "ntt_flat:core:inst" {p:rsc.dat(6)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(7)} -pin  "ntt_flat:core:inst" {p:rsc.dat(7)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(8)} -pin  "ntt_flat:core:inst" {p:rsc.dat(8)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(9)} -pin  "ntt_flat:core:inst" {p:rsc.dat(9)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(10)} -pin  "ntt_flat:core:inst" {p:rsc.dat(10)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(11)} -pin  "ntt_flat:core:inst" {p:rsc.dat(11)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(12)} -pin  "ntt_flat:core:inst" {p:rsc.dat(12)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(13)} -pin  "ntt_flat:core:inst" {p:rsc.dat(13)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(14)} -pin  "ntt_flat:core:inst" {p:rsc.dat(14)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(15)} -pin  "ntt_flat:core:inst" {p:rsc.dat(15)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(16)} -pin  "ntt_flat:core:inst" {p:rsc.dat(16)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(17)} -pin  "ntt_flat:core:inst" {p:rsc.dat(17)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(18)} -pin  "ntt_flat:core:inst" {p:rsc.dat(18)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(19)} -pin  "ntt_flat:core:inst" {p:rsc.dat(19)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(20)} -pin  "ntt_flat:core:inst" {p:rsc.dat(20)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(21)} -pin  "ntt_flat:core:inst" {p:rsc.dat(21)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(22)} -pin  "ntt_flat:core:inst" {p:rsc.dat(22)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(23)} -pin  "ntt_flat:core:inst" {p:rsc.dat(23)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(24)} -pin  "ntt_flat:core:inst" {p:rsc.dat(24)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(25)} -pin  "ntt_flat:core:inst" {p:rsc.dat(25)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(26)} -pin  "ntt_flat:core:inst" {p:rsc.dat(26)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(27)} -pin  "ntt_flat:core:inst" {p:rsc.dat(27)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(28)} -pin  "ntt_flat:core:inst" {p:rsc.dat(28)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(29)} -pin  "ntt_flat:core:inst" {p:rsc.dat(29)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(30)} -pin  "ntt_flat:core:inst" {p:rsc.dat(30)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.dat(31)} -pin  "ntt_flat:core:inst" {p:rsc.dat(31)} -attr vt dc -attr @path {/ntt_flat/p:rsc.dat}
load net {p:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {p:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3270 -attr oid 3266 -attr vt dc -attr @path {/ntt_flat/p:rsc.triosy.lz}
load net {r:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {r:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3271 -attr oid 3267 -attr vt dc -attr @path {/ntt_flat/r:rsc.triosy.lz}
load net {twiddle:rsc.s_tdone} -pin  "ntt_flat:core:inst" {twiddle:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3272 -attr oid 3268 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.s_tdone}
load net {twiddle:rsc.tr_write_done} -pin  "ntt_flat:core:inst" {twiddle:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3273 -attr oid 3269 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.tr_write_done}
load net {twiddle:rsc.RREADY} -pin  "ntt_flat:core:inst" {twiddle:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3274 -attr oid 3270 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RREADY}
load net {twiddle:rsc.RVALID} -pin  "ntt_flat:core:inst" {twiddle:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3275 -attr oid 3271 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RVALID}
load net {twiddle:rsc.RUSER} -pin  "ntt_flat:core:inst" {twiddle:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3276 -attr oid 3272 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RUSER}
load net {twiddle:rsc.RLAST} -pin  "ntt_flat:core:inst" {twiddle:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3277 -attr oid 3273 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RLAST}
load net {twiddle:rsc.RRESP(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load net {twiddle:rsc.RRESP(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RRESP}
load net {twiddle:rsc.RDATA(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(8)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(9)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(10)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(11)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(12)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(13)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(14)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(15)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(16)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(17)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(18)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(19)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(20)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(21)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(22)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(23)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(24)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(25)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(26)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(27)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(28)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(29)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(30)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RDATA(31)} -pin  "ntt_flat:core:inst" {twiddle:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RDATA}
load net {twiddle:rsc.RID} -pin  "ntt_flat:core:inst" {twiddle:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3278 -attr oid 3274 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.RID}
load net {twiddle:rsc.ARREADY} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3279 -attr oid 3275 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARREADY}
load net {twiddle:rsc.ARVALID} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3280 -attr oid 3276 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARVALID}
load net {twiddle:rsc.ARUSER} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3281 -attr oid 3277 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARUSER}
load net {twiddle:rsc.ARREGION(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARREGION(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARREGION}
load net {twiddle:rsc.ARQOS(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARQOS(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARQOS}
load net {twiddle:rsc.ARPROT(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARPROT(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARPROT}
load net {twiddle:rsc.ARCACHE(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARCACHE(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARCACHE}
load net {twiddle:rsc.ARLOCK} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3282 -attr oid 3278 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLOCK}
load net {twiddle:rsc.ARBURST(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARBURST(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARBURST}
load net {twiddle:rsc.ARSIZE(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARSIZE(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARSIZE}
load net {twiddle:rsc.ARLEN(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARLEN(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARLEN}
load net {twiddle:rsc.ARADDR(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(8)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(9)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(10)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARADDR(11)} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARADDR}
load net {twiddle:rsc.ARID} -pin  "ntt_flat:core:inst" {twiddle:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3283 -attr oid 3279 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.ARID}
load net {twiddle:rsc.BREADY} -pin  "ntt_flat:core:inst" {twiddle:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3284 -attr oid 3280 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BREADY}
load net {twiddle:rsc.BVALID} -pin  "ntt_flat:core:inst" {twiddle:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3285 -attr oid 3281 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BVALID}
load net {twiddle:rsc.BUSER} -pin  "ntt_flat:core:inst" {twiddle:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3286 -attr oid 3282 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BUSER}
load net {twiddle:rsc.BRESP(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load net {twiddle:rsc.BRESP(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BRESP}
load net {twiddle:rsc.BID} -pin  "ntt_flat:core:inst" {twiddle:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3287 -attr oid 3283 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.BID}
load net {twiddle:rsc.WREADY} -pin  "ntt_flat:core:inst" {twiddle:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3288 -attr oid 3284 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WREADY}
load net {twiddle:rsc.WVALID} -pin  "ntt_flat:core:inst" {twiddle:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3289 -attr oid 3285 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WVALID}
load net {twiddle:rsc.WUSER} -pin  "ntt_flat:core:inst" {twiddle:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3290 -attr oid 3286 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WUSER}
load net {twiddle:rsc.WLAST} -pin  "ntt_flat:core:inst" {twiddle:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3291 -attr oid 3287 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WLAST}
load net {twiddle:rsc.WSTRB(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WSTRB(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WSTRB}
load net {twiddle:rsc.WDATA(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(8)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(9)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(10)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(11)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(12)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(13)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(14)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(15)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(16)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(17)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(18)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(19)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(20)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(21)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(22)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(23)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(24)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(25)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(26)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(27)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(28)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(29)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(30)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.WDATA(31)} -pin  "ntt_flat:core:inst" {twiddle:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.WDATA}
load net {twiddle:rsc.AWREADY} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3292 -attr oid 3288 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWREADY}
load net {twiddle:rsc.AWVALID} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3293 -attr oid 3289 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWVALID}
load net {twiddle:rsc.AWUSER} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3294 -attr oid 3290 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWUSER}
load net {twiddle:rsc.AWREGION(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWREGION(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWREGION}
load net {twiddle:rsc.AWQOS(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWQOS(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWQOS}
load net {twiddle:rsc.AWPROT(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWPROT(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWPROT}
load net {twiddle:rsc.AWCACHE(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWCACHE(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWCACHE}
load net {twiddle:rsc.AWLOCK} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3295 -attr oid 3291 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLOCK}
load net {twiddle:rsc.AWBURST(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWBURST(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWBURST}
load net {twiddle:rsc.AWSIZE(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWSIZE(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWSIZE}
load net {twiddle:rsc.AWLEN(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWLEN(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWLEN}
load net {twiddle:rsc.AWADDR(0)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(1)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(2)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(3)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(4)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(5)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(6)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(7)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(8)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(9)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(10)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWADDR(11)} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWADDR}
load net {twiddle:rsc.AWID} -pin  "ntt_flat:core:inst" {twiddle:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3296 -attr oid 3292 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.AWID}
load net {twiddle:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {twiddle:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3297 -attr oid 3293 -attr vt dc -attr @path {/ntt_flat/twiddle:rsc.triosy.lz}
load net {twiddle_h:rsc.s_tdone} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3298 -attr oid 3294 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.s_tdone}
load net {twiddle_h:rsc.tr_write_done} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3299 -attr oid 3295 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.tr_write_done}
load net {twiddle_h:rsc.RREADY} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3300 -attr oid 3296 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RREADY}
load net {twiddle_h:rsc.RVALID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3301 -attr oid 3297 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RVALID}
load net {twiddle_h:rsc.RUSER} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3302 -attr oid 3298 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RUSER}
load net {twiddle_h:rsc.RLAST} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3303 -attr oid 3299 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RLAST}
load net {twiddle_h:rsc.RRESP(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RRESP(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RRESP}
load net {twiddle_h:rsc.RDATA(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(8)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(9)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(10)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(11)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(12)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(13)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(14)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(15)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(16)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(17)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(18)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(19)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(20)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(21)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(22)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(23)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(24)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(25)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(26)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(27)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(28)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(29)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(30)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RDATA(31)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RDATA}
load net {twiddle_h:rsc.RID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3304 -attr oid 3300 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.RID}
load net {twiddle_h:rsc.ARREADY} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3305 -attr oid 3301 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARREADY}
load net {twiddle_h:rsc.ARVALID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3306 -attr oid 3302 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARVALID}
load net {twiddle_h:rsc.ARUSER} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3307 -attr oid 3303 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARUSER}
load net {twiddle_h:rsc.ARREGION(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARREGION(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARREGION}
load net {twiddle_h:rsc.ARQOS(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARQOS(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARQOS}
load net {twiddle_h:rsc.ARPROT(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARPROT(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARPROT}
load net {twiddle_h:rsc.ARCACHE(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARCACHE(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARCACHE}
load net {twiddle_h:rsc.ARLOCK} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3308 -attr oid 3304 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLOCK}
load net {twiddle_h:rsc.ARBURST(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARBURST(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARBURST}
load net {twiddle_h:rsc.ARSIZE(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARSIZE(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARSIZE}
load net {twiddle_h:rsc.ARLEN(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARLEN(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARLEN}
load net {twiddle_h:rsc.ARADDR(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(8)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(9)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(10)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARADDR(11)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARADDR}
load net {twiddle_h:rsc.ARID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3309 -attr oid 3305 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.ARID}
load net {twiddle_h:rsc.BREADY} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3310 -attr oid 3306 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BREADY}
load net {twiddle_h:rsc.BVALID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3311 -attr oid 3307 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BVALID}
load net {twiddle_h:rsc.BUSER} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3312 -attr oid 3308 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BUSER}
load net {twiddle_h:rsc.BRESP(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BRESP(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BRESP}
load net {twiddle_h:rsc.BID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3313 -attr oid 3309 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.BID}
load net {twiddle_h:rsc.WREADY} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3314 -attr oid 3310 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WREADY}
load net {twiddle_h:rsc.WVALID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3315 -attr oid 3311 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WVALID}
load net {twiddle_h:rsc.WUSER} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3316 -attr oid 3312 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WUSER}
load net {twiddle_h:rsc.WLAST} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3317 -attr oid 3313 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WLAST}
load net {twiddle_h:rsc.WSTRB(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WSTRB(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WSTRB}
load net {twiddle_h:rsc.WDATA(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(8)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(9)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(10)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(11)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(12)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(13)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(14)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(15)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(16)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(17)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(18)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(19)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(20)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(21)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(22)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(23)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(24)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(25)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(26)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(27)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(28)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(29)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(30)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.WDATA(31)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.WDATA}
load net {twiddle_h:rsc.AWREADY} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3318 -attr oid 3314 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWREADY}
load net {twiddle_h:rsc.AWVALID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3319 -attr oid 3315 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWVALID}
load net {twiddle_h:rsc.AWUSER} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3320 -attr oid 3316 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWUSER}
load net {twiddle_h:rsc.AWREGION(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWREGION(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWREGION}
load net {twiddle_h:rsc.AWQOS(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWQOS(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWQOS}
load net {twiddle_h:rsc.AWPROT(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWPROT(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWPROT}
load net {twiddle_h:rsc.AWCACHE(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWCACHE(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWCACHE}
load net {twiddle_h:rsc.AWLOCK} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3321 -attr oid 3317 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLOCK}
load net {twiddle_h:rsc.AWBURST(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWBURST(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWBURST}
load net {twiddle_h:rsc.AWSIZE(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWSIZE(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWSIZE}
load net {twiddle_h:rsc.AWLEN(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWLEN(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWLEN}
load net {twiddle_h:rsc.AWADDR(0)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(1)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(2)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(3)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(4)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(5)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(6)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(7)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(8)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(9)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(10)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWADDR(11)} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWADDR}
load net {twiddle_h:rsc.AWID} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3322 -attr oid 3318 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.AWID}
load net {twiddle_h:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {twiddle_h:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3323 -attr oid 3319 -attr vt dc -attr @path {/ntt_flat/twiddle_h:rsc.triosy.lz}
load net {result:rsc.s_tdone} -pin  "ntt_flat:core:inst" {result:rsc.s_tdone} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3324 -attr oid 3320 -attr vt dc -attr @path {/ntt_flat/result:rsc.s_tdone}
load net {result:rsc.tr_write_done} -pin  "ntt_flat:core:inst" {result:rsc.tr_write_done} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3325 -attr oid 3321 -attr vt dc -attr @path {/ntt_flat/result:rsc.tr_write_done}
load net {result:rsc.RREADY} -pin  "ntt_flat:core:inst" {result:rsc.RREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3326 -attr oid 3322 -attr vt dc -attr @path {/ntt_flat/result:rsc.RREADY}
load net {result:rsc.RVALID} -pin  "ntt_flat:core:inst" {result:rsc.RVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3327 -attr oid 3323 -attr vt dc -attr @path {/ntt_flat/result:rsc.RVALID}
load net {result:rsc.RUSER} -pin  "ntt_flat:core:inst" {result:rsc.RUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3328 -attr oid 3324 -attr vt dc -attr @path {/ntt_flat/result:rsc.RUSER}
load net {result:rsc.RLAST} -pin  "ntt_flat:core:inst" {result:rsc.RLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3329 -attr oid 3325 -attr vt dc -attr @path {/ntt_flat/result:rsc.RLAST}
load net {result:rsc.RRESP(0)} -pin  "ntt_flat:core:inst" {result:rsc.RRESP(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RRESP}
load net {result:rsc.RRESP(1)} -pin  "ntt_flat:core:inst" {result:rsc.RRESP(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RRESP}
load net {result:rsc.RDATA(0)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(1)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(2)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(3)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(4)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(5)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(6)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(7)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(8)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(8)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(9)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(9)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(10)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(10)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(11)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(11)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(12)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(12)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(13)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(13)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(14)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(14)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(15)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(15)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(16)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(16)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(17)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(17)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(18)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(18)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(19)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(19)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(20)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(20)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(21)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(21)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(22)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(22)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(23)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(23)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(24)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(24)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(25)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(25)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(26)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(26)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(27)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(27)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(28)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(28)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(29)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(29)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(30)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(30)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RDATA(31)} -pin  "ntt_flat:core:inst" {result:rsc.RDATA(31)} -attr vt dc -attr @path {/ntt_flat/result:rsc.RDATA}
load net {result:rsc.RID} -pin  "ntt_flat:core:inst" {result:rsc.RID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3330 -attr oid 3326 -attr vt dc -attr @path {/ntt_flat/result:rsc.RID}
load net {result:rsc.ARREADY} -pin  "ntt_flat:core:inst" {result:rsc.ARREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3331 -attr oid 3327 -attr vt dc -attr @path {/ntt_flat/result:rsc.ARREADY}
load net {result:rsc.ARVALID} -pin  "ntt_flat:core:inst" {result:rsc.ARVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3332 -attr oid 3328 -attr vt dc -attr @path {/ntt_flat/result:rsc.ARVALID}
load net {result:rsc.ARUSER} -pin  "ntt_flat:core:inst" {result:rsc.ARUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3333 -attr oid 3329 -attr vt dc -attr @path {/ntt_flat/result:rsc.ARUSER}
load net {result:rsc.ARREGION(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARREGION(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARREGION(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARREGION(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARREGION(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARREGION(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARREGION(3)} -pin  "ntt_flat:core:inst" {result:rsc.ARREGION(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARREGION}
load net {result:rsc.ARQOS(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARQOS(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARQOS(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARQOS(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARQOS(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARQOS(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARQOS(3)} -pin  "ntt_flat:core:inst" {result:rsc.ARQOS(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARQOS}
load net {result:rsc.ARPROT(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARPROT(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARPROT}
load net {result:rsc.ARPROT(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARPROT(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARPROT}
load net {result:rsc.ARPROT(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARPROT(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARPROT}
load net {result:rsc.ARCACHE(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARCACHE(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARCACHE(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARCACHE(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARCACHE(3)} -pin  "ntt_flat:core:inst" {result:rsc.ARCACHE(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARCACHE}
load net {result:rsc.ARLOCK} -pin  "ntt_flat:core:inst" {result:rsc.ARLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3334 -attr oid 3330 -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLOCK}
load net {result:rsc.ARBURST(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARBURST(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARBURST}
load net {result:rsc.ARBURST(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARBURST(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARBURST}
load net {result:rsc.ARSIZE(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARSIZE(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARSIZE(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARSIZE}
load net {result:rsc.ARSIZE(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARSIZE(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARSIZE}
load net {result:rsc.ARLEN(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(3)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(4)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(5)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(6)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARLEN(7)} -pin  "ntt_flat:core:inst" {result:rsc.ARLEN(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARLEN}
load net {result:rsc.ARADDR(0)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(1)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(2)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(3)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(4)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(5)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(6)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(7)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(8)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(8)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(9)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(9)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(10)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(10)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(11)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(11)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(12)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(12)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARADDR(13)} -pin  "ntt_flat:core:inst" {result:rsc.ARADDR(13)} -attr vt dc -attr @path {/ntt_flat/result:rsc.ARADDR}
load net {result:rsc.ARID} -pin  "ntt_flat:core:inst" {result:rsc.ARID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3335 -attr oid 3331 -attr vt dc -attr @path {/ntt_flat/result:rsc.ARID}
load net {result:rsc.BREADY} -pin  "ntt_flat:core:inst" {result:rsc.BREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3336 -attr oid 3332 -attr vt dc -attr @path {/ntt_flat/result:rsc.BREADY}
load net {result:rsc.BVALID} -pin  "ntt_flat:core:inst" {result:rsc.BVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3337 -attr oid 3333 -attr vt dc -attr @path {/ntt_flat/result:rsc.BVALID}
load net {result:rsc.BUSER} -pin  "ntt_flat:core:inst" {result:rsc.BUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3338 -attr oid 3334 -attr vt dc -attr @path {/ntt_flat/result:rsc.BUSER}
load net {result:rsc.BRESP(0)} -pin  "ntt_flat:core:inst" {result:rsc.BRESP(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.BRESP}
load net {result:rsc.BRESP(1)} -pin  "ntt_flat:core:inst" {result:rsc.BRESP(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.BRESP}
load net {result:rsc.BID} -pin  "ntt_flat:core:inst" {result:rsc.BID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3339 -attr oid 3335 -attr vt dc -attr @path {/ntt_flat/result:rsc.BID}
load net {result:rsc.WREADY} -pin  "ntt_flat:core:inst" {result:rsc.WREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3340 -attr oid 3336 -attr vt dc -attr @path {/ntt_flat/result:rsc.WREADY}
load net {result:rsc.WVALID} -pin  "ntt_flat:core:inst" {result:rsc.WVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3341 -attr oid 3337 -attr vt dc -attr @path {/ntt_flat/result:rsc.WVALID}
load net {result:rsc.WUSER} -pin  "ntt_flat:core:inst" {result:rsc.WUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3342 -attr oid 3338 -attr vt dc -attr @path {/ntt_flat/result:rsc.WUSER}
load net {result:rsc.WLAST} -pin  "ntt_flat:core:inst" {result:rsc.WLAST} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3343 -attr oid 3339 -attr vt dc -attr @path {/ntt_flat/result:rsc.WLAST}
load net {result:rsc.WSTRB(0)} -pin  "ntt_flat:core:inst" {result:rsc.WSTRB(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WSTRB(1)} -pin  "ntt_flat:core:inst" {result:rsc.WSTRB(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WSTRB(2)} -pin  "ntt_flat:core:inst" {result:rsc.WSTRB(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WSTRB(3)} -pin  "ntt_flat:core:inst" {result:rsc.WSTRB(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WSTRB}
load net {result:rsc.WDATA(0)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(1)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(2)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(3)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(4)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(5)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(6)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(7)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(8)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(8)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(9)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(9)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(10)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(10)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(11)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(11)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(12)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(12)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(13)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(13)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(14)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(14)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(15)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(15)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(16)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(16)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(17)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(17)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(18)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(18)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(19)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(19)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(20)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(20)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(21)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(21)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(22)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(22)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(23)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(23)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(24)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(24)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(25)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(25)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(26)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(26)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(27)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(27)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(28)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(28)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(29)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(29)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(30)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(30)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.WDATA(31)} -pin  "ntt_flat:core:inst" {result:rsc.WDATA(31)} -attr vt dc -attr @path {/ntt_flat/result:rsc.WDATA}
load net {result:rsc.AWREADY} -pin  "ntt_flat:core:inst" {result:rsc.AWREADY} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3344 -attr oid 3340 -attr vt dc -attr @path {/ntt_flat/result:rsc.AWREADY}
load net {result:rsc.AWVALID} -pin  "ntt_flat:core:inst" {result:rsc.AWVALID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3345 -attr oid 3341 -attr vt dc -attr @path {/ntt_flat/result:rsc.AWVALID}
load net {result:rsc.AWUSER} -pin  "ntt_flat:core:inst" {result:rsc.AWUSER} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3346 -attr oid 3342 -attr vt dc -attr @path {/ntt_flat/result:rsc.AWUSER}
load net {result:rsc.AWREGION(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWREGION(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWREGION(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWREGION(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWREGION(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWREGION(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWREGION(3)} -pin  "ntt_flat:core:inst" {result:rsc.AWREGION(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWREGION}
load net {result:rsc.AWQOS(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWQOS(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWQOS(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWQOS(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWQOS(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWQOS(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWQOS(3)} -pin  "ntt_flat:core:inst" {result:rsc.AWQOS(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWQOS}
load net {result:rsc.AWPROT(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWPROT(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWPROT}
load net {result:rsc.AWPROT(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWPROT(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWPROT}
load net {result:rsc.AWPROT(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWPROT(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWPROT}
load net {result:rsc.AWCACHE(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWCACHE(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWCACHE(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWCACHE(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWCACHE(3)} -pin  "ntt_flat:core:inst" {result:rsc.AWCACHE(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWCACHE}
load net {result:rsc.AWLOCK} -pin  "ntt_flat:core:inst" {result:rsc.AWLOCK} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3347 -attr oid 3343 -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLOCK}
load net {result:rsc.AWBURST(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWBURST(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWBURST}
load net {result:rsc.AWBURST(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWBURST(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWBURST}
load net {result:rsc.AWSIZE(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWSIZE(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWSIZE(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWSIZE}
load net {result:rsc.AWSIZE(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWSIZE(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWSIZE}
load net {result:rsc.AWLEN(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(3)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(4)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(5)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(6)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWLEN(7)} -pin  "ntt_flat:core:inst" {result:rsc.AWLEN(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWLEN}
load net {result:rsc.AWADDR(0)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(0)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(1)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(1)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(2)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(2)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(3)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(3)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(4)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(4)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(5)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(5)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(6)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(6)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(7)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(7)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(8)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(8)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(9)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(9)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(10)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(10)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(11)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(11)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(12)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(12)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWADDR(13)} -pin  "ntt_flat:core:inst" {result:rsc.AWADDR(13)} -attr vt dc -attr @path {/ntt_flat/result:rsc.AWADDR}
load net {result:rsc.AWID} -pin  "ntt_flat:core:inst" {result:rsc.AWID} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3348 -attr oid 3344 -attr vt dc -attr @path {/ntt_flat/result:rsc.AWID}
load net {result:rsc.triosy.lz} -pin  "ntt_flat:core:inst" {result:rsc.triosy.lz} -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3349 -attr oid 3345 -attr vt dc -attr @path {/ntt_flat/result:rsc.triosy.lz}
load net {INNER_LOOP:tf:mul:cmp.a(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(9)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.a(9)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(9)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.b(9)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(9)} -pin  "ntt_flat:core:inst" {INNER_LOOP:tf:mul:cmp.z(9)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.a(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.b(9)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(0)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(1)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(2)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(3)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(4)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(5)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(6)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(7)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(8)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(9)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(10)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(11)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -pin  "ntt_flat:core:inst" {INNER_LOOP:idx1:mul:cmp.z(12)} -attr vt dc -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load inst "INNER_LOOP:tf:mul:cmp" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(10,0,10,0,10)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3350 -attr oid 3346 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp} -attr area 607.000000 -attr delay 4.505880 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(10,0,10,0,10)"
load net {INNER_LOOP:tf:mul:cmp.a(0)} -pin  "INNER_LOOP:tf:mul:cmp" {a(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(1)} -pin  "INNER_LOOP:tf:mul:cmp" {a(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(2)} -pin  "INNER_LOOP:tf:mul:cmp" {a(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(3)} -pin  "INNER_LOOP:tf:mul:cmp" {a(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(4)} -pin  "INNER_LOOP:tf:mul:cmp" {a(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(5)} -pin  "INNER_LOOP:tf:mul:cmp" {a(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(6)} -pin  "INNER_LOOP:tf:mul:cmp" {a(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(7)} -pin  "INNER_LOOP:tf:mul:cmp" {a(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(8)} -pin  "INNER_LOOP:tf:mul:cmp" {a(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.a(9)} -pin  "INNER_LOOP:tf:mul:cmp" {a(9)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.a}
load net {INNER_LOOP:tf:mul:cmp.b(0)} -pin  "INNER_LOOP:tf:mul:cmp" {b(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(1)} -pin  "INNER_LOOP:tf:mul:cmp" {b(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(2)} -pin  "INNER_LOOP:tf:mul:cmp" {b(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(3)} -pin  "INNER_LOOP:tf:mul:cmp" {b(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(4)} -pin  "INNER_LOOP:tf:mul:cmp" {b(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(5)} -pin  "INNER_LOOP:tf:mul:cmp" {b(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(6)} -pin  "INNER_LOOP:tf:mul:cmp" {b(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(7)} -pin  "INNER_LOOP:tf:mul:cmp" {b(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(8)} -pin  "INNER_LOOP:tf:mul:cmp" {b(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.b(9)} -pin  "INNER_LOOP:tf:mul:cmp" {b(9)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.b}
load net {INNER_LOOP:tf:mul:cmp.z(0)} -pin  "INNER_LOOP:tf:mul:cmp" {z(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(1)} -pin  "INNER_LOOP:tf:mul:cmp" {z(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(2)} -pin  "INNER_LOOP:tf:mul:cmp" {z(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(3)} -pin  "INNER_LOOP:tf:mul:cmp" {z(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(4)} -pin  "INNER_LOOP:tf:mul:cmp" {z(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(5)} -pin  "INNER_LOOP:tf:mul:cmp" {z(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(6)} -pin  "INNER_LOOP:tf:mul:cmp" {z(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(7)} -pin  "INNER_LOOP:tf:mul:cmp" {z(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(8)} -pin  "INNER_LOOP:tf:mul:cmp" {z(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load net {INNER_LOOP:tf:mul:cmp.z(9)} -pin  "INNER_LOOP:tf:mul:cmp" {z(9)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:tf:mul:cmp.z}
load inst "INNER_LOOP:idx1:mul:cmp" "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(9,0,10,0,13)" "INTERFACE" -attr xrf f8578d8c-71c3-4e99-bac8-7983a3e85a28-3351 -attr oid 3347 -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp} -attr area 607.000000 -attr delay 4.647387 -attr qmod "mgc_Xilinx-VIRTEX-7-1_beh.mgc_mul(9,0,10,0,13)"
load net {INNER_LOOP:idx1:mul:cmp.a(0)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(1)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(2)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(3)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(4)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(5)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(6)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(7)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.a(8)} -pin  "INNER_LOOP:idx1:mul:cmp" {a(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.a}
load net {INNER_LOOP:idx1:mul:cmp.b(0)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(1)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(2)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(3)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(4)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(5)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(6)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(7)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(8)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.b(9)} -pin  "INNER_LOOP:idx1:mul:cmp" {b(9)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.b}
load net {INNER_LOOP:idx1:mul:cmp.z(0)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(0)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(1)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(1)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(2)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(2)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(3)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(3)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(4)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(4)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(5)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(5)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(6)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(6)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(7)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(7)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(8)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(8)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(9)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(9)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(10)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(10)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(11)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(11)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
load net {INNER_LOOP:idx1:mul:cmp.z(12)} -pin  "INNER_LOOP:idx1:mul:cmp" {z(12)} -attr vt d -attr @path {/ntt_flat/INNER_LOOP:idx1:mul:cmp.z}
### END MODULE 

