set moduleName top_kernel_Pipeline_VITIS_LOOP_156_103
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set isPipelined_legacy 1
set pipeline_type loop_auto_rewind
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 14
set C_modelName {top_kernel_Pipeline_VITIS_LOOP_156_103}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict C_2 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_4 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_6 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_8 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_10 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_12 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_14 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_16 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_18 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_20 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_22 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_24 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_26 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_28 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_30 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict C_32 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 0 }
dict set ap_memory_interface_dict tmp_1 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_3 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_5 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_7 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_9 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_11 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_13 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_15 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_17 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_19 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_21 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_23 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_25 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_27 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_29 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict tmp_31 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ lshr_ln7 int 2 regular  }
	{ C_2 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_4 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_6 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_8 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_10 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_12 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_14 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_16 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_18 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_20 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_22 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_24 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_26 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_28 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_30 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ C_32 int 24 regular {array 512 { 0 0 } 0 1 }  }
	{ tmp_1 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_3 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_5 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_7 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_9 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_11 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_13 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_15 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_17 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_19 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_21 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_23 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_25 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_27 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_29 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ tmp_31 int 24 regular {array 512 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ empty int 4 regular  }
	{ conv7_i_1 int 17 regular  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "lshr_ln7", "interface" : "wire", "bitwidth" : 2, "direction" : "READONLY"} , 
 	{ "Name" : "C_2", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_4", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_6", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_8", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_10", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_12", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_14", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_16", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_18", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_20", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_22", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_24", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_26", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_28", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_30", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_32", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "tmp_1", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_3", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_5", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_7", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_9", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_11", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_13", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_15", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_17", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_19", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_21", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_23", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_25", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_27", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_29", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "tmp_31", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "empty", "interface" : "wire", "bitwidth" : 4, "direction" : "READONLY"} , 
 	{ "Name" : "conv7_i_1", "interface" : "wire", "bitwidth" : 17, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 233
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ lshr_ln7 sc_in sc_lv 2 signal 0 } 
	{ C_2_address0 sc_out sc_lv 9 signal 1 } 
	{ C_2_ce0 sc_out sc_logic 1 signal 1 } 
	{ C_2_we0 sc_out sc_logic 1 signal 1 } 
	{ C_2_d0 sc_out sc_lv 24 signal 1 } 
	{ C_2_address1 sc_out sc_lv 9 signal 1 } 
	{ C_2_ce1 sc_out sc_logic 1 signal 1 } 
	{ C_2_we1 sc_out sc_logic 1 signal 1 } 
	{ C_2_d1 sc_out sc_lv 24 signal 1 } 
	{ C_4_address0 sc_out sc_lv 9 signal 2 } 
	{ C_4_ce0 sc_out sc_logic 1 signal 2 } 
	{ C_4_we0 sc_out sc_logic 1 signal 2 } 
	{ C_4_d0 sc_out sc_lv 24 signal 2 } 
	{ C_4_address1 sc_out sc_lv 9 signal 2 } 
	{ C_4_ce1 sc_out sc_logic 1 signal 2 } 
	{ C_4_we1 sc_out sc_logic 1 signal 2 } 
	{ C_4_d1 sc_out sc_lv 24 signal 2 } 
	{ C_6_address0 sc_out sc_lv 9 signal 3 } 
	{ C_6_ce0 sc_out sc_logic 1 signal 3 } 
	{ C_6_we0 sc_out sc_logic 1 signal 3 } 
	{ C_6_d0 sc_out sc_lv 24 signal 3 } 
	{ C_6_address1 sc_out sc_lv 9 signal 3 } 
	{ C_6_ce1 sc_out sc_logic 1 signal 3 } 
	{ C_6_we1 sc_out sc_logic 1 signal 3 } 
	{ C_6_d1 sc_out sc_lv 24 signal 3 } 
	{ C_8_address0 sc_out sc_lv 9 signal 4 } 
	{ C_8_ce0 sc_out sc_logic 1 signal 4 } 
	{ C_8_we0 sc_out sc_logic 1 signal 4 } 
	{ C_8_d0 sc_out sc_lv 24 signal 4 } 
	{ C_8_address1 sc_out sc_lv 9 signal 4 } 
	{ C_8_ce1 sc_out sc_logic 1 signal 4 } 
	{ C_8_we1 sc_out sc_logic 1 signal 4 } 
	{ C_8_d1 sc_out sc_lv 24 signal 4 } 
	{ C_10_address0 sc_out sc_lv 9 signal 5 } 
	{ C_10_ce0 sc_out sc_logic 1 signal 5 } 
	{ C_10_we0 sc_out sc_logic 1 signal 5 } 
	{ C_10_d0 sc_out sc_lv 24 signal 5 } 
	{ C_10_address1 sc_out sc_lv 9 signal 5 } 
	{ C_10_ce1 sc_out sc_logic 1 signal 5 } 
	{ C_10_we1 sc_out sc_logic 1 signal 5 } 
	{ C_10_d1 sc_out sc_lv 24 signal 5 } 
	{ C_12_address0 sc_out sc_lv 9 signal 6 } 
	{ C_12_ce0 sc_out sc_logic 1 signal 6 } 
	{ C_12_we0 sc_out sc_logic 1 signal 6 } 
	{ C_12_d0 sc_out sc_lv 24 signal 6 } 
	{ C_12_address1 sc_out sc_lv 9 signal 6 } 
	{ C_12_ce1 sc_out sc_logic 1 signal 6 } 
	{ C_12_we1 sc_out sc_logic 1 signal 6 } 
	{ C_12_d1 sc_out sc_lv 24 signal 6 } 
	{ C_14_address0 sc_out sc_lv 9 signal 7 } 
	{ C_14_ce0 sc_out sc_logic 1 signal 7 } 
	{ C_14_we0 sc_out sc_logic 1 signal 7 } 
	{ C_14_d0 sc_out sc_lv 24 signal 7 } 
	{ C_14_address1 sc_out sc_lv 9 signal 7 } 
	{ C_14_ce1 sc_out sc_logic 1 signal 7 } 
	{ C_14_we1 sc_out sc_logic 1 signal 7 } 
	{ C_14_d1 sc_out sc_lv 24 signal 7 } 
	{ C_16_address0 sc_out sc_lv 9 signal 8 } 
	{ C_16_ce0 sc_out sc_logic 1 signal 8 } 
	{ C_16_we0 sc_out sc_logic 1 signal 8 } 
	{ C_16_d0 sc_out sc_lv 24 signal 8 } 
	{ C_16_address1 sc_out sc_lv 9 signal 8 } 
	{ C_16_ce1 sc_out sc_logic 1 signal 8 } 
	{ C_16_we1 sc_out sc_logic 1 signal 8 } 
	{ C_16_d1 sc_out sc_lv 24 signal 8 } 
	{ C_18_address0 sc_out sc_lv 9 signal 9 } 
	{ C_18_ce0 sc_out sc_logic 1 signal 9 } 
	{ C_18_we0 sc_out sc_logic 1 signal 9 } 
	{ C_18_d0 sc_out sc_lv 24 signal 9 } 
	{ C_18_address1 sc_out sc_lv 9 signal 9 } 
	{ C_18_ce1 sc_out sc_logic 1 signal 9 } 
	{ C_18_we1 sc_out sc_logic 1 signal 9 } 
	{ C_18_d1 sc_out sc_lv 24 signal 9 } 
	{ C_20_address0 sc_out sc_lv 9 signal 10 } 
	{ C_20_ce0 sc_out sc_logic 1 signal 10 } 
	{ C_20_we0 sc_out sc_logic 1 signal 10 } 
	{ C_20_d0 sc_out sc_lv 24 signal 10 } 
	{ C_20_address1 sc_out sc_lv 9 signal 10 } 
	{ C_20_ce1 sc_out sc_logic 1 signal 10 } 
	{ C_20_we1 sc_out sc_logic 1 signal 10 } 
	{ C_20_d1 sc_out sc_lv 24 signal 10 } 
	{ C_22_address0 sc_out sc_lv 9 signal 11 } 
	{ C_22_ce0 sc_out sc_logic 1 signal 11 } 
	{ C_22_we0 sc_out sc_logic 1 signal 11 } 
	{ C_22_d0 sc_out sc_lv 24 signal 11 } 
	{ C_22_address1 sc_out sc_lv 9 signal 11 } 
	{ C_22_ce1 sc_out sc_logic 1 signal 11 } 
	{ C_22_we1 sc_out sc_logic 1 signal 11 } 
	{ C_22_d1 sc_out sc_lv 24 signal 11 } 
	{ C_24_address0 sc_out sc_lv 9 signal 12 } 
	{ C_24_ce0 sc_out sc_logic 1 signal 12 } 
	{ C_24_we0 sc_out sc_logic 1 signal 12 } 
	{ C_24_d0 sc_out sc_lv 24 signal 12 } 
	{ C_24_address1 sc_out sc_lv 9 signal 12 } 
	{ C_24_ce1 sc_out sc_logic 1 signal 12 } 
	{ C_24_we1 sc_out sc_logic 1 signal 12 } 
	{ C_24_d1 sc_out sc_lv 24 signal 12 } 
	{ C_26_address0 sc_out sc_lv 9 signal 13 } 
	{ C_26_ce0 sc_out sc_logic 1 signal 13 } 
	{ C_26_we0 sc_out sc_logic 1 signal 13 } 
	{ C_26_d0 sc_out sc_lv 24 signal 13 } 
	{ C_26_address1 sc_out sc_lv 9 signal 13 } 
	{ C_26_ce1 sc_out sc_logic 1 signal 13 } 
	{ C_26_we1 sc_out sc_logic 1 signal 13 } 
	{ C_26_d1 sc_out sc_lv 24 signal 13 } 
	{ C_28_address0 sc_out sc_lv 9 signal 14 } 
	{ C_28_ce0 sc_out sc_logic 1 signal 14 } 
	{ C_28_we0 sc_out sc_logic 1 signal 14 } 
	{ C_28_d0 sc_out sc_lv 24 signal 14 } 
	{ C_28_address1 sc_out sc_lv 9 signal 14 } 
	{ C_28_ce1 sc_out sc_logic 1 signal 14 } 
	{ C_28_we1 sc_out sc_logic 1 signal 14 } 
	{ C_28_d1 sc_out sc_lv 24 signal 14 } 
	{ C_30_address0 sc_out sc_lv 9 signal 15 } 
	{ C_30_ce0 sc_out sc_logic 1 signal 15 } 
	{ C_30_we0 sc_out sc_logic 1 signal 15 } 
	{ C_30_d0 sc_out sc_lv 24 signal 15 } 
	{ C_30_address1 sc_out sc_lv 9 signal 15 } 
	{ C_30_ce1 sc_out sc_logic 1 signal 15 } 
	{ C_30_we1 sc_out sc_logic 1 signal 15 } 
	{ C_30_d1 sc_out sc_lv 24 signal 15 } 
	{ C_32_address0 sc_out sc_lv 9 signal 16 } 
	{ C_32_ce0 sc_out sc_logic 1 signal 16 } 
	{ C_32_we0 sc_out sc_logic 1 signal 16 } 
	{ C_32_d0 sc_out sc_lv 24 signal 16 } 
	{ C_32_address1 sc_out sc_lv 9 signal 16 } 
	{ C_32_ce1 sc_out sc_logic 1 signal 16 } 
	{ C_32_we1 sc_out sc_logic 1 signal 16 } 
	{ C_32_d1 sc_out sc_lv 24 signal 16 } 
	{ tmp_1_address0 sc_out sc_lv 9 signal 17 } 
	{ tmp_1_ce0 sc_out sc_logic 1 signal 17 } 
	{ tmp_1_q0 sc_in sc_lv 24 signal 17 } 
	{ tmp_1_address1 sc_out sc_lv 9 signal 17 } 
	{ tmp_1_ce1 sc_out sc_logic 1 signal 17 } 
	{ tmp_1_q1 sc_in sc_lv 24 signal 17 } 
	{ tmp_3_address0 sc_out sc_lv 9 signal 18 } 
	{ tmp_3_ce0 sc_out sc_logic 1 signal 18 } 
	{ tmp_3_q0 sc_in sc_lv 24 signal 18 } 
	{ tmp_3_address1 sc_out sc_lv 9 signal 18 } 
	{ tmp_3_ce1 sc_out sc_logic 1 signal 18 } 
	{ tmp_3_q1 sc_in sc_lv 24 signal 18 } 
	{ tmp_5_address0 sc_out sc_lv 9 signal 19 } 
	{ tmp_5_ce0 sc_out sc_logic 1 signal 19 } 
	{ tmp_5_q0 sc_in sc_lv 24 signal 19 } 
	{ tmp_5_address1 sc_out sc_lv 9 signal 19 } 
	{ tmp_5_ce1 sc_out sc_logic 1 signal 19 } 
	{ tmp_5_q1 sc_in sc_lv 24 signal 19 } 
	{ tmp_7_address0 sc_out sc_lv 9 signal 20 } 
	{ tmp_7_ce0 sc_out sc_logic 1 signal 20 } 
	{ tmp_7_q0 sc_in sc_lv 24 signal 20 } 
	{ tmp_7_address1 sc_out sc_lv 9 signal 20 } 
	{ tmp_7_ce1 sc_out sc_logic 1 signal 20 } 
	{ tmp_7_q1 sc_in sc_lv 24 signal 20 } 
	{ tmp_9_address0 sc_out sc_lv 9 signal 21 } 
	{ tmp_9_ce0 sc_out sc_logic 1 signal 21 } 
	{ tmp_9_q0 sc_in sc_lv 24 signal 21 } 
	{ tmp_9_address1 sc_out sc_lv 9 signal 21 } 
	{ tmp_9_ce1 sc_out sc_logic 1 signal 21 } 
	{ tmp_9_q1 sc_in sc_lv 24 signal 21 } 
	{ tmp_11_address0 sc_out sc_lv 9 signal 22 } 
	{ tmp_11_ce0 sc_out sc_logic 1 signal 22 } 
	{ tmp_11_q0 sc_in sc_lv 24 signal 22 } 
	{ tmp_11_address1 sc_out sc_lv 9 signal 22 } 
	{ tmp_11_ce1 sc_out sc_logic 1 signal 22 } 
	{ tmp_11_q1 sc_in sc_lv 24 signal 22 } 
	{ tmp_13_address0 sc_out sc_lv 9 signal 23 } 
	{ tmp_13_ce0 sc_out sc_logic 1 signal 23 } 
	{ tmp_13_q0 sc_in sc_lv 24 signal 23 } 
	{ tmp_13_address1 sc_out sc_lv 9 signal 23 } 
	{ tmp_13_ce1 sc_out sc_logic 1 signal 23 } 
	{ tmp_13_q1 sc_in sc_lv 24 signal 23 } 
	{ tmp_15_address0 sc_out sc_lv 9 signal 24 } 
	{ tmp_15_ce0 sc_out sc_logic 1 signal 24 } 
	{ tmp_15_q0 sc_in sc_lv 24 signal 24 } 
	{ tmp_15_address1 sc_out sc_lv 9 signal 24 } 
	{ tmp_15_ce1 sc_out sc_logic 1 signal 24 } 
	{ tmp_15_q1 sc_in sc_lv 24 signal 24 } 
	{ tmp_17_address0 sc_out sc_lv 9 signal 25 } 
	{ tmp_17_ce0 sc_out sc_logic 1 signal 25 } 
	{ tmp_17_q0 sc_in sc_lv 24 signal 25 } 
	{ tmp_17_address1 sc_out sc_lv 9 signal 25 } 
	{ tmp_17_ce1 sc_out sc_logic 1 signal 25 } 
	{ tmp_17_q1 sc_in sc_lv 24 signal 25 } 
	{ tmp_19_address0 sc_out sc_lv 9 signal 26 } 
	{ tmp_19_ce0 sc_out sc_logic 1 signal 26 } 
	{ tmp_19_q0 sc_in sc_lv 24 signal 26 } 
	{ tmp_19_address1 sc_out sc_lv 9 signal 26 } 
	{ tmp_19_ce1 sc_out sc_logic 1 signal 26 } 
	{ tmp_19_q1 sc_in sc_lv 24 signal 26 } 
	{ tmp_21_address0 sc_out sc_lv 9 signal 27 } 
	{ tmp_21_ce0 sc_out sc_logic 1 signal 27 } 
	{ tmp_21_q0 sc_in sc_lv 24 signal 27 } 
	{ tmp_21_address1 sc_out sc_lv 9 signal 27 } 
	{ tmp_21_ce1 sc_out sc_logic 1 signal 27 } 
	{ tmp_21_q1 sc_in sc_lv 24 signal 27 } 
	{ tmp_23_address0 sc_out sc_lv 9 signal 28 } 
	{ tmp_23_ce0 sc_out sc_logic 1 signal 28 } 
	{ tmp_23_q0 sc_in sc_lv 24 signal 28 } 
	{ tmp_23_address1 sc_out sc_lv 9 signal 28 } 
	{ tmp_23_ce1 sc_out sc_logic 1 signal 28 } 
	{ tmp_23_q1 sc_in sc_lv 24 signal 28 } 
	{ tmp_25_address0 sc_out sc_lv 9 signal 29 } 
	{ tmp_25_ce0 sc_out sc_logic 1 signal 29 } 
	{ tmp_25_q0 sc_in sc_lv 24 signal 29 } 
	{ tmp_25_address1 sc_out sc_lv 9 signal 29 } 
	{ tmp_25_ce1 sc_out sc_logic 1 signal 29 } 
	{ tmp_25_q1 sc_in sc_lv 24 signal 29 } 
	{ tmp_27_address0 sc_out sc_lv 9 signal 30 } 
	{ tmp_27_ce0 sc_out sc_logic 1 signal 30 } 
	{ tmp_27_q0 sc_in sc_lv 24 signal 30 } 
	{ tmp_27_address1 sc_out sc_lv 9 signal 30 } 
	{ tmp_27_ce1 sc_out sc_logic 1 signal 30 } 
	{ tmp_27_q1 sc_in sc_lv 24 signal 30 } 
	{ tmp_29_address0 sc_out sc_lv 9 signal 31 } 
	{ tmp_29_ce0 sc_out sc_logic 1 signal 31 } 
	{ tmp_29_q0 sc_in sc_lv 24 signal 31 } 
	{ tmp_29_address1 sc_out sc_lv 9 signal 31 } 
	{ tmp_29_ce1 sc_out sc_logic 1 signal 31 } 
	{ tmp_29_q1 sc_in sc_lv 24 signal 31 } 
	{ tmp_31_address0 sc_out sc_lv 9 signal 32 } 
	{ tmp_31_ce0 sc_out sc_logic 1 signal 32 } 
	{ tmp_31_q0 sc_in sc_lv 24 signal 32 } 
	{ tmp_31_address1 sc_out sc_lv 9 signal 32 } 
	{ tmp_31_ce1 sc_out sc_logic 1 signal 32 } 
	{ tmp_31_q1 sc_in sc_lv 24 signal 32 } 
	{ empty sc_in sc_lv 4 signal 33 } 
	{ conv7_i_1 sc_in sc_lv 17 signal 34 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "lshr_ln7", "direction": "in", "datatype": "sc_lv", "bitwidth":2, "type": "signal", "bundle":{"name": "lshr_ln7", "role": "default" }} , 
 	{ "name": "C_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_2", "role": "address0" }} , 
 	{ "name": "C_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "ce0" }} , 
 	{ "name": "C_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "we0" }} , 
 	{ "name": "C_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_2", "role": "d0" }} , 
 	{ "name": "C_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_2", "role": "address1" }} , 
 	{ "name": "C_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "ce1" }} , 
 	{ "name": "C_2_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "we1" }} , 
 	{ "name": "C_2_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_2", "role": "d1" }} , 
 	{ "name": "C_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_4", "role": "address0" }} , 
 	{ "name": "C_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "ce0" }} , 
 	{ "name": "C_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "we0" }} , 
 	{ "name": "C_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_4", "role": "d0" }} , 
 	{ "name": "C_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_4", "role": "address1" }} , 
 	{ "name": "C_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "ce1" }} , 
 	{ "name": "C_4_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "we1" }} , 
 	{ "name": "C_4_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_4", "role": "d1" }} , 
 	{ "name": "C_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_6", "role": "address0" }} , 
 	{ "name": "C_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "ce0" }} , 
 	{ "name": "C_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "we0" }} , 
 	{ "name": "C_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_6", "role": "d0" }} , 
 	{ "name": "C_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_6", "role": "address1" }} , 
 	{ "name": "C_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "ce1" }} , 
 	{ "name": "C_6_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "we1" }} , 
 	{ "name": "C_6_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_6", "role": "d1" }} , 
 	{ "name": "C_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_8", "role": "address0" }} , 
 	{ "name": "C_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "ce0" }} , 
 	{ "name": "C_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "we0" }} , 
 	{ "name": "C_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_8", "role": "d0" }} , 
 	{ "name": "C_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_8", "role": "address1" }} , 
 	{ "name": "C_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "ce1" }} , 
 	{ "name": "C_8_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "we1" }} , 
 	{ "name": "C_8_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_8", "role": "d1" }} , 
 	{ "name": "C_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_10", "role": "address0" }} , 
 	{ "name": "C_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "ce0" }} , 
 	{ "name": "C_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "we0" }} , 
 	{ "name": "C_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_10", "role": "d0" }} , 
 	{ "name": "C_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_10", "role": "address1" }} , 
 	{ "name": "C_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "ce1" }} , 
 	{ "name": "C_10_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "we1" }} , 
 	{ "name": "C_10_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_10", "role": "d1" }} , 
 	{ "name": "C_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_12", "role": "address0" }} , 
 	{ "name": "C_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "ce0" }} , 
 	{ "name": "C_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "we0" }} , 
 	{ "name": "C_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_12", "role": "d0" }} , 
 	{ "name": "C_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_12", "role": "address1" }} , 
 	{ "name": "C_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "ce1" }} , 
 	{ "name": "C_12_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "we1" }} , 
 	{ "name": "C_12_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_12", "role": "d1" }} , 
 	{ "name": "C_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_14", "role": "address0" }} , 
 	{ "name": "C_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "ce0" }} , 
 	{ "name": "C_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "we0" }} , 
 	{ "name": "C_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_14", "role": "d0" }} , 
 	{ "name": "C_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_14", "role": "address1" }} , 
 	{ "name": "C_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "ce1" }} , 
 	{ "name": "C_14_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "we1" }} , 
 	{ "name": "C_14_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_14", "role": "d1" }} , 
 	{ "name": "C_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_16", "role": "address0" }} , 
 	{ "name": "C_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "ce0" }} , 
 	{ "name": "C_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "we0" }} , 
 	{ "name": "C_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_16", "role": "d0" }} , 
 	{ "name": "C_16_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_16", "role": "address1" }} , 
 	{ "name": "C_16_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "ce1" }} , 
 	{ "name": "C_16_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "we1" }} , 
 	{ "name": "C_16_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_16", "role": "d1" }} , 
 	{ "name": "C_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_18", "role": "address0" }} , 
 	{ "name": "C_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "ce0" }} , 
 	{ "name": "C_18_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "we0" }} , 
 	{ "name": "C_18_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_18", "role": "d0" }} , 
 	{ "name": "C_18_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_18", "role": "address1" }} , 
 	{ "name": "C_18_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "ce1" }} , 
 	{ "name": "C_18_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "we1" }} , 
 	{ "name": "C_18_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_18", "role": "d1" }} , 
 	{ "name": "C_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_20", "role": "address0" }} , 
 	{ "name": "C_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "ce0" }} , 
 	{ "name": "C_20_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "we0" }} , 
 	{ "name": "C_20_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_20", "role": "d0" }} , 
 	{ "name": "C_20_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_20", "role": "address1" }} , 
 	{ "name": "C_20_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "ce1" }} , 
 	{ "name": "C_20_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "we1" }} , 
 	{ "name": "C_20_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_20", "role": "d1" }} , 
 	{ "name": "C_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_22", "role": "address0" }} , 
 	{ "name": "C_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "ce0" }} , 
 	{ "name": "C_22_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "we0" }} , 
 	{ "name": "C_22_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_22", "role": "d0" }} , 
 	{ "name": "C_22_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_22", "role": "address1" }} , 
 	{ "name": "C_22_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "ce1" }} , 
 	{ "name": "C_22_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "we1" }} , 
 	{ "name": "C_22_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_22", "role": "d1" }} , 
 	{ "name": "C_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_24", "role": "address0" }} , 
 	{ "name": "C_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "ce0" }} , 
 	{ "name": "C_24_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "we0" }} , 
 	{ "name": "C_24_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_24", "role": "d0" }} , 
 	{ "name": "C_24_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_24", "role": "address1" }} , 
 	{ "name": "C_24_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "ce1" }} , 
 	{ "name": "C_24_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "we1" }} , 
 	{ "name": "C_24_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_24", "role": "d1" }} , 
 	{ "name": "C_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_26", "role": "address0" }} , 
 	{ "name": "C_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "ce0" }} , 
 	{ "name": "C_26_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "we0" }} , 
 	{ "name": "C_26_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_26", "role": "d0" }} , 
 	{ "name": "C_26_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_26", "role": "address1" }} , 
 	{ "name": "C_26_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "ce1" }} , 
 	{ "name": "C_26_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "we1" }} , 
 	{ "name": "C_26_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_26", "role": "d1" }} , 
 	{ "name": "C_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_28", "role": "address0" }} , 
 	{ "name": "C_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "ce0" }} , 
 	{ "name": "C_28_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "we0" }} , 
 	{ "name": "C_28_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_28", "role": "d0" }} , 
 	{ "name": "C_28_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_28", "role": "address1" }} , 
 	{ "name": "C_28_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "ce1" }} , 
 	{ "name": "C_28_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "we1" }} , 
 	{ "name": "C_28_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_28", "role": "d1" }} , 
 	{ "name": "C_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_30", "role": "address0" }} , 
 	{ "name": "C_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "ce0" }} , 
 	{ "name": "C_30_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "we0" }} , 
 	{ "name": "C_30_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_30", "role": "d0" }} , 
 	{ "name": "C_30_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_30", "role": "address1" }} , 
 	{ "name": "C_30_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "ce1" }} , 
 	{ "name": "C_30_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "we1" }} , 
 	{ "name": "C_30_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_30", "role": "d1" }} , 
 	{ "name": "C_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_32", "role": "address0" }} , 
 	{ "name": "C_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_32", "role": "ce0" }} , 
 	{ "name": "C_32_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_32", "role": "we0" }} , 
 	{ "name": "C_32_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_32", "role": "d0" }} , 
 	{ "name": "C_32_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_32", "role": "address1" }} , 
 	{ "name": "C_32_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_32", "role": "ce1" }} , 
 	{ "name": "C_32_we1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_32", "role": "we1" }} , 
 	{ "name": "C_32_d1", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_32", "role": "d1" }} , 
 	{ "name": "tmp_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_1", "role": "address0" }} , 
 	{ "name": "tmp_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_1", "role": "ce0" }} , 
 	{ "name": "tmp_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_1", "role": "q0" }} , 
 	{ "name": "tmp_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_1", "role": "address1" }} , 
 	{ "name": "tmp_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_1", "role": "ce1" }} , 
 	{ "name": "tmp_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_1", "role": "q1" }} , 
 	{ "name": "tmp_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_3", "role": "address0" }} , 
 	{ "name": "tmp_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_3", "role": "ce0" }} , 
 	{ "name": "tmp_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_3", "role": "q0" }} , 
 	{ "name": "tmp_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_3", "role": "address1" }} , 
 	{ "name": "tmp_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_3", "role": "ce1" }} , 
 	{ "name": "tmp_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_3", "role": "q1" }} , 
 	{ "name": "tmp_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_5", "role": "address0" }} , 
 	{ "name": "tmp_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_5", "role": "ce0" }} , 
 	{ "name": "tmp_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_5", "role": "q0" }} , 
 	{ "name": "tmp_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_5", "role": "address1" }} , 
 	{ "name": "tmp_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_5", "role": "ce1" }} , 
 	{ "name": "tmp_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_5", "role": "q1" }} , 
 	{ "name": "tmp_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_7", "role": "address0" }} , 
 	{ "name": "tmp_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_7", "role": "ce0" }} , 
 	{ "name": "tmp_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_7", "role": "q0" }} , 
 	{ "name": "tmp_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_7", "role": "address1" }} , 
 	{ "name": "tmp_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_7", "role": "ce1" }} , 
 	{ "name": "tmp_7_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_7", "role": "q1" }} , 
 	{ "name": "tmp_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_9", "role": "address0" }} , 
 	{ "name": "tmp_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_9", "role": "ce0" }} , 
 	{ "name": "tmp_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_9", "role": "q0" }} , 
 	{ "name": "tmp_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_9", "role": "address1" }} , 
 	{ "name": "tmp_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_9", "role": "ce1" }} , 
 	{ "name": "tmp_9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_9", "role": "q1" }} , 
 	{ "name": "tmp_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_11", "role": "address0" }} , 
 	{ "name": "tmp_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_11", "role": "ce0" }} , 
 	{ "name": "tmp_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_11", "role": "q0" }} , 
 	{ "name": "tmp_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_11", "role": "address1" }} , 
 	{ "name": "tmp_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_11", "role": "ce1" }} , 
 	{ "name": "tmp_11_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_11", "role": "q1" }} , 
 	{ "name": "tmp_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_13", "role": "address0" }} , 
 	{ "name": "tmp_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_13", "role": "ce0" }} , 
 	{ "name": "tmp_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_13", "role": "q0" }} , 
 	{ "name": "tmp_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_13", "role": "address1" }} , 
 	{ "name": "tmp_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_13", "role": "ce1" }} , 
 	{ "name": "tmp_13_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_13", "role": "q1" }} , 
 	{ "name": "tmp_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_15", "role": "address0" }} , 
 	{ "name": "tmp_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_15", "role": "ce0" }} , 
 	{ "name": "tmp_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_15", "role": "q0" }} , 
 	{ "name": "tmp_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_15", "role": "address1" }} , 
 	{ "name": "tmp_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_15", "role": "ce1" }} , 
 	{ "name": "tmp_15_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_15", "role": "q1" }} , 
 	{ "name": "tmp_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_17", "role": "address0" }} , 
 	{ "name": "tmp_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_17", "role": "ce0" }} , 
 	{ "name": "tmp_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_17", "role": "q0" }} , 
 	{ "name": "tmp_17_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_17", "role": "address1" }} , 
 	{ "name": "tmp_17_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_17", "role": "ce1" }} , 
 	{ "name": "tmp_17_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_17", "role": "q1" }} , 
 	{ "name": "tmp_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_19", "role": "address0" }} , 
 	{ "name": "tmp_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_19", "role": "ce0" }} , 
 	{ "name": "tmp_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_19", "role": "q0" }} , 
 	{ "name": "tmp_19_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_19", "role": "address1" }} , 
 	{ "name": "tmp_19_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_19", "role": "ce1" }} , 
 	{ "name": "tmp_19_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_19", "role": "q1" }} , 
 	{ "name": "tmp_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_21", "role": "address0" }} , 
 	{ "name": "tmp_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_21", "role": "ce0" }} , 
 	{ "name": "tmp_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_21", "role": "q0" }} , 
 	{ "name": "tmp_21_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_21", "role": "address1" }} , 
 	{ "name": "tmp_21_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_21", "role": "ce1" }} , 
 	{ "name": "tmp_21_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_21", "role": "q1" }} , 
 	{ "name": "tmp_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_23", "role": "address0" }} , 
 	{ "name": "tmp_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_23", "role": "ce0" }} , 
 	{ "name": "tmp_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_23", "role": "q0" }} , 
 	{ "name": "tmp_23_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_23", "role": "address1" }} , 
 	{ "name": "tmp_23_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_23", "role": "ce1" }} , 
 	{ "name": "tmp_23_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_23", "role": "q1" }} , 
 	{ "name": "tmp_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_25", "role": "address0" }} , 
 	{ "name": "tmp_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_25", "role": "ce0" }} , 
 	{ "name": "tmp_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_25", "role": "q0" }} , 
 	{ "name": "tmp_25_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_25", "role": "address1" }} , 
 	{ "name": "tmp_25_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_25", "role": "ce1" }} , 
 	{ "name": "tmp_25_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_25", "role": "q1" }} , 
 	{ "name": "tmp_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_27", "role": "address0" }} , 
 	{ "name": "tmp_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_27", "role": "ce0" }} , 
 	{ "name": "tmp_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_27", "role": "q0" }} , 
 	{ "name": "tmp_27_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_27", "role": "address1" }} , 
 	{ "name": "tmp_27_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_27", "role": "ce1" }} , 
 	{ "name": "tmp_27_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_27", "role": "q1" }} , 
 	{ "name": "tmp_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_29", "role": "address0" }} , 
 	{ "name": "tmp_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_29", "role": "ce0" }} , 
 	{ "name": "tmp_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_29", "role": "q0" }} , 
 	{ "name": "tmp_29_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_29", "role": "address1" }} , 
 	{ "name": "tmp_29_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_29", "role": "ce1" }} , 
 	{ "name": "tmp_29_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_29", "role": "q1" }} , 
 	{ "name": "tmp_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_31", "role": "address0" }} , 
 	{ "name": "tmp_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_31", "role": "ce0" }} , 
 	{ "name": "tmp_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_31", "role": "q0" }} , 
 	{ "name": "tmp_31_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "tmp_31", "role": "address1" }} , 
 	{ "name": "tmp_31_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "tmp_31", "role": "ce1" }} , 
 	{ "name": "tmp_31_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "tmp_31", "role": "q1" }} , 
 	{ "name": "empty", "direction": "in", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "empty", "role": "default" }} , 
 	{ "name": "conv7_i_1", "direction": "in", "datatype": "sc_lv", "bitwidth":17, "type": "signal", "bundle":{"name": "conv7_i_1", "role": "default" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel_Pipeline_VITIS_LOOP_156_103 {
		lshr_ln7 {Type I LastRead 0 FirstWrite -1}
		C_2 {Type O LastRead -1 FirstWrite 2}
		C_4 {Type O LastRead -1 FirstWrite 2}
		C_6 {Type O LastRead -1 FirstWrite 2}
		C_8 {Type O LastRead -1 FirstWrite 2}
		C_10 {Type O LastRead -1 FirstWrite 2}
		C_12 {Type O LastRead -1 FirstWrite 2}
		C_14 {Type O LastRead -1 FirstWrite 2}
		C_16 {Type O LastRead -1 FirstWrite 2}
		C_18 {Type O LastRead -1 FirstWrite 2}
		C_20 {Type O LastRead -1 FirstWrite 2}
		C_22 {Type O LastRead -1 FirstWrite 2}
		C_24 {Type O LastRead -1 FirstWrite 2}
		C_26 {Type O LastRead -1 FirstWrite 2}
		C_28 {Type O LastRead -1 FirstWrite 2}
		C_30 {Type O LastRead -1 FirstWrite 2}
		C_32 {Type O LastRead -1 FirstWrite 2}
		tmp_1 {Type I LastRead 4 FirstWrite -1}
		tmp_3 {Type I LastRead 4 FirstWrite -1}
		tmp_5 {Type I LastRead 4 FirstWrite -1}
		tmp_7 {Type I LastRead 4 FirstWrite -1}
		tmp_9 {Type I LastRead 4 FirstWrite -1}
		tmp_11 {Type I LastRead 4 FirstWrite -1}
		tmp_13 {Type I LastRead 4 FirstWrite -1}
		tmp_15 {Type I LastRead 4 FirstWrite -1}
		tmp_17 {Type I LastRead 4 FirstWrite -1}
		tmp_19 {Type I LastRead 4 FirstWrite -1}
		tmp_21 {Type I LastRead 4 FirstWrite -1}
		tmp_23 {Type I LastRead 4 FirstWrite -1}
		tmp_25 {Type I LastRead 4 FirstWrite -1}
		tmp_27 {Type I LastRead 4 FirstWrite -1}
		tmp_29 {Type I LastRead 4 FirstWrite -1}
		tmp_31 {Type I LastRead 4 FirstWrite -1}
		empty {Type I LastRead 0 FirstWrite -1}
		conv7_i_1 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "67", "Max" : "67"}
	, {"Name" : "Interval", "Min" : "67", "Max" : "67"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	lshr_ln7 { ap_none {  { lshr_ln7 in_data 0 2 } } }
	C_2 { ap_memory {  { C_2_address0 mem_address 1 9 }  { C_2_ce0 mem_ce 1 1 }  { C_2_we0 mem_we 1 1 }  { C_2_d0 mem_din 1 24 }  { C_2_address1 MemPortADDR2 1 9 }  { C_2_ce1 MemPortCE2 1 1 }  { C_2_we1 MemPortWE2 1 1 }  { C_2_d1 MemPortDIN2 1 24 } } }
	C_4 { ap_memory {  { C_4_address0 mem_address 1 9 }  { C_4_ce0 mem_ce 1 1 }  { C_4_we0 mem_we 1 1 }  { C_4_d0 mem_din 1 24 }  { C_4_address1 MemPortADDR2 1 9 }  { C_4_ce1 MemPortCE2 1 1 }  { C_4_we1 MemPortWE2 1 1 }  { C_4_d1 MemPortDIN2 1 24 } } }
	C_6 { ap_memory {  { C_6_address0 mem_address 1 9 }  { C_6_ce0 mem_ce 1 1 }  { C_6_we0 mem_we 1 1 }  { C_6_d0 mem_din 1 24 }  { C_6_address1 MemPortADDR2 1 9 }  { C_6_ce1 MemPortCE2 1 1 }  { C_6_we1 MemPortWE2 1 1 }  { C_6_d1 MemPortDIN2 1 24 } } }
	C_8 { ap_memory {  { C_8_address0 mem_address 1 9 }  { C_8_ce0 mem_ce 1 1 }  { C_8_we0 mem_we 1 1 }  { C_8_d0 mem_din 1 24 }  { C_8_address1 MemPortADDR2 1 9 }  { C_8_ce1 MemPortCE2 1 1 }  { C_8_we1 MemPortWE2 1 1 }  { C_8_d1 MemPortDIN2 1 24 } } }
	C_10 { ap_memory {  { C_10_address0 mem_address 1 9 }  { C_10_ce0 mem_ce 1 1 }  { C_10_we0 mem_we 1 1 }  { C_10_d0 mem_din 1 24 }  { C_10_address1 MemPortADDR2 1 9 }  { C_10_ce1 MemPortCE2 1 1 }  { C_10_we1 MemPortWE2 1 1 }  { C_10_d1 MemPortDIN2 1 24 } } }
	C_12 { ap_memory {  { C_12_address0 mem_address 1 9 }  { C_12_ce0 mem_ce 1 1 }  { C_12_we0 mem_we 1 1 }  { C_12_d0 mem_din 1 24 }  { C_12_address1 MemPortADDR2 1 9 }  { C_12_ce1 MemPortCE2 1 1 }  { C_12_we1 MemPortWE2 1 1 }  { C_12_d1 MemPortDIN2 1 24 } } }
	C_14 { ap_memory {  { C_14_address0 mem_address 1 9 }  { C_14_ce0 mem_ce 1 1 }  { C_14_we0 mem_we 1 1 }  { C_14_d0 mem_din 1 24 }  { C_14_address1 MemPortADDR2 1 9 }  { C_14_ce1 MemPortCE2 1 1 }  { C_14_we1 MemPortWE2 1 1 }  { C_14_d1 MemPortDIN2 1 24 } } }
	C_16 { ap_memory {  { C_16_address0 mem_address 1 9 }  { C_16_ce0 mem_ce 1 1 }  { C_16_we0 mem_we 1 1 }  { C_16_d0 mem_din 1 24 }  { C_16_address1 MemPortADDR2 1 9 }  { C_16_ce1 MemPortCE2 1 1 }  { C_16_we1 MemPortWE2 1 1 }  { C_16_d1 MemPortDIN2 1 24 } } }
	C_18 { ap_memory {  { C_18_address0 mem_address 1 9 }  { C_18_ce0 mem_ce 1 1 }  { C_18_we0 mem_we 1 1 }  { C_18_d0 mem_din 1 24 }  { C_18_address1 MemPortADDR2 1 9 }  { C_18_ce1 MemPortCE2 1 1 }  { C_18_we1 MemPortWE2 1 1 }  { C_18_d1 MemPortDIN2 1 24 } } }
	C_20 { ap_memory {  { C_20_address0 mem_address 1 9 }  { C_20_ce0 mem_ce 1 1 }  { C_20_we0 mem_we 1 1 }  { C_20_d0 mem_din 1 24 }  { C_20_address1 MemPortADDR2 1 9 }  { C_20_ce1 MemPortCE2 1 1 }  { C_20_we1 MemPortWE2 1 1 }  { C_20_d1 MemPortDIN2 1 24 } } }
	C_22 { ap_memory {  { C_22_address0 mem_address 1 9 }  { C_22_ce0 mem_ce 1 1 }  { C_22_we0 mem_we 1 1 }  { C_22_d0 mem_din 1 24 }  { C_22_address1 MemPortADDR2 1 9 }  { C_22_ce1 MemPortCE2 1 1 }  { C_22_we1 MemPortWE2 1 1 }  { C_22_d1 MemPortDIN2 1 24 } } }
	C_24 { ap_memory {  { C_24_address0 mem_address 1 9 }  { C_24_ce0 mem_ce 1 1 }  { C_24_we0 mem_we 1 1 }  { C_24_d0 mem_din 1 24 }  { C_24_address1 MemPortADDR2 1 9 }  { C_24_ce1 MemPortCE2 1 1 }  { C_24_we1 MemPortWE2 1 1 }  { C_24_d1 MemPortDIN2 1 24 } } }
	C_26 { ap_memory {  { C_26_address0 mem_address 1 9 }  { C_26_ce0 mem_ce 1 1 }  { C_26_we0 mem_we 1 1 }  { C_26_d0 mem_din 1 24 }  { C_26_address1 MemPortADDR2 1 9 }  { C_26_ce1 MemPortCE2 1 1 }  { C_26_we1 MemPortWE2 1 1 }  { C_26_d1 MemPortDIN2 1 24 } } }
	C_28 { ap_memory {  { C_28_address0 mem_address 1 9 }  { C_28_ce0 mem_ce 1 1 }  { C_28_we0 mem_we 1 1 }  { C_28_d0 mem_din 1 24 }  { C_28_address1 MemPortADDR2 1 9 }  { C_28_ce1 MemPortCE2 1 1 }  { C_28_we1 MemPortWE2 1 1 }  { C_28_d1 MemPortDIN2 1 24 } } }
	C_30 { ap_memory {  { C_30_address0 mem_address 1 9 }  { C_30_ce0 mem_ce 1 1 }  { C_30_we0 mem_we 1 1 }  { C_30_d0 mem_din 1 24 }  { C_30_address1 MemPortADDR2 1 9 }  { C_30_ce1 MemPortCE2 1 1 }  { C_30_we1 MemPortWE2 1 1 }  { C_30_d1 MemPortDIN2 1 24 } } }
	C_32 { ap_memory {  { C_32_address0 mem_address 1 9 }  { C_32_ce0 mem_ce 1 1 }  { C_32_we0 mem_we 1 1 }  { C_32_d0 mem_din 1 24 }  { C_32_address1 MemPortADDR2 1 9 }  { C_32_ce1 MemPortCE2 1 1 }  { C_32_we1 MemPortWE2 1 1 }  { C_32_d1 MemPortDIN2 1 24 } } }
	tmp_1 { ap_memory {  { tmp_1_address0 mem_address 1 9 }  { tmp_1_ce0 mem_ce 1 1 }  { tmp_1_q0 mem_dout 0 24 }  { tmp_1_address1 MemPortADDR2 1 9 }  { tmp_1_ce1 MemPortCE2 1 1 }  { tmp_1_q1 MemPortDOUT2 0 24 } } }
	tmp_3 { ap_memory {  { tmp_3_address0 mem_address 1 9 }  { tmp_3_ce0 mem_ce 1 1 }  { tmp_3_q0 mem_dout 0 24 }  { tmp_3_address1 MemPortADDR2 1 9 }  { tmp_3_ce1 MemPortCE2 1 1 }  { tmp_3_q1 MemPortDOUT2 0 24 } } }
	tmp_5 { ap_memory {  { tmp_5_address0 mem_address 1 9 }  { tmp_5_ce0 mem_ce 1 1 }  { tmp_5_q0 mem_dout 0 24 }  { tmp_5_address1 MemPortADDR2 1 9 }  { tmp_5_ce1 MemPortCE2 1 1 }  { tmp_5_q1 MemPortDOUT2 0 24 } } }
	tmp_7 { ap_memory {  { tmp_7_address0 mem_address 1 9 }  { tmp_7_ce0 mem_ce 1 1 }  { tmp_7_q0 mem_dout 0 24 }  { tmp_7_address1 MemPortADDR2 1 9 }  { tmp_7_ce1 MemPortCE2 1 1 }  { tmp_7_q1 MemPortDOUT2 0 24 } } }
	tmp_9 { ap_memory {  { tmp_9_address0 mem_address 1 9 }  { tmp_9_ce0 mem_ce 1 1 }  { tmp_9_q0 mem_dout 0 24 }  { tmp_9_address1 MemPortADDR2 1 9 }  { tmp_9_ce1 MemPortCE2 1 1 }  { tmp_9_q1 MemPortDOUT2 0 24 } } }
	tmp_11 { ap_memory {  { tmp_11_address0 mem_address 1 9 }  { tmp_11_ce0 mem_ce 1 1 }  { tmp_11_q0 mem_dout 0 24 }  { tmp_11_address1 MemPortADDR2 1 9 }  { tmp_11_ce1 MemPortCE2 1 1 }  { tmp_11_q1 MemPortDOUT2 0 24 } } }
	tmp_13 { ap_memory {  { tmp_13_address0 mem_address 1 9 }  { tmp_13_ce0 mem_ce 1 1 }  { tmp_13_q0 mem_dout 0 24 }  { tmp_13_address1 MemPortADDR2 1 9 }  { tmp_13_ce1 MemPortCE2 1 1 }  { tmp_13_q1 MemPortDOUT2 0 24 } } }
	tmp_15 { ap_memory {  { tmp_15_address0 mem_address 1 9 }  { tmp_15_ce0 mem_ce 1 1 }  { tmp_15_q0 mem_dout 0 24 }  { tmp_15_address1 MemPortADDR2 1 9 }  { tmp_15_ce1 MemPortCE2 1 1 }  { tmp_15_q1 MemPortDOUT2 0 24 } } }
	tmp_17 { ap_memory {  { tmp_17_address0 mem_address 1 9 }  { tmp_17_ce0 mem_ce 1 1 }  { tmp_17_q0 mem_dout 0 24 }  { tmp_17_address1 MemPortADDR2 1 9 }  { tmp_17_ce1 MemPortCE2 1 1 }  { tmp_17_q1 MemPortDOUT2 0 24 } } }
	tmp_19 { ap_memory {  { tmp_19_address0 mem_address 1 9 }  { tmp_19_ce0 mem_ce 1 1 }  { tmp_19_q0 mem_dout 0 24 }  { tmp_19_address1 MemPortADDR2 1 9 }  { tmp_19_ce1 MemPortCE2 1 1 }  { tmp_19_q1 MemPortDOUT2 0 24 } } }
	tmp_21 { ap_memory {  { tmp_21_address0 mem_address 1 9 }  { tmp_21_ce0 mem_ce 1 1 }  { tmp_21_q0 mem_dout 0 24 }  { tmp_21_address1 MemPortADDR2 1 9 }  { tmp_21_ce1 MemPortCE2 1 1 }  { tmp_21_q1 MemPortDOUT2 0 24 } } }
	tmp_23 { ap_memory {  { tmp_23_address0 mem_address 1 9 }  { tmp_23_ce0 mem_ce 1 1 }  { tmp_23_q0 mem_dout 0 24 }  { tmp_23_address1 MemPortADDR2 1 9 }  { tmp_23_ce1 MemPortCE2 1 1 }  { tmp_23_q1 MemPortDOUT2 0 24 } } }
	tmp_25 { ap_memory {  { tmp_25_address0 mem_address 1 9 }  { tmp_25_ce0 mem_ce 1 1 }  { tmp_25_q0 mem_dout 0 24 }  { tmp_25_address1 MemPortADDR2 1 9 }  { tmp_25_ce1 MemPortCE2 1 1 }  { tmp_25_q1 MemPortDOUT2 0 24 } } }
	tmp_27 { ap_memory {  { tmp_27_address0 mem_address 1 9 }  { tmp_27_ce0 mem_ce 1 1 }  { tmp_27_q0 mem_dout 0 24 }  { tmp_27_address1 MemPortADDR2 1 9 }  { tmp_27_ce1 MemPortCE2 1 1 }  { tmp_27_q1 MemPortDOUT2 0 24 } } }
	tmp_29 { ap_memory {  { tmp_29_address0 mem_address 1 9 }  { tmp_29_ce0 mem_ce 1 1 }  { tmp_29_q0 mem_dout 0 24 }  { tmp_29_address1 MemPortADDR2 1 9 }  { tmp_29_ce1 MemPortCE2 1 1 }  { tmp_29_q1 MemPortDOUT2 0 24 } } }
	tmp_31 { ap_memory {  { tmp_31_address0 mem_address 1 9 }  { tmp_31_ce0 mem_ce 1 1 }  { tmp_31_q0 mem_dout 0 24 }  { tmp_31_address1 MemPortADDR2 1 9 }  { tmp_31_ce1 MemPortCE2 1 1 }  { tmp_31_q1 MemPortDOUT2 0 24 } } }
	empty { ap_none {  { empty in_data 0 4 } } }
	conv7_i_1 { ap_none {  { conv7_i_1 in_data 0 17 } } }
}
