Classic Timing Analyzer report for cpu
Wed May 16 19:10:34 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                           ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 22.435 ns                        ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]                ; ron[0]                                                                                                           ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 32.52 MHz ( period = 30.754 ns ) ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]                                  ; clk        ; clk      ; 6467         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                ;                                                                                                                  ;            ;          ; 6467         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.52 MHz ( period = 30.754 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.311 ns                ;
; N/A                                     ; 33.51 MHz ( period = 29.846 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 33.52 MHz ( period = 29.834 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 33.65 MHz ( period = 29.722 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 33.69 MHz ( period = 29.684 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 33.80 MHz ( period = 29.586 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; 33.82 MHz ( period = 29.572 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.341 ns                ;
; N/A                                     ; 33.92 MHz ( period = 29.484 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.364 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 34.06 MHz ( period = 29.360 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 34.12 MHz ( period = 29.310 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 34.27 MHz ( period = 29.182 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; 34.30 MHz ( period = 29.156 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; 34.30 MHz ( period = 29.152 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 34.34 MHz ( period = 29.120 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.387 ns                ;
; N/A                                     ; 34.35 MHz ( period = 29.114 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.462 ns                ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 34.53 MHz ( period = 28.958 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; 34.58 MHz ( period = 28.920 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 34.58 MHz ( period = 28.916 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 34.62 MHz ( period = 28.882 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; 34.63 MHz ( period = 28.878 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.535 ns                ;
; N/A                                     ; 34.64 MHz ( period = 28.872 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 34.66 MHz ( period = 28.854 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 34.66 MHz ( period = 28.850 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.848 ns                ;
; N/A                                     ; 34.66 MHz ( period = 28.848 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 34.68 MHz ( period = 28.832 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 34.69 MHz ( period = 28.824 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 34.70 MHz ( period = 28.818 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 34.72 MHz ( period = 28.800 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 34.81 MHz ( period = 28.730 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 34.85 MHz ( period = 28.696 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 34.85 MHz ( period = 28.692 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 34.88 MHz ( period = 28.668 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.285 ns                ;
; N/A                                     ; 34.95 MHz ( period = 28.610 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.351 ns                ;
; N/A                                     ; 35.01 MHz ( period = 28.566 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.226 ns                ;
; N/A                                     ; 35.07 MHz ( period = 28.516 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A                                     ; 35.07 MHz ( period = 28.512 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.903 ns                ;
; N/A                                     ; 35.09 MHz ( period = 28.502 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 35.09 MHz ( period = 28.498 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; 35.09 MHz ( period = 28.498 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 35.12 MHz ( period = 28.474 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 35.13 MHz ( period = 28.468 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 35.17 MHz ( period = 28.430 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 35.24 MHz ( period = 28.374 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.238 ns                ;
; N/A                                     ; 35.30 MHz ( period = 28.328 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 35.37 MHz ( period = 28.270 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 35.40 MHz ( period = 28.248 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 35.43 MHz ( period = 28.224 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 35.49 MHz ( period = 28.178 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 35.50 MHz ( period = 28.166 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 35.66 MHz ( period = 28.040 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; 35.67 MHz ( period = 28.036 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 35.70 MHz ( period = 28.010 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.350 ns                ;
; N/A                                     ; 35.71 MHz ( period = 28.002 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 35.73 MHz ( period = 27.988 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 35.75 MHz ( period = 27.972 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.874 ns                ;
; N/A                                     ; 35.84 MHz ( period = 27.902 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.888 ns                ;
; N/A                                     ; 35.84 MHz ( period = 27.898 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 35.89 MHz ( period = 27.864 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 35.89 MHz ( period = 27.860 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.877 ns                ;
; N/A                                     ; 35.97 MHz ( period = 27.802 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; 36.00 MHz ( period = 27.776 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A                                     ; 36.06 MHz ( period = 27.730 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 36.07 MHz ( period = 27.726 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 36.07 MHz ( period = 27.722 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.910 ns                ;
; N/A                                     ; 36.09 MHz ( period = 27.712 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 36.12 MHz ( period = 27.684 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.593 ns                ;
; N/A                                     ; 36.16 MHz ( period = 27.654 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.762 ns                ;
; N/A                                     ; 36.21 MHz ( period = 27.620 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; 36.21 MHz ( period = 27.620 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 36.22 MHz ( period = 27.612 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 36.26 MHz ( period = 27.582 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 36.27 MHz ( period = 27.572 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 36.33 MHz ( period = 27.522 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 36.35 MHz ( period = 27.512 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 36.36 MHz ( period = 27.504 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 36.36 MHz ( period = 27.502 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 36.39 MHz ( period = 27.480 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 36.43 MHz ( period = 27.450 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; 36.60 MHz ( period = 27.320 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 36.66 MHz ( period = 27.280 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 36.68 MHz ( period = 27.266 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 36.74 MHz ( period = 27.218 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 36.76 MHz ( period = 27.206 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 36.85 MHz ( period = 27.138 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; 36.98 MHz ( period = 27.038 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 37.29 MHz ( period = 26.818 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.734 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 37.46 MHz ( period = 26.692 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.530 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.596 ns )                    ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; 39.41 MHz ( period = 25.374 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A                                     ; 40.48 MHz ( period = 24.702 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.388 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.456 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; 40.97 MHz ( period = 24.406 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 40.99 MHz ( period = 24.396 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 41.01 MHz ( period = 24.384 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.266 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 41.21 MHz ( period = 24.264 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.364 ns                ;
; N/A                                     ; 41.44 MHz ( period = 24.130 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 41.50 MHz ( period = 24.094 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.357 ns                ;
; N/A                                     ; 41.59 MHz ( period = 24.046 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.140 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.004 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.050 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; 41.70 MHz ( period = 23.982 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; 41.82 MHz ( period = 23.910 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.432 ns                ;
; N/A                                     ; 41.86 MHz ( period = 23.890 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.092 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.880 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 41.88 MHz ( period = 23.876 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.415 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.670 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.298 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.592 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.582 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.572 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.242 ns                ;
; N/A                                     ; 42.44 MHz ( period = 23.560 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 42.44 MHz ( period = 23.560 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 42.48 MHz ( period = 23.538 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 42.57 MHz ( period = 23.488 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; 42.59 MHz ( period = 23.480 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; 42.61 MHz ( period = 23.470 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 42.63 MHz ( period = 23.460 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 42.66 MHz ( period = 23.440 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 42.81 MHz ( period = 23.360 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 42.91 MHz ( period = 23.302 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.180 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 5.074 ns                ;
; N/A                                     ; 43.33 MHz ( period = 23.078 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A                                     ; 43.54 MHz ( period = 22.970 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 43.55 MHz ( period = 22.960 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 43.59 MHz ( period = 22.942 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.938 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 43.60 MHz ( period = 22.936 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 43.65 MHz ( period = 22.910 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.810 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.885 ns                ;
; N/A                                     ; 43.92 MHz ( period = 22.770 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 44.08 MHz ( period = 22.686 ns )                    ; CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.616 ns                ;
; N/A                                     ; 44.76 MHz ( period = 22.342 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.410 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.242 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 45.52 MHz ( period = 21.966 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.496 ns                ;
; N/A                                     ; 45.60 MHz ( period = 21.932 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.443 ns                ;
; N/A                                     ; 45.60 MHz ( period = 21.928 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.448 ns                ;
; N/A                                     ; 45.67 MHz ( period = 21.898 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 46.04 MHz ( period = 21.718 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.336 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.708 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.331 ns                ;
; N/A                                     ; 46.07 MHz ( period = 21.704 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.365 ns                ;
; N/A                                     ; 46.19 MHz ( period = 21.650 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; 46.28 MHz ( period = 21.608 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 46.46 MHz ( period = 21.526 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                ; clk        ; clk      ; None                        ; None                      ; 5.384 ns                ;
; N/A                                     ; 46.69 MHz ( period = 21.416 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                ; clk        ; clk      ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.398 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; 46.76 MHz ( period = 21.388 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.171 ns                ;
; N/A                                     ; 46.77 MHz ( period = 21.382 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                ; clk        ; clk      ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 46.85 MHz ( period = 21.346 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.157 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.338 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.322 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.320 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 47.10 MHz ( period = 21.230 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                ; clk        ; clk      ; None                        ; None                      ; 5.236 ns                ;
; N/A                                     ; 47.27 MHz ( period = 21.154 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 47.31 MHz ( period = 21.136 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; 47.70 MHz ( period = 20.964 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 48.16 MHz ( period = 20.766 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 48.18 MHz ( period = 20.754 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.854 ns                ;
; N/A                                     ; 48.21 MHz ( period = 20.744 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; 48.22 MHz ( period = 20.740 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 48.26 MHz ( period = 20.720 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 48.30 MHz ( period = 20.706 ns )                    ; CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.696 ns )                    ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.694 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 48.45 MHz ( period = 20.638 ns )                    ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.799 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.606 ns )                    ; CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.856 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.656 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.746 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 50.76 MHz ( period = 19.700 ns )                    ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.498 ns                ;
; N/A                                     ; 50.81 MHz ( period = 19.682 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                ; clk        ; clk      ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.672 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                ; clk        ; clk      ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.660 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.613 ns                ;
; N/A                                     ; 51.12 MHz ( period = 19.560 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; 51.15 MHz ( period = 19.550 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 51.23 MHz ( period = 19.520 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                ; clk        ; clk      ; None                        ; None                      ; 4.409 ns                ;
; N/A                                     ; 51.24 MHz ( period = 19.516 ns )                    ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 51.24 MHz ( period = 19.516 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 51.37 MHz ( period = 19.468 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                                ; clk        ; clk      ; None                        ; None                      ; 4.758 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                                ; clk        ; clk      ; None                        ; None                      ; 4.753 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]                                  ; clk        ; clk      ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 51.52 MHz ( period = 19.410 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                                ; clk        ; clk      ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                                ; clk        ; clk      ; None                        ; None                      ; 4.422 ns                ;
; N/A                                     ; 51.59 MHz ( period = 19.382 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]                                  ; clk        ; clk      ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 7.328 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]                                                ; clk        ; clk      ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                                  ; clk        ; clk      ; None                        ; None                      ; 5.165 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                        ; To                                                                              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 2.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]                       ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.446 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                         ;                                                                                 ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                            ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 22.435 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 22.077 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.052 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.021 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.975 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.970 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.910 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.908 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.815 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.799 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.795 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.726 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.724 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.720 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.707 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.686 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.669 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.667 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.657 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.649 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.636 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.619 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.615 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.593 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.560 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.557 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.546 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.519 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.513 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.494 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.479 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.454 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.434 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.425 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.403 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.392 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.309 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.290 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.273 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.272 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.272 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.249 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.245 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.231 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.216 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.199 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.193 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.175 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.156 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.154 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.149 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 21.120 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.112 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.110 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.093 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.064 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.048 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.046 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.044 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.030 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.022 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.021 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.992 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.970 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.952 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 20.945 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 20.923 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.916 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.911 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.896 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.886 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.874 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.871 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.798 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.790 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.788 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.775 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.756 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.729 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.714 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 20.709 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.679 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 20.668 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.657 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.654 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.623 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.588 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.586 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.502 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 20.493 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.487 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.446 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.398 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 20.187 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 20.154 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.103 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.927 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.915 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]    ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.817 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]    ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.639 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.629 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]   ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.626 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]   ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.585 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]    ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 19.548 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.521 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]    ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.467 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.420 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]    ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.399 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]    ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.384 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.348 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.334 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.322 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.304 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 19.295 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.289 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.284 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.274 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.257 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.253 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 19.233 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.222 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.193 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 19.191 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 19.189 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.187 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.174 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.141 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.129 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]   ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 19.128 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.122 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.111 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 19.108 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.107 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.096 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.080 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.073 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.067 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.059 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]    ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.050 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.047 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]    ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 19.005 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 19.003 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.997 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.990 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.986 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.978 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.969 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.952 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.950 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.947 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.946 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]   ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.937 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.922 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.917 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.886 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.876 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.872 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.856 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.845 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.845 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.838 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]   ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.821 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.818 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.814 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.801 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.794 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.793 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]    ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.785 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.778 ns  ; CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]    ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.777 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]              ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.777 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.765 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.761 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]              ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.743 ns  ; CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]   ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.742 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.740 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.737 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.735 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.713 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.712 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.709 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.708 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.699 ns  ; CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.696 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.695 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.687 ns  ; CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]    ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.685 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.683 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.678 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.675 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.669 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.665 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.651 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]              ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.634 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]              ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.633 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]              ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.617 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.610 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.598 ns  ; CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]              ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.596 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.594 ns  ; CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                 ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 16 19:10:33 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "CU:inst|lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "CU:inst|STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]" is a latch
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[7]~29"
    Warning: Node "inst29[7]~19"
    Warning: Node "CU:inst|RON:inst20|inst[7]~1"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[3]~41"
    Warning: Node "inst29[3]~23"
    Warning: Node "CU:inst|RON:inst20|inst[3]~13"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[4]~38"
    Warning: Node "inst29[4]~22"
    Warning: Node "CU:inst|RON:inst20|inst[4]~10"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[5]~35"
    Warning: Node "inst29[5]~21"
    Warning: Node "CU:inst|RON:inst20|inst[5]~7"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[6]~32"
    Warning: Node "inst29[6]~20"
    Warning: Node "CU:inst|RON:inst20|inst[6]~4"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[0]~50"
    Warning: Node "inst29[0]~26"
    Warning: Node "CU:inst|RON:inst20|inst[0]~22"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[1]~47"
    Warning: Node "inst29[1]~25"
    Warning: Node "CU:inst|RON:inst20|inst[1]~19"
Warning: Found combinational loop of 3 nodes
    Warning: Node "inst29[2]~44"
    Warning: Node "inst29[2]~24"
    Warning: Node "CU:inst|RON:inst20|inst[2]~16"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 64 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "CU:inst|ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst25" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst27" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst32" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst30" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst24" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst23" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst34" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0" as buffer
    Info: Detected gated clock "CU:inst|inst71~0" as buffer
    Info: Detected gated clock "CU:inst|inst53~0" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst40" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst38" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst36" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst28" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst26" as buffer
    Info: Detected gated clock "CU:inst|RON:inst20|inst15~0" as buffer
    Info: Detected gated clock "CU:inst|RON:inst20|inst7~0" as buffer
    Info: Detected gated clock "CU:inst|RON:inst20|inst11~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~4" as buffer
    Info: Detected gated clock "CU:inst|inst23~0" as buffer
    Info: Detected gated clock "CU:inst|inst74~0" as buffer
    Info: Detected gated clock "CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode218w[3]~0" as buffer
    Info: Detected gated clock "CU:inst|ALU:inst12|inst24" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst12" as buffer
    Info: Detected gated clock "CU:inst|inst57[1]~3" as buffer
    Info: Detected gated clock "CU:inst|inst57[0]~5" as buffer
    Info: Detected gated clock "CU:inst|inst63~1" as buffer
    Info: Detected gated clock "CU:inst|inst26~0" as buffer
    Info: Detected ripple clock "CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CU:inst|inst63~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~1" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|inst55~0" as buffer
    Info: Detected gated clock "CU:inst|STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]~0" as buffer
    Info: Detected gated clock "CU:inst|inst89~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~2" as buffer
    Info: Detected gated clock "CU:inst|inst93~0" as buffer
    Info: Detected gated clock "CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[3]~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~0" as buffer
    Info: Detected gated clock "CU:inst|inst57[1]~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~13" as buffer
    Info: Detected gated clock "CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]" as buffer
    Info: Detected gated clock "CU:inst|inst95~0" as buffer
    Info: Detected gated clock "CU:inst|16dmux:inst1|33~3" as buffer
    Info: Detected ripple clock "CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
Info: Clock "clk" has Internal fmax of 32.52 MHz between source register "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" and destination memory "lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0" (period= 30.754 ns)
    Info: + Longest register to memory delay is 4.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(1.007 ns) + CELL(0.154 ns) = 1.161 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst41[0]~49'
        Info: 3: + IC(0.264 ns) + CELL(0.378 ns) = 1.803 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst41[0]~55'
        Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 2.074 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 4; COMB Node = 'inst29[0]~49'
        Info: 5: + IC(0.000 ns) + CELL(1.534 ns) = 3.608 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 18; COMB LOOP Node = 'inst29[0]~26'
            Info: Loc. = LCCOMB_X17_Y15_N2; Node "inst29[0]~26"
            Info: Loc. = LCCOMB_X17_Y16_N16; Node "inst29[0]~50"
            Info: Loc. = LCCOMB_X17_Y16_N12; Node "CU:inst|RON:inst20|inst[0]~22"
        Info: 6: + IC(0.607 ns) + CELL(0.096 ns) = 4.311 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 2.215 ns ( 51.38 % )
        Info: Total interconnect delay = 2.096 ns ( 48.62 % )
    Info: - Smallest clock skew is -11.044 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.481 ns) = 2.334 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: Total cell delay = 1.335 ns ( 57.20 % )
            Info: Total interconnect delay = 0.999 ns ( 42.80 % )
        Info: - Longest clock path from clock "clk" to source register is 13.378 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.522 ns) + CELL(0.712 ns) = 3.088 ns; Loc. = LCFF_X18_Y17_N23; Fanout = 19; REG Node = 'CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
            Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.757 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 9; COMB Node = 'CU:inst|16dmux:inst1|33~13'
            Info: 4: + IC(0.679 ns) + CELL(0.228 ns) = 4.664 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 5; REG Node = 'CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
            Info: 5: + IC(0.636 ns) + CELL(0.346 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 16; COMB Node = 'CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 6: + IC(0.575 ns) + CELL(0.228 ns) = 6.449 ns; Loc. = LCCOMB_X17_Y16_N10; Fanout = 6; COMB Node = 'CU:inst|inst26~0'
            Info: 7: + IC(0.650 ns) + CELL(0.053 ns) = 7.152 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 16; COMB Node = 'CU:inst|STACK:inst17|inst12'
            Info: 8: + IC(0.888 ns) + CELL(0.712 ns) = 8.752 ns; Loc. = LCFF_X22_Y15_N23; Fanout = 57; REG Node = 'CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 9: + IC(1.664 ns) + CELL(0.272 ns) = 10.688 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst26'
            Info: 10: + IC(1.739 ns) + CELL(0.000 ns) = 12.427 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CU:inst|STACK:inst17|inst26~clkctrl'
            Info: 11: + IC(0.898 ns) + CELL(0.053 ns) = 13.378 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 3.804 ns ( 28.43 % )
            Info: Total interconnect delay = 9.574 ns ( 71.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" and destination pin or register "CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]" for clock "clk" (Hold time is 7.9 ns)
    Info: + Largest clock skew is 10.270 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.264 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.522 ns) + CELL(0.712 ns) = 3.088 ns; Loc. = LCFF_X18_Y17_N23; Fanout = 19; REG Node = 'CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
            Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.757 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 9; COMB Node = 'CU:inst|16dmux:inst1|33~13'
            Info: 4: + IC(0.679 ns) + CELL(0.228 ns) = 4.664 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 5; REG Node = 'CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
            Info: 5: + IC(0.636 ns) + CELL(0.346 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 16; COMB Node = 'CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
            Info: 6: + IC(0.575 ns) + CELL(0.228 ns) = 6.449 ns; Loc. = LCCOMB_X17_Y16_N10; Fanout = 6; COMB Node = 'CU:inst|inst26~0'
            Info: 7: + IC(0.650 ns) + CELL(0.053 ns) = 7.152 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 16; COMB Node = 'CU:inst|STACK:inst17|inst12'
            Info: 8: + IC(0.888 ns) + CELL(0.712 ns) = 8.752 ns; Loc. = LCFF_X22_Y15_N23; Fanout = 57; REG Node = 'CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 9: + IC(0.977 ns) + CELL(0.228 ns) = 9.957 ns; Loc. = LCCOMB_X18_Y12_N22; Fanout = 4; COMB Node = 'CU:inst|STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
            Info: 10: + IC(0.354 ns) + CELL(0.228 ns) = 10.539 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst27'
            Info: 11: + IC(1.795 ns) + CELL(0.000 ns) = 12.334 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'CU:inst|STACK:inst17|inst27~clkctrl'
            Info: 12: + IC(0.877 ns) + CELL(0.053 ns) = 13.264 ns; Loc. = LCCOMB_X17_Y15_N28; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 3.988 ns ( 30.07 % )
            Info: Total interconnect delay = 9.276 ns ( 69.93 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.994 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.522 ns) + CELL(0.618 ns) = 2.994 ns; Loc. = LCFF_X18_Y17_N21; Fanout = 20; REG Node = 'CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 49.16 % )
            Info: Total interconnect delay = 1.522 ns ( 50.84 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.276 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N21; Fanout = 20; REG Node = 'CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]'
        Info: 2: + IC(0.261 ns) + CELL(0.053 ns) = 0.314 ns; Loc. = LCCOMB_X18_Y17_N12; Fanout = 19; COMB Node = 'CU:inst|16dmux:inst1|33~1'
        Info: 3: + IC(0.687 ns) + CELL(0.272 ns) = 1.273 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 33; COMB Node = 'inst29[7]~17'
        Info: 4: + IC(0.000 ns) + CELL(0.485 ns) = 1.758 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 18; COMB LOOP Node = 'inst29[0]~26'
            Info: Loc. = LCCOMB_X17_Y15_N2; Node "inst29[0]~26"
            Info: Loc. = LCCOMB_X17_Y16_N16; Node "inst29[0]~50"
            Info: Loc. = LCCOMB_X17_Y16_N12; Node "CU:inst|RON:inst20|inst[0]~22"
        Info: 5: + IC(0.290 ns) + CELL(0.228 ns) = 2.276 ns; Loc. = LCCOMB_X17_Y15_N28; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 1.038 ns ( 45.61 % )
        Info: Total interconnect delay = 1.238 ns ( 54.39 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "ron[0]" through register "CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" is 22.435 ns
    Info: + Longest clock path from clock "clk" to source register is 13.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.522 ns) + CELL(0.712 ns) = 3.088 ns; Loc. = LCFF_X18_Y17_N23; Fanout = 19; REG Node = 'CU:inst|lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]'
        Info: 3: + IC(0.323 ns) + CELL(0.346 ns) = 3.757 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 9; COMB Node = 'CU:inst|16dmux:inst1|33~13'
        Info: 4: + IC(0.679 ns) + CELL(0.228 ns) = 4.664 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 5; REG Node = 'CU:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]'
        Info: 5: + IC(0.636 ns) + CELL(0.346 ns) = 5.646 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 16; COMB Node = 'CU:inst|lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]'
        Info: 6: + IC(0.575 ns) + CELL(0.228 ns) = 6.449 ns; Loc. = LCCOMB_X17_Y16_N10; Fanout = 6; COMB Node = 'CU:inst|inst26~0'
        Info: 7: + IC(0.650 ns) + CELL(0.053 ns) = 7.152 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 16; COMB Node = 'CU:inst|STACK:inst17|inst12'
        Info: 8: + IC(0.888 ns) + CELL(0.712 ns) = 8.752 ns; Loc. = LCFF_X22_Y15_N23; Fanout = 57; REG Node = 'CU:inst|STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: 9: + IC(1.664 ns) + CELL(0.272 ns) = 10.688 ns; Loc. = LCCOMB_X18_Y12_N24; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst26'
        Info: 10: + IC(1.739 ns) + CELL(0.000 ns) = 12.427 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'CU:inst|STACK:inst17|inst26~clkctrl'
        Info: 11: + IC(0.898 ns) + CELL(0.053 ns) = 13.378 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 3.804 ns ( 28.43 % )
        Info: Total interconnect delay = 9.574 ns ( 71.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; REG Node = 'CU:inst|STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(1.007 ns) + CELL(0.154 ns) = 1.161 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst41[0]~49'
        Info: 3: + IC(0.264 ns) + CELL(0.378 ns) = 1.803 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 1; COMB Node = 'CU:inst|STACK:inst17|inst41[0]~55'
        Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 2.074 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 4; COMB Node = 'inst29[0]~49'
        Info: 5: + IC(0.000 ns) + CELL(2.279 ns) = 4.353 ns; Loc. = LCCOMB_X17_Y16_N12; Fanout = 3; COMB LOOP Node = 'CU:inst|RON:inst20|inst[0]~22'
            Info: Loc. = LCCOMB_X17_Y15_N2; Node "inst29[0]~26"
            Info: Loc. = LCCOMB_X17_Y16_N16; Node "inst29[0]~50"
            Info: Loc. = LCCOMB_X17_Y16_N12; Node "CU:inst|RON:inst20|inst[0]~22"
        Info: 6: + IC(0.665 ns) + CELL(0.053 ns) = 5.071 ns; Loc. = LCCOMB_X17_Y16_N26; Fanout = 1; COMB Node = 'CU:inst|RON:inst20|inst[0]~23'
        Info: 7: + IC(1.842 ns) + CELL(2.144 ns) = 9.057 ns; Loc. = PIN_P20; Fanout = 0; PIN Node = 'ron[0]'
        Info: Total cell delay = 5.061 ns ( 55.88 % )
        Info: Total interconnect delay = 3.996 ns ( 44.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 205 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Wed May 16 19:10:34 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


