# TPIPELINE - Makefile
# Supports: Icarus Verilog, Verilator, and the inherited upstream Vivado flow.
# The active fork target is the minimal low-latency datapath. The inherited
# SmartNIC/AI target is kept for reference only.

# ---- Configuration ----
IVERILOG    = iverilog
VVP         = vvp
VERILATOR   = verilator
GTKWAVE     = gtkwave

RTL_DIR     = rtl
TB_DIR      = tb

# ---- Source Files (dependency order) ----
PKG         = $(RTL_DIR)/fixed_point_pkg.sv

TPIPELINE_RTL = $(PKG) \
              $(RTL_DIR)/ema_calculator.sv \
              $(RTL_DIR)/market_data_parser.sv \
              $(RTL_DIR)/order_book.sv \
              $(RTL_DIR)/market_maker.sv \
              $(RTL_DIR)/risk_manager.sv \
              $(RTL_DIR)/order_generator.sv \
              $(RTL_DIR)/trading_system_top.sv

# Preserve the upstream variable name while the first refactor is in progress.
CORE_RTL    = $(TPIPELINE_RTL)

SMARTNIC_RTL = $(PKG) \
               $(RTL_DIR)/ema_calculator.sv \
               $(RTL_DIR)/speculative_parser.sv \
               $(RTL_DIR)/order_book.sv \
               $(RTL_DIR)/feature_extractor.sv \
               $(RTL_DIR)/neural_inference.sv \
               $(RTL_DIR)/deterministic_wrapper.sv \
               $(RTL_DIR)/avellaneda_stoikov.sv \
               $(RTL_DIR)/market_maker.sv \
               $(RTL_DIR)/risk_manager.sv \
               $(RTL_DIR)/order_generator.sv \
               $(RTL_DIR)/session_override.sv \
               $(RTL_DIR)/smartnic_top.sv

ALL_RTL     = $(PKG) $(wildcard $(RTL_DIR)/*.sv)

# ---- Default target ----
.PHONY: all clean lint lint-active sim-tpipeline sim-basic sim-smartnic sim-all wave-basic wave-smartnic help

all: sim-tpipeline

help:
	@echo "Available targets:"
	@echo "  lint-active    - Run Verilator lint on active TPIPELINE RTL"
	@echo "  lint           - Run Verilator lint on all inherited RTL"
	@echo "  sim-tpipeline  - Simulate active TPIPELINE baseline"
	@echo "  sim-basic      - Alias for sim-tpipeline during baseline refactor"
	@echo "  sim-smartnic   - Simulate inherited upstream SmartNIC/AI testbench"
	@echo "  sim-all        - Run active and inherited simulations"
	@echo "  wave-basic     - Open basic testbench waveforms in GTKWave"
	@echo "  wave-smartnic  - Open SmartNIC waveforms in GTKWave"
	@echo "  clean          - Remove simulation artifacts"

# ---- Lint ----
lint-active:
	$(VERILATOR) --lint-only -Wall --timing $(TPIPELINE_RTL)
	@echo "Active TPIPELINE lint passed."

lint:
	$(VERILATOR) --lint-only -Wall --timing $(ALL_RTL)
	@echo "Lint passed."

# ---- Basic Pipeline Simulation ----
sim_basic.vvp: $(CORE_RTL) $(TB_DIR)/tb_trading_system.sv
	$(IVERILOG) -g2012 -o $@ $(CORE_RTL) $(TB_DIR)/tb_trading_system.sv

sim-basic: sim_basic.vvp
	$(VVP) $<
	@echo "Basic simulation complete."

sim-tpipeline: sim-basic

wave-basic: sim-basic
	$(GTKWAVE) trading_system_tb.vcd &

# ---- SmartNIC Simulation ----
sim_smartnic.vvp: $(SMARTNIC_RTL) $(TB_DIR)/tb_smartnic.sv
	$(IVERILOG) -g2012 -o $@ $(SMARTNIC_RTL) $(TB_DIR)/tb_smartnic.sv

sim-smartnic: sim_smartnic.vvp
	$(VVP) $<
	@echo "SmartNIC simulation complete."

wave-smartnic: sim-smartnic
	$(GTKWAVE) smartnic_tb.vcd &

# ---- Run All ----
sim-all: sim-basic sim-smartnic
	@echo "All simulations passed."

# ---- Clean ----
clean:
	rm -f *.vvp *.vcd *.log
	rm -rf obj_dir/
