# âš™ï¸ 8-bit ALU Simulation

This project implements an **8-bit Arithmetic Logic Unit (ALU)** using **structural Verilog** and **Logisim Evolution**. It supports four core operations: addition, subtraction, multiplication, and division â€” all designed **without behavioral statements**.

## ğŸ§  Core Features

- **Addition** â€“ Ripple Carry Adder (RCA)  
- **Subtraction** â€“ Twoâ€™s Complement using XOR + RCA  
- **Multiplication** â€“ Boothâ€™s Radix-2 Algorithm  
- **Division** â€“ Non-Restoring Division  

Each operation is selected via a control unit using a 2-bit selector.

## ğŸ›  Technologies Used

- **Verilog** â€“ Structural coding style  
- **Logisim Evolution** â€“ Visual architecture design  
- **GTKWave** â€“ Signal simulation and debugging  
- **Visual Studio Code + Git**  

## ğŸ§ª Testing & Verification

- Dedicated testbenches for each module  
- Simulations for all operations (including overflow detection)  
- Waveform analysis using GTKWave  
