Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 369500a0f9504579954dadcd6b045675 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_behav xil_defaultlib.test_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_add4
Compiling module xil_defaultlib.Ins_Mem
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Data_Sel3_5bits
Compiling module xil_defaultlib.Data_Sel2_32bits
Compiling module xil_defaultlib.Ext_for_Jump
Compiling module xil_defaultlib.Sign_Ext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Reg_32bits
Compiling module xil_defaultlib.ALU_32bits
Compiling module xil_defaultlib.PC_Add_Imm
Compiling module xil_defaultlib.Data_Sel4_32bits
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.test_cpu
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_cpu_behav
