#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 14 09:52:34 2022
# Process ID: 7804
# Current directory: F:/jisuanjizuchengyuanli/vivado2.2/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 F:\jisuanjizuchengyuanli\vivado2.2\lab4\lab4.xpr
# Log file: F:/jisuanjizuchengyuanli/vivado2.2/lab4/vivado.log
# Journal file: F:/jisuanjizuchengyuanli/vivado2.2/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source cpu_tb.tcl
set_property -dict [list CONFIG.coefficient_file {D:/rars/zuyuan/ins_10.coe}] [get_ips instruction_memory]
generate_target all [get_files  F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/instruction_memory/instruction_memory.xci]
catch { config_ip_cache -export [get_ips -all instruction_memory] }
catch { [ delete_ip_run [get_ips -all instruction_memory] ] }
export_ip_user_files -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/instruction_memory/instruction_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/instruction_memory/instruction_memory.xci]
export_simulation -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sources_1/ip/instruction_memory/instruction_memory.xci] -directory F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.ip_user_files -ipstatic_source_dir F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.cache/compile_simlib/modelsim} {questa=F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.cache/compile_simlib/questa} {riviera=F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.cache/compile_simlib/riviera} {activehdl=F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/c2/imm_sext}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/c2/r1}} 
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
