
---------- Begin Simulation Statistics ----------
final_tick                               2710467369750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55146                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382644                       # Number of bytes of host memory used
host_op_rate                                    62078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102515.27                       # Real time elapsed on the host
host_tick_rate                               17274685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5653288071                       # Number of instructions simulated
sim_ops                                    6363943788                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.770919                       # Number of seconds simulated
sim_ticks                                1770919036080                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   275                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8407075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16814136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.012885                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       240722001                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    261617707                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3503275                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    531635408                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     18453374                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     18454741                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1367                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       619331535                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22823853                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           82                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         966864012                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        890520642                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3502343                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          598382424                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     234770488                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     40550891                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     48752801                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3653288070                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4112930852                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4238941431                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.970273                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.082115                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2926221340     69.03%     69.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    548786681     12.95%     81.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    290848644      6.86%     88.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     73336914      1.73%     90.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     58634182      1.38%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25761116      0.61%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     43144533      1.02%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     37437533      0.88%     94.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    234770488      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4238941431                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     22677899                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3787060919                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             920527854                       # Number of loads committed
system.switch_cpus.commit.membars            45055782                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2425679856     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    229779092      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      4505440      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    920527854     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    532438610     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4112930852                       # Class of committed instruction
system.switch_cpus.commit.refs             1452966464                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          69703975                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3653288070                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4112930852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.162462                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.162462                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3494490498                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           939                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    233478323                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4221511310                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        160985285                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         377866474                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3556338                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4840                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     209907925                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           619331535                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         344637716                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3897964081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        115502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3807316090                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7114540                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145835                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    345285127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    281999228                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.896512                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4246806521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.009498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.405631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3427690816     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        141245694      3.33%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         58746900      1.38%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         72397069      1.70%     87.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         77509296      1.83%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         52060389      1.23%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         41293323      0.97%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13791484      0.32%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        362071550      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4246806521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3675008                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        600557585                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.986494                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1517860436                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          533360058                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1045970629                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     933626577                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     40692796                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       602569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    534826624                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4161568993                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     984500378                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7760184                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4189451526                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       24831555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     150689650                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3556338                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     183433451                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       364988                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     57654083                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1511                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        76179                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     55216029                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13098723                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2388004                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        76179                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       223779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3451229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3664062821                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4127035652                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676070                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2477163128                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.971797                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4128632849                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5388518381                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3140063420                       # number of integer regfile writes
system.switch_cpus.ipc                       0.860243                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.860243                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           22      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2441899499     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    229816302      5.48%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       4505440      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    987472477     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    533517974     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4197211717                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            68992204                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016438                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6503414      9.43%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41914376     60.75%     70.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20574414     29.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4143742349                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  12472097363                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4057326546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4140373416                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4120876196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4197211717                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     40692797                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     48638123                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       119563                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       141906                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     40889017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4246806521                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.988322                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.746982                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2663655731     62.72%     62.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    647500106     15.25%     77.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    304074964      7.16%     85.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    187846917      4.42%     89.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    162929183      3.84%     93.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    103904883      2.45%     95.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     77361623      1.82%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     53654865      1.26%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     45878249      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4246806521                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.988321                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      122461550                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    238244352                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     69709106                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     69909877                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    112565751                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     34753830                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    933626577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    534826624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4374036911                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      162202464                       # number of misc regfile writes
system.switch_cpus.numCycles               4246808240                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1627333637                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4112505571                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      473106419                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        240199029                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       62983694                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        576385                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6597373230                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4188983202                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4199771192                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         495318573                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       85926659                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3556338                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     716628379                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         87265593                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5399314098                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1163770564                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     49846401                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1272848079                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     40833593                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     46550493                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           8165851021                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8331232708                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         46469805                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        23239317                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8433468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7583498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16866936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7583503                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8028354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3340833                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5066238                       # Transaction distribution
system.membus.trans_dist::ReadExReq            378711                       # Transaction distribution
system.membus.trans_dist::ReadExResp           378711                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8028354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     12445733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     12775468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25221201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25221201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    745728512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    758002432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1503730944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1503730944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8407065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8407065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8407065                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25571668130                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25839630907                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        79083800111                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2710467369750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8054757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6681647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13144823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8054716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25300281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25300404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1507102848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1507113344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11393043                       # Total snoops (count)
system.tol2bus.snoopTraffic                 427626624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19826511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.382494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485997                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12243003     61.75%     61.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7583503     38.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19826511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12606058452                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17583695295                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             85485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    531015296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         531017856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    214710656                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      214710656                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4148557                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4148577                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1677427                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1677427                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    299852949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            299854395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     121242503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           121242503                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     121242503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    299852949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421096898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3354854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   8297114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000122112586                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       187895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       187895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           14524643                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3171692                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4148577                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1677427                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  8297154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3354854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1254550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           817476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           230258                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           629194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           860918                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           287460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           250792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           299186                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           269868                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           167740                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          195058                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          318250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          240526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          539354                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          729606                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1206918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           572000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           475750                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           369600                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           563165                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           140768                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              550                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           17596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           89080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          563124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          563200                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                130129892144                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               41485770000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           285701529644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15683.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34433.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6191014                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2996935                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.62                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.33                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              8297154                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3354854                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4123314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4127495                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  25261                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  21080                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                164592                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                164867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                187984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                188977                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                189442                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                188555                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                188472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                188393                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                188977                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                188952                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                187976                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                192975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                193014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                188130                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                188628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                188472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                187895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                187895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                   203                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2464031                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   302.644738                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   223.057582                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   278.337597                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11324      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1350147     54.79%     55.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       429253     17.42%     72.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       227668      9.24%     81.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        93253      3.78%     85.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        53979      2.19%     87.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        41938      1.70%     89.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        46057      1.87%     91.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       210412      8.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2464031                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       187895                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.158365                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.139614                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.402493                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19           18      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          831      0.44%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3767      2.00%      2.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9781      5.21%      7.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        18399      9.79%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        24917     13.26%     30.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        26544     14.13%     44.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        37629     20.03%     64.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        24168     12.86%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        14623      7.78%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        14193      7.55%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         8600      4.58%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2911      1.55%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          884      0.47%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          616      0.33%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       187895                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       187895                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.854828                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.835502                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.822531                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           23066     12.28%     12.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             234      0.12%     12.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          155013     82.50%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             235      0.13%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            9267      4.93%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              80      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       187895                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             531017856                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              214709312                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              531017856                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           214710656                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      299.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      121.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   299.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   121.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1770918603234                       # Total gap between requests
system.mem_ctrls0.avgGap                    303967.97                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    531015296                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    214709312                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1445.577097452553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 299852949.333823621273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 121241743.764451041818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      8297114                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3354854                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1543710                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 285699985934                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 40993882104930                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38592.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34433.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12219274.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7747456920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4117855830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        26184664800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6439131000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    139794336240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    660676239540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    123673598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      968633282730                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.966441                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 315349430508                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  59134660000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1396434945572                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9845774400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5233141815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        33057014760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       11073097260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    139794336240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    707962570860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     83853898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      990819833895                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.494711                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 211411960510                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  59134660000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1500372415570                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    545083776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         545086464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    212915968                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      212915968                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4258467                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4258488                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1663406                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1663406                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    307797118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            307798636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     120229081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           120229081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     120229081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    307797118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           428027717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3326812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8516934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000155259082                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       185704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       185704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           14825522                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3145783                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4258488                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1663406                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8516976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3326812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1370576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           780264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           307994                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           602792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           800794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           357866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           258130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           285090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           170136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           307072                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          221464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          200926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          247860                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          470792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          839936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1295284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           563200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           475200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           378400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           563173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           140768                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              550                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           79182                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          563120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          563200                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                136971595026                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               42584880000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           296664895026                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16082.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34832.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 6241019                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2969733                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.28                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.27                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8516976                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3326812                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4236279                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4236576                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22207                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  21910                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                161130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                162512                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                184628                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                185352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                186304                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                186860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                186938                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                186519                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                187054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                187442                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                187130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                191553                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                192393                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                187047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                189964                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                189941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                185705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                185704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2153                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2633008                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   287.883546                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   213.931069                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   267.674890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11198      0.43%      0.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1516537     57.60%     58.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       447341     16.99%     75.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       223126      8.47%     83.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        87344      3.32%     86.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        58370      2.22%     89.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        50885      1.93%     90.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        40967      1.56%     92.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       197240      7.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2633008                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       185704                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.863126                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.667634                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.620650                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          317      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2110      1.14%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9574      5.16%      6.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        14849      8.00%     14.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        23930     12.89%     27.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        29894     16.10%     43.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        29817     16.06%     59.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        19816     10.67%     70.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        20763     11.18%     81.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        14483      7.80%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         8666      4.67%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         4358      2.35%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         4208      2.27%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          867      0.47%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          849      0.46%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          576      0.31%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          627      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       185704                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       185704                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.914493                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.891681                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.901673                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           22392     12.06%     12.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             603      0.32%     12.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          147758     79.57%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1127      0.61%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           13623      7.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              25      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             169      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       185704                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             545086464                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              212914752                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              545086464                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           212915968                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      307.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      120.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   307.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   120.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.34                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1770917921439                       # Total gap between requests
system.mem_ctrls1.avgGap                    299045.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    545083776                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    212914752                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1517.855952325181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 307797118.272874116898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 120228394.219136804342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8516934                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3326812                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2553788                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 296662341238                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 41069920569476                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     60804.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34832.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12345128.18                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8108548140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4309784160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        26799775800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6295591440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    139794336240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    667923504540                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    117570953280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      970802493600                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       548.191348                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 299454010875                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  59134660000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1412330365205                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         10691193240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5682481200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        34011432840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       11070268020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    139794336240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    698819354760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     91553443200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      991622509500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       559.947964                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 231509549380                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  59134660000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1480274826700                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        26403                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26403                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        26403                       # number of overall hits
system.l2.overall_hits::total                   26403                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8407024                       # number of demand (read+write) misses
system.l2.demand_misses::total                8407065                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8407024                       # number of overall misses
system.l2.overall_misses::total               8407065                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4181259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 718011959157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     718016140416                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4181259                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 718011959157                       # number of overall miss cycles
system.l2.overall_miss_latency::total    718016140416                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8433427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8433468                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8433427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8433468                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.996869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996869                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.996869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996869                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 101981.926829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85406.198336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85406.279173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 101981.926829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85406.198336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85406.279173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3340833                       # number of writebacks
system.l2.writebacks::total                   3340833                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8407024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8407065                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8407024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8407065                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3830745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 646161225902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 646165056647                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3830745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 646161225902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 646165056647                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.996869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996869                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.996869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996869                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 93432.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76859.686127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76859.766952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 93432.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76859.686127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76859.766952                       # average overall mshr miss latency
system.l2.replacements                       11393043                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3340814                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3340814                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3340814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3340814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4597531                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4597531                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       378711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              378711                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  30531781734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30531781734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       378711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            378711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80620.266467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80620.266467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       378711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         378711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  27294131419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27294131419                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72071.134504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72071.134504                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4181259                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4181259                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 101981.926829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101981.926829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3830745                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3830745                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 93432.804878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93432.804878                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        26403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8028313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8028313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 687480177423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 687480177423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8054716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8054716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.996722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85631.959968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85631.959968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8028313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8028313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 618867094483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 618867094483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.996722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996722                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77085.571338                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77085.571338                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    12269664                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11393299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076919                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.884379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   192.112959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.249548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.750441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 281263939                       # Number of tag accesses
system.l2.tags.data_accesses                281263939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1770919036080                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    344637654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2346737437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    344637654                       # number of overall hits
system.cpu.icache.overall_hits::total      2346737437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            854                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.cpu.icache.overall_misses::total           854                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5674536                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5674536                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5674536                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5674536                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    344637715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2346738291                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    344637715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2346738291                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93025.180328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6644.655738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93025.180328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6644.655738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4232550                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4232550                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4232550                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4232550                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 103232.926829                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103232.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 103232.926829                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103232.926829                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    344637654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2346737437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           61                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           854                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5674536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5674536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    344637715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2346738291                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93025.180328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6644.655738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4232550                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4232550                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 103232.926829                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103232.926829                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.855171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2346738271                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2813834.857314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.129459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.725712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.042830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       91522794183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      91522794183                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1297009528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2018703864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1297009528                       # number of overall hits
system.cpu.dcache.overall_hits::total      2018703864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     31152340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       38663991                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     31152340                       # number of overall misses
system.cpu.dcache.overall_misses::total      38663991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2508715089444                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2508715089444                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2508715089444                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2508715089444                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1328161868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2057367855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1328161868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2057367855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80530.550496                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64885.052592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80530.550496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64885.052592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     63039565                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          365001                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   172.710664                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8432597                       # number of writebacks
system.cpu.dcache.writebacks::total           8432597                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     22719188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22719188                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     22719188                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22719188                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8433152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8433152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8433152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8433152                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 728771504496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 728771504496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 728771504496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 728771504496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86417.451564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86417.451564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86417.451564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86417.451564                       # average overall mshr miss latency
system.cpu.dcache.replacements               15944960                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    804984451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1247186972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     30761425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34557820                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2476403953698                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2476403953698                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    835745876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1281744792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036807                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80503.551240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71659.727196                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     22329098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22329098                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8432327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8432327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 728693879946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 728693879946                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86416.700864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86416.700864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    492025077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      771516892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       390915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4106171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32311135746                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32311135746                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    492415992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    775623063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005294                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82655.144331                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7868.921130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       390090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390090                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     77624550                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77624550                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 94090.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94090.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     40550897                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     60650541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          550                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          688                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     50581683                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     50581683                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     40551447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     60651229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 91966.696364                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73519.888081                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          275                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          275                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          275                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     21883743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     21883743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 79577.247273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79577.247273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     40550616                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     60650398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     40550616                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     60650398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2710467369750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2155950019                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15945216                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.209835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   121.408500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   134.590993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.474252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.525746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       69733368640                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      69733368640                       # Number of data accesses

---------- End Simulation Statistics   ----------
