$date
	Sat Oct 22 19:18:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#29959
b10000 !
1"
#29962
b10000 &
b10000 %
1$
#29963
0"
#29966
b1000 &
b1000 %
#29970
b100 &
b100 %
#29974
b10 &
b10 %
#29978
b1 &
b1 %
1#
#29982
b0 &
0#
b0 %
0$
#1043585
b10011 !
1"
#1043586
b10011 &
b10011 %
1$
#1043587
0"
#1043590
b111010 &
b111010 %
#1043594
b11101 &
b11101 %
#1043598
b1011000 &
b1011000 %
#1043602
b101100 &
b101100 %
#1043606
b10110 &
b10110 %
#1043610
b1011 &
b1011 %
#1043614
b100010 &
b100010 %
#1043618
b10001 &
b10001 %
#1043622
b110100 &
b110100 %
#1043626
b11010 &
b11010 %
#1043630
b1101 &
b1101 %
#1043634
b101000 &
b101000 %
#1043638
b10100 &
b10100 %
#1043642
b1010 &
b1010 %
#1043646
b101 &
b101 %
#1043650
b10000 &
b10000 %
#1043654
b1000 &
b1000 %
#1043658
b100 &
b100 %
#1043662
b10 &
b10 %
#1043666
b1 &
b1 %
1#
#1043670
b0 &
0#
b0 %
0$
#2057932
b1101 !
1"
#2057934
b1101 &
b1101 %
1$
#2057935
0"
#2057938
b101000 &
b101000 %
#2057942
b10100 &
b10100 %
#2057946
b1010 &
b1010 %
#2057950
b101 &
b101 %
#2057954
b10000 &
b10000 %
#2057958
b1000 &
b1000 %
#2057962
b100 &
b100 %
#2057966
b10 &
b10 %
#2057970
b1 &
b1 %
1#
#2057974
b0 &
0#
b0 %
0$
#4500012
