// Seed: 1512745630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always begin : LABEL_0
    id_8 = id_18;
  end
endmodule
module module_1 (
    output logic id_0
);
  always id_0 <= id_2;
  wire id_3;
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  wire id_9;
  genvar id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9,
      id_6,
      id_4,
      id_7,
      id_10,
      id_4,
      id_3,
      id_9,
      id_6,
      id_6,
      id_10,
      id_4,
      id_10,
      id_3,
      id_5
  );
endmodule : SymbolIdentifier
