0.6
2019.2
Nov  6 2019
21:57:16
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Mat2Array.v,,Array2Mat,,,,,,,,
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/start_for_Filter2eOg.v,,Block_proc,,,,,,,,
C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v,1592995140,verilog,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v,,Filter2D,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v,1592820939,verilog,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel_mux_32_8_1_1.v,,Filter2D_k_buf_0_bkb;Filter2D_k_buf_0_bkb_ram,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Block_proc.v,,Mat2Array,,,,,,,,
C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Sobel.v,1592820939,verilog,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D_k_buf_0_bkb.v,,Sobel,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w8_d2_A.v,,Sobel_mux_32_8_1_1,,,,,,,,
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Array2Mat.v,,fifo_w5_d2_A;fifo_w5_d2_A_shiftReg,,,,,,,,
,,,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/fifo_w5_d2_A.v,,fifo_w8_d2_A;fifo_w8_d2_A_shiftReg,,,,,,,,
,,,,,,start_for_Filter2eOg;start_for_Filter2eOg_shiftReg,,,,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram_dual.v,,ram,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram_dual.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/Vivado_Sobel_v3/solution1/syn/verilog/Filter2D.v,,ram_dual,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram.v,,ram_dual_memsplit,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,,reset_cntrl,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/uart_rx.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v,,uart_rx,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/uart_tx.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/reset_cntrl/reset_cntrl.v,,uart_tx,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/udm.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/uart_rx.v,,udm,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/udm_controller.v,1592820940,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/uart_tx.v,,udm_controller,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v,1571930488,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/tb/tb.v,,sys_clk,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_clk_wiz.v,1571930488,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk.v,,sys_clk_clk_wiz,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1592820940,verilog,,,,glbl,,,,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v,1592995355,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/hdl/udm.v,,NEXYS4_DDR,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/tb/tb.v,1593002248,verilog,,C:/Users/Drus/Desktop/parni/Sobel/activecore-master/designs/rtl/udm/syn/NEXYS4-DDR/NEXYS4_DDR.v,,tb,,,../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
