- Name: "ADD"
  Opcode: 0
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_add_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  UsesWb: true
  Branch: false
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "ADDU"
  Opcode: 0
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_addu_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  UsesWb: true
  Branch: false
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "ADDF"
  Opcode: 0
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_addf_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  UsesWb: true
  Branch: false
  Source: [SOURCE_RB_F, SOURCE_RA_I]

- Name: "ADDV"
  Opcode: 0
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_addv_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_VECTOR, SOURCE_RA_VECTOR]

- Name: "SUB"
  Opcode: 1
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_sub_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "SUBU"
  Opcode: 1
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_subu_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "SUBF"
  Opcode: 1
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_subf_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_F, SOURCE_RA_F]
  
- Name: "SUBV"
  Opcode: 1
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_subv_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_VECTOR, SOURCE_RA_VECTOR]

- Name: "MUL"
  Opcode: 2
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_mul_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "MULU"
  Opcode: 2
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_mulu_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "MULF"
  Opcode: 2
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_mulf_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_F, SOURCE_RA_F]

- Name: "MULV"
  Opcode: 2
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_mulv_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_VECTOR, SOURCE_RA_VECTOR]

- Name: "DIV"
  Opcode: 3
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_div_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "DIVU"
  Opcode: 3
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_divu_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "DIVF"
  Opcode: 3
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_divf_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_F, SOURCE_RA_F]

- Name: "DIVV"
  Opcode: 3
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_divv_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_VECTOR, SOURCE_RA_VECTOR]

- Name: "MOD"
  Opcode: 4
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_mod_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "MODU"
  Opcode: 4
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_modu_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "MODF"
  Opcode: 4
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_modf_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_F, SOURCE_RA_F]

- Name: "MODV"
  Opcode: 4
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_modv_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_VECTOR, SOURCE_RA_VECTOR]

- Name: "AND"
  Opcode: 5
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_and_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "OR"
  Opcode: 5
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_or_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "XOR"
  Opcode: 5
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_xor_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "NAND"
  Opcode: 5
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_nand_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "SHR"
  Opcode: 6
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_shr_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "SHL"
  Opcode: 6
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_shl_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "SHLL"
  Opcode: 6
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_shll_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "ROR"
  Opcode: 6
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_ror_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "BEQ"
  Opcode: 7
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_beq_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: true
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "BNE"
  Opcode: 7
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_bne_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: true
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "BGE"
  Opcode: 7
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_bge_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: true
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "BLE"
  Opcode: 7
  Size: 3
  InputOperandSize: 2
  ALU_FN: handle_ble_fn
  UsesMove: false
  UsesExe: true
  UsesMem: false
  UsesSize: true
  Branch: true
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_RA_I]

- Name: "ADDI"
  Opcode: 8
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_addi_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "ADDIU"
  Opcode: 8
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_addiu_fn
  UsesExe: true
  UsesMove: false
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "ADDIF"
  Opcode: 8
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_addif_fn
  UsesExe: true
  UsesMove: false
  UsesMem: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "SUBI"
  Opcode: 9
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_subi_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "SUBIU"
  Opcode: 9
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_subiu_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "SUBIF"
  Opcode: 9
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_subiu_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "MULI"
  Opcode: 10
  Size: 0
  InputOperandSize: 2
  ALU_FN: handle_muli_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "MULIU"
  Opcode: 10
  Size: 1
  InputOperandSize: 2
  ALU_FN: handle_muliu_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]

- Name: "MULIF"
  Opcode: 10
  Size: 2
  InputOperandSize: 2
  ALU_FN: handle_mulif_fn
  UsesExe: true
  UsesMem: false
  UsesMove: false
  UsesSize: true
  Branch: false
  UsesWb: true
  Source: [SOURCE_RB_I, SOURCE_CONSTANT]
