// Seed: 1947756405
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  logic id_6 = 1'b0;
  logic id_7;
  wire  id_8;
  assign id_8[1] = 1 | 1;
  type_19(
      1, 1'h0
  );
  logic id_9, id_10, id_11, id_12;
  real  id_13 = id_13;
  logic id_14;
endmodule
