// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_65_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_3_out,
        y_3_out_ap_vld,
        H_filter_FIR_int_41_address0,
        H_filter_FIR_int_41_ce0,
        H_filter_FIR_int_41_q0,
        b_FIR_dec_int_41_address0,
        b_FIR_dec_int_41_ce0,
        b_FIR_dec_int_41_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] y_3_out;
output   y_3_out_ap_vld;
output  [2:0] H_filter_FIR_int_41_address0;
output   H_filter_FIR_int_41_ce0;
input  [31:0] H_filter_FIR_int_41_q0;
output  [2:0] b_FIR_dec_int_41_address0;
output   b_FIR_dec_int_41_ce0;
input  [14:0] b_FIR_dec_int_41_q0;

reg ap_idle;
reg y_3_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln65_fu_121_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln66_fu_144_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln65_fu_133_p1;
reg   [13:0] y_3_fu_54;
wire    ap_loop_init;
reg   [31:0] FIR_accu32_fu_58;
reg   [2:0] i_fu_62;
wire   [2:0] add_ln65_fu_127_p2;
reg   [2:0] ap_sig_allocacmp_i_4;
wire    ap_block_pp0_stage0_01001;
reg    H_filter_FIR_int_41_ce0_local;
reg    b_FIR_dec_int_41_ce0_local;
wire   [2:0] sub_ln66_fu_138_p2;
wire   [45:0] mul_ln66_fu_99_p2;
wire   [47:0] shl_ln2_fu_167_p3;
wire  signed [47:0] sext_ln66_2_fu_175_p1;
wire   [47:0] add_ln66_fu_179_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 y_3_fu_54 = 14'd0;
#0 FIR_accu32_fu_58 = 32'd0;
#0 i_fu_62 = 3'd0;
#0 ap_done_reg = 1'b0;
end

FIR_HLS_mul_32s_15s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 46 ))
mul_32s_15s_46_1_1_U11(
    .din0(H_filter_FIR_int_41_q0),
    .din1(b_FIR_dec_int_41_q0),
    .dout(mul_ln66_fu_99_p2)
);

FIR_HLS_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            FIR_accu32_fu_58 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            FIR_accu32_fu_58 <= {{add_ln66_fu_179_p2[47:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln65_fu_121_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_62 <= add_ln65_fu_127_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_62 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            y_3_fu_54 <= 14'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            y_3_fu_54 <= {{add_ln66_fu_179_p2[44:31]}};
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        H_filter_FIR_int_41_ce0_local = 1'b1;
    end else begin
        H_filter_FIR_int_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_121_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 3'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_FIR_dec_int_41_ce0_local = 1'b1;
    end else begin
        b_FIR_dec_int_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln65_fu_121_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_out_ap_vld = 1'b1;
    end else begin
        y_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign H_filter_FIR_int_41_address0 = zext_ln66_fu_144_p1;

assign H_filter_FIR_int_41_ce0 = H_filter_FIR_int_41_ce0_local;

assign add_ln65_fu_127_p2 = (ap_sig_allocacmp_i_4 + 3'd1);

assign add_ln66_fu_179_p2 = ($signed(shl_ln2_fu_167_p3) + $signed(sext_ln66_2_fu_175_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign b_FIR_dec_int_41_address0 = zext_ln65_fu_133_p1;

assign b_FIR_dec_int_41_ce0 = b_FIR_dec_int_41_ce0_local;

assign icmp_ln65_fu_121_p2 = ((ap_sig_allocacmp_i_4 == 3'd5) ? 1'b1 : 1'b0);

assign sext_ln66_2_fu_175_p1 = $signed(mul_ln66_fu_99_p2);

assign shl_ln2_fu_167_p3 = {{FIR_accu32_fu_58}, {16'd0}};

assign sub_ln66_fu_138_p2 = ($signed(3'd4) - $signed(ap_sig_allocacmp_i_4));

assign y_3_out = y_3_fu_54;

assign zext_ln65_fu_133_p1 = ap_sig_allocacmp_i_4;

assign zext_ln66_fu_144_p1 = sub_ln66_fu_138_p2;

endmodule //FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_65_1
