
EliMAC-Assembly-TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067cc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800699c  0800699c  0000799c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a38  08006a38  000081bc  2**0
                  CONTENTS
  4 .ARM          00000008  08006a38  08006a38  00007a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a40  08006a40  000081bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a40  08006a40  00007a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a44  08006a44  00007a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08006a48  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000007c  08006ac4  0000807c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000011c  08006b64  0000811c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000c24  200001bc  08006c04  000081bc  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000de0  08006c04  00008de0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000081bc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00011efc  00000000  00000000  000081ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002631  00000000  00000000  0001a0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d80  00000000  00000000  0001c720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a25  00000000  00000000  0001d4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002792e  00000000  00000000  0001dec5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00010a04  00000000  00000000  000457f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f107d  00000000  00000000  000561f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00147274  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003bf4  00000000  00000000  001472b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000d8  00000000  00000000  0014aeac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001bc 	.word	0x200001bc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006984 	.word	0x08006984

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001c0 	.word	0x200001c0
 800020c:	08006984 	.word	0x08006984

08000210 <packing>:
* r10 = b_30 b_62 b_94 b_126 || ... || b_6 b_38 b_70 b_102
* r11 = b_31 b_63 b_95 b_127 || ... || b_7 b_39 b_71 b_103
******************************************************************************/
.align 2
packing:
    movw    r3, #0x0f0f
 8000210:	f640 730f 	movw	r3, #3855	@ 0xf0f
    movt    r3, #0x0f0f             // r3 <- 0x0f0f0f0f (mask for SWAPMOVE)
 8000214:	f6c0 730f 	movt	r3, #3855	@ 0xf0f
    eor     r2, r3, r3, lsl #2      // r2 <- 0x33333333 (mask for SWAPMOVE)
 8000218:	ea83 0283 	eor.w	r2, r3, r3, lsl #2
    eor     r1, r2, r2, lsl #1      // r1 <- 0x55555555 (mask for SWAPMOVE)
 800021c:	ea82 0142 	eor.w	r1, r2, r2, lsl #1
    swpmv   r8, r4, r8, r4, r1, #1, r12
 8000220:	ea84 0c58 	eor.w	ip, r4, r8, lsr #1
 8000224:	ea0c 0c01 	and.w	ip, ip, r1
 8000228:	ea84 040c 	eor.w	r4, r4, ip
 800022c:	ea88 084c 	eor.w	r8, r8, ip, lsl #1
    swpmv   r9, r5, r9, r5, r1, #1, r12
 8000230:	ea85 0c59 	eor.w	ip, r5, r9, lsr #1
 8000234:	ea0c 0c01 	and.w	ip, ip, r1
 8000238:	ea85 050c 	eor.w	r5, r5, ip
 800023c:	ea89 094c 	eor.w	r9, r9, ip, lsl #1
    swpmv   r10, r6, r10, r6, r1, #1, r12
 8000240:	ea86 0c5a 	eor.w	ip, r6, sl, lsr #1
 8000244:	ea0c 0c01 	and.w	ip, ip, r1
 8000248:	ea86 060c 	eor.w	r6, r6, ip
 800024c:	ea8a 0a4c 	eor.w	sl, sl, ip, lsl #1
    swpmv   r11, r7, r11, r7, r1, #1, r12
 8000250:	ea87 0c5b 	eor.w	ip, r7, fp, lsr #1
 8000254:	ea0c 0c01 	and.w	ip, ip, r1
 8000258:	ea87 070c 	eor.w	r7, r7, ip
 800025c:	ea8b 0b4c 	eor.w	fp, fp, ip, lsl #1
    swpmv   r0, r4, r5, r4, r2, #2, r12
 8000260:	ea84 0c95 	eor.w	ip, r4, r5, lsr #2
 8000264:	ea0c 0c02 	and.w	ip, ip, r2
 8000268:	ea84 040c 	eor.w	r4, r4, ip
 800026c:	ea85 008c 	eor.w	r0, r5, ip, lsl #2
    swpmv   r9, r5, r9, r8, r2, #2, r12
 8000270:	ea88 0c99 	eor.w	ip, r8, r9, lsr #2
 8000274:	ea0c 0c02 	and.w	ip, ip, r2
 8000278:	ea88 050c 	eor.w	r5, r8, ip
 800027c:	ea89 098c 	eor.w	r9, r9, ip, lsl #2
    swpmv   r7, r8, r7, r6, r2, #2, r12
 8000280:	ea86 0c97 	eor.w	ip, r6, r7, lsr #2
 8000284:	ea0c 0c02 	and.w	ip, ip, r2
 8000288:	ea86 080c 	eor.w	r8, r6, ip
 800028c:	ea87 078c 	eor.w	r7, r7, ip, lsl #2
    swpmv   r11, r2, r11, r10, r2, #2, r12
 8000290:	ea8a 0c9b 	eor.w	ip, sl, fp, lsr #2
 8000294:	ea0c 0c02 	and.w	ip, ip, r2
 8000298:	ea8a 020c 	eor.w	r2, sl, ip
 800029c:	ea8b 0b8c 	eor.w	fp, fp, ip, lsl #2
    swpmv   r8, r4, r8, r4, r3, #4, r12
 80002a0:	ea84 1c18 	eor.w	ip, r4, r8, lsr #4
 80002a4:	ea0c 0c03 	and.w	ip, ip, r3
 80002a8:	ea84 040c 	eor.w	r4, r4, ip
 80002ac:	ea88 180c 	eor.w	r8, r8, ip, lsl #4
    swpmv   r10, r6, r7, r0, r3, #4, r12
 80002b0:	ea80 1c17 	eor.w	ip, r0, r7, lsr #4
 80002b4:	ea0c 0c03 	and.w	ip, ip, r3
 80002b8:	ea80 060c 	eor.w	r6, r0, ip
 80002bc:	ea87 1a0c 	eor.w	sl, r7, ip, lsl #4
    swpmv   r11, r7, r11, r9, r3, #4, r12
 80002c0:	ea89 1c1b 	eor.w	ip, r9, fp, lsr #4
 80002c4:	ea0c 0c03 	and.w	ip, ip, r3
 80002c8:	ea89 070c 	eor.w	r7, r9, ip
 80002cc:	ea8b 1b0c 	eor.w	fp, fp, ip, lsl #4
    swpmv   r9, r5, r2, r5, r3, #4, r12
 80002d0:	ea85 1c12 	eor.w	ip, r5, r2, lsr #4
 80002d4:	ea0c 0c03 	and.w	ip, ip, r3
 80002d8:	ea85 050c 	eor.w	r5, r5, ip
 80002dc:	ea82 190c 	eor.w	r9, r2, ip, lsl #4
    bx      lr
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop

080002e4 <unpacking>:
/******************************************************************************
* Unpacks the 256-bit internal state in two 128-bit blocs.
******************************************************************************/
.align 2
unpacking:
    movw    r3, #0x0f0f
 80002e4:	f640 730f 	movw	r3, #3855	@ 0xf0f
    movt    r3, #0x0f0f                 // r3 <- 0x0f0f0f0f (mask for SWAPMOVE)
 80002e8:	f6c0 730f 	movt	r3, #3855	@ 0xf0f
    swpmv   r2, r5, r9, r5, r3, #4, r12
 80002ec:	ea85 1c19 	eor.w	ip, r5, r9, lsr #4
 80002f0:	ea0c 0c03 	and.w	ip, ip, r3
 80002f4:	ea85 050c 	eor.w	r5, r5, ip
 80002f8:	ea89 120c 	eor.w	r2, r9, ip, lsl #4
    swpmv   r11, r9, r11, r7, r3, #4, r12
 80002fc:	ea87 1c1b 	eor.w	ip, r7, fp, lsr #4
 8000300:	ea0c 0c03 	and.w	ip, ip, r3
 8000304:	ea87 090c 	eor.w	r9, r7, ip
 8000308:	ea8b 1b0c 	eor.w	fp, fp, ip, lsl #4
    swpmv   r7, r1, r10, r6, r3, #4, r12
 800030c:	ea86 1c1a 	eor.w	ip, r6, sl, lsr #4
 8000310:	ea0c 0c03 	and.w	ip, ip, r3
 8000314:	ea86 010c 	eor.w	r1, r6, ip
 8000318:	ea8a 170c 	eor.w	r7, sl, ip, lsl #4
    swpmv   r8, r4, r8, r4, r3, #4, r12
 800031c:	ea84 1c18 	eor.w	ip, r4, r8, lsr #4
 8000320:	ea0c 0c03 	and.w	ip, ip, r3
 8000324:	ea84 040c 	eor.w	r4, r4, ip
 8000328:	ea88 180c 	eor.w	r8, r8, ip, lsl #4
    eor     r3, r3, r3, lsl #2          // r3 <- 0x33333333 (mask for SWAPMOVE)
 800032c:	ea83 0383 	eor.w	r3, r3, r3, lsl #2
    swpmv   r11, r10,r11, r2, r3, #2, r12
 8000330:	ea82 0c9b 	eor.w	ip, r2, fp, lsr #2
 8000334:	ea0c 0c03 	and.w	ip, ip, r3
 8000338:	ea82 0a0c 	eor.w	sl, r2, ip
 800033c:	ea8b 0b8c 	eor.w	fp, fp, ip, lsl #2
    swpmv   r7, r6, r7, r8, r3, #2, r12
 8000340:	ea88 0c97 	eor.w	ip, r8, r7, lsr #2
 8000344:	ea0c 0c03 	and.w	ip, ip, r3
 8000348:	ea88 060c 	eor.w	r6, r8, ip
 800034c:	ea87 078c 	eor.w	r7, r7, ip, lsl #2
    swpmv   r9, r8, r9, r5, r3, #2, r12
 8000350:	ea85 0c99 	eor.w	ip, r5, r9, lsr #2
 8000354:	ea0c 0c03 	and.w	ip, ip, r3
 8000358:	ea85 080c 	eor.w	r8, r5, ip
 800035c:	ea89 098c 	eor.w	r9, r9, ip, lsl #2
    swpmv   r5, r4, r1, r4, r3, #2, r12
 8000360:	ea84 0c91 	eor.w	ip, r4, r1, lsr #2
 8000364:	ea0c 0c03 	and.w	ip, ip, r3
 8000368:	ea84 040c 	eor.w	r4, r4, ip
 800036c:	ea81 058c 	eor.w	r5, r1, ip, lsl #2
    eor     r1, r3, r3, lsl #1          // r1 <- 0x55555555 (mask for SWAPMOVE)
 8000370:	ea83 0143 	eor.w	r1, r3, r3, lsl #1
    swpmv   r8, r4, r8, r4, r1, #1, r12
 8000374:	ea84 0c58 	eor.w	ip, r4, r8, lsr #1
 8000378:	ea0c 0c01 	and.w	ip, ip, r1
 800037c:	ea84 040c 	eor.w	r4, r4, ip
 8000380:	ea88 084c 	eor.w	r8, r8, ip, lsl #1
    swpmv   r9, r5,r9, r5, r1, #1, r12
 8000384:	ea85 0c59 	eor.w	ip, r5, r9, lsr #1
 8000388:	ea0c 0c01 	and.w	ip, ip, r1
 800038c:	ea85 050c 	eor.w	r5, r5, ip
 8000390:	ea89 094c 	eor.w	r9, r9, ip, lsl #1
    swpmv   r10, r6, r10, r6, r1, #1, r12
 8000394:	ea86 0c5a 	eor.w	ip, r6, sl, lsr #1
 8000398:	ea0c 0c01 	and.w	ip, ip, r1
 800039c:	ea86 060c 	eor.w	r6, r6, ip
 80003a0:	ea8a 0a4c 	eor.w	sl, sl, ip, lsl #1
    swpmv   r11, r7, r11, r7, r1, #1, r12
 80003a4:	ea87 0c5b 	eor.w	ip, r7, fp, lsr #1
 80003a8:	ea0c 0c01 	and.w	ip, ip, r1
 80003ac:	ea87 070c 	eor.w	r7, r7, ip
 80003b0:	ea8b 0b4c 	eor.w	fp, fp, ip, lsl #1
    bx      lr
 80003b4:	4770      	bx	lr
 80003b6:	bf00      	nop

080003b8 <ark>:
* Credits to https://github.com/Ko-/aes-armcortexm for the S-box implementation
******************************************************************************/
.align 2
ark:
    // add round key
    ldr.w   r1, [sp, #48]
 80003b8:	f8dd 1030 	ldr.w	r1, [sp, #48]	@ 0x30
    ldmia   r1!, {r0,r2,r3,r12}
 80003bc:	e8b1 100d 	ldmia.w	r1!, {r0, r2, r3, ip}
    eor     r4, r0
 80003c0:	ea84 0400 	eor.w	r4, r4, r0
    eor     r5, r2
 80003c4:	ea85 0502 	eor.w	r5, r5, r2
    eor     r6, r3
 80003c8:	ea86 0603 	eor.w	r6, r6, r3
    eor     r7, r12
 80003cc:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r1!, {r0,r2,r3,r12}
 80003d0:	e8b1 100d 	ldmia.w	r1!, {r0, r2, r3, ip}
    eor     r8, r0
 80003d4:	ea88 0800 	eor.w	r8, r8, r0
    eor     r9, r2
 80003d8:	ea89 0902 	eor.w	r9, r9, r2
    eor     r10, r3
 80003dc:	ea8a 0a03 	eor.w	sl, sl, r3
    eor     r11, r12
 80003e0:	ea8b 0b0c 	eor.w	fp, fp, ip
    str.w   r1, [sp, #48]
 80003e4:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    str     r14, [sp, #52]
 80003e8:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    bx      lr
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop

080003f0 <ark_sbox>:
* Credits to https://github.com/Ko-/aes-armcortexm for the S-box implementation
******************************************************************************/
.align 2
ark_sbox:
    // add round key
    ldr.w   r1, [sp, #48]
 80003f0:	f8dd 1030 	ldr.w	r1, [sp, #48]	@ 0x30
    ldmia   r1!, {r0,r2,r3,r12}
 80003f4:	e8b1 100d 	ldmia.w	r1!, {r0, r2, r3, ip}
    eor     r4, r0
 80003f8:	ea84 0400 	eor.w	r4, r4, r0
    eor     r5, r2
 80003fc:	ea85 0502 	eor.w	r5, r5, r2
    eor     r6, r3
 8000400:	ea86 0603 	eor.w	r6, r6, r3
    eor     r7, r12
 8000404:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r1!, {r0,r2,r3,r12}
 8000408:	e8b1 100d 	ldmia.w	r1!, {r0, r2, r3, ip}
    eor     r8, r0
 800040c:	ea88 0800 	eor.w	r8, r8, r0
    eor     r9, r2
 8000410:	ea89 0902 	eor.w	r9, r9, r2
    eor     r10, r3
 8000414:	ea8a 0a03 	eor.w	sl, sl, r3
    eor     r11, r12
 8000418:	ea8b 0b0c 	eor.w	fp, fp, ip
    str.w   r1, [sp, #48]
 800041c:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    str     r14, [sp, #52]
 8000420:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    // sbox: credits to https://github.com/Ko-/aes-armcortexm
    eor     r1, r7, r9              //Exec y14 = U3 ^ U5; into r1
 8000424:	ea87 0109 	eor.w	r1, r7, r9
    eor     r3, r4, r10             //Exec y13 = U0 ^ U6; into r3
 8000428:	ea84 030a 	eor.w	r3, r4, sl
    eor     r2, r3, r1              //Exec y12 = y13 ^ y14; into r2
 800042c:	ea83 0201 	eor.w	r2, r3, r1
    eor     r0, r8, r2              //Exec t1 = U4 ^ y12; into r0
 8000430:	ea88 0002 	eor.w	r0, r8, r2
    eor     r14, r0, r9             //Exec y15 = t1 ^ U5; into r14
 8000434:	ea80 0e09 	eor.w	lr, r0, r9
    and     r12, r2, r14            //Exec t2 = y12 & y15; into r12
 8000438:	ea02 0c0e 	and.w	ip, r2, lr
    eor     r8, r14, r11            //Exec y6 = y15 ^ U7; into r8
 800043c:	ea8e 080b 	eor.w	r8, lr, fp
    eor     r0, r0, r5              //Exec y20 = t1 ^ U1; into r0
 8000440:	ea80 0005 	eor.w	r0, r0, r5
    str.w   r2, [sp, #44]           //Store r2/y12 on stack
 8000444:	f8cd 202c 	str.w	r2, [sp, #44]	@ 0x2c
    eor     r2, r4, r7              //Exec y9 = U0 ^ U3; into r2
 8000448:	ea84 0207 	eor.w	r2, r4, r7
    str     r0, [sp, #40]           //Store r0/y20 on stack
 800044c:	900a      	str	r0, [sp, #40]	@ 0x28
    eor     r0, r0, r2              //Exec y11 = y20 ^ y9; into r0
 800044e:	ea80 0002 	eor.w	r0, r0, r2
    str     r2, [sp, #36]           //Store r2/y9 on stack
 8000452:	9209      	str	r2, [sp, #36]	@ 0x24
    and     r2, r2, r0              //Exec t12 = y9 & y11; into r2
 8000454:	ea02 0200 	and.w	r2, r2, r0
    str     r8, [sp, #32]           //Store r8/y6 on stack
 8000458:	f8cd 8020 	str.w	r8, [sp, #32]
    eor     r8, r11, r0             //Exec y7 = U7 ^ y11; into r8
 800045c:	ea8b 0800 	eor.w	r8, fp, r0
    eor     r9, r4, r9              //Exec y8 = U0 ^ U5; into r9
 8000460:	ea84 0909 	eor.w	r9, r4, r9
    eor     r6, r5, r6              //Exec t0 = U1 ^ U2; into r6
 8000464:	ea85 0606 	eor.w	r6, r5, r6
    eor     r5, r14, r6             //Exec y10 = y15 ^ t0; into r5
 8000468:	ea8e 0506 	eor.w	r5, lr, r6
    str     r14, [sp, #28]          //Store r14/y15 on stack
 800046c:	f8cd e01c 	str.w	lr, [sp, #28]
    eor     r14, r5, r0             //Exec y17 = y10 ^ y11; into r14
 8000470:	ea85 0e00 	eor.w	lr, r5, r0
    str.w   r1, [sp, #24]           //Store r1/y14 on stack
 8000474:	f8cd 1018 	str.w	r1, [sp, #24]
    and     r1, r1, r14             //Exec t13 = y14 & y17; into r1
 8000478:	ea01 010e 	and.w	r1, r1, lr
    eor     r1, r1, r2              //Exec t14 = t13 ^ t12; into r1
 800047c:	ea81 0102 	eor.w	r1, r1, r2
    str     r14, [sp, #20]          //Store r14/y17 on stack
 8000480:	f8cd e014 	str.w	lr, [sp, #20]
    eor     r14, r5, r9             //Exec y19 = y10 ^ y8; into r14
 8000484:	ea85 0e09 	eor.w	lr, r5, r9
    str.w   r5, [sp, #16]           //Store r5/y10 on stack
 8000488:	f8cd 5010 	str.w	r5, [sp, #16]
    and     r5, r9, r5              //Exec t15 = y8 & y10; into r5
 800048c:	ea09 0505 	and.w	r5, r9, r5
    eor     r2, r5, r2              //Exec t16 = t15 ^ t12; into r2
 8000490:	ea85 0202 	eor.w	r2, r5, r2
    eor     r5, r6, r0              //Exec y16 = t0 ^ y11; into r5
 8000494:	ea86 0500 	eor.w	r5, r6, r0
    str.w   r0, [sp, #12]           //Store r0/y11 on stack
 8000498:	f8cd 000c 	str.w	r0, [sp, #12]
    eor     r0, r3, r5              //Exec y21 = y13 ^ y16; into r0
 800049c:	ea83 0005 	eor.w	r0, r3, r5
    str     r3, [sp, #8]            //Store r3/y13 on stack
 80004a0:	9302      	str	r3, [sp, #8]
    and     r3, r3, r5              //Exec t7 = y13 & y16; into r3
 80004a2:	ea03 0305 	and.w	r3, r3, r5
    str     r5, [sp, #4]            //Store r5/y16 on stack
 80004a6:	9501      	str	r5, [sp, #4]
    str     r11, [sp, #0]           //Store r11/U7 on stack
 80004a8:	f8cd b000 	str.w	fp, [sp]
    eor     r5, r4, r5              //Exec y18 = U0 ^ y16; into r5
 80004ac:	ea84 0505 	eor.w	r5, r4, r5
    eor     r6, r6, r11             //Exec y1 = t0 ^ U7; into r6
 80004b0:	ea86 060b 	eor.w	r6, r6, fp
    eor     r7, r6, r7              //Exec y4 = y1 ^ U3; into r7
 80004b4:	ea86 0707 	eor.w	r7, r6, r7
    and     r11, r7, r11            //Exec t5 = y4 & U7; into r11
 80004b8:	ea07 0b0b 	and.w	fp, r7, fp
    eor     r11, r11, r12           //Exec t6 = t5 ^ t2; into r11
 80004bc:	ea8b 0b0c 	eor.w	fp, fp, ip
    eor     r11, r11, r2            //Exec t18 = t6 ^ t16; into r11
 80004c0:	ea8b 0b02 	eor.w	fp, fp, r2
    eor     r14, r11, r14           //Exec t22 = t18 ^ y19; into r14
 80004c4:	ea8b 0e0e 	eor.w	lr, fp, lr
    eor     r4, r6, r4              //Exec y2 = y1 ^ U0; into r4
 80004c8:	ea86 0404 	eor.w	r4, r6, r4
    and     r11, r4, r8             //Exec t10 = y2 & y7; into r11
 80004cc:	ea04 0b08 	and.w	fp, r4, r8
    eor     r11, r11, r3            //Exec t11 = t10 ^ t7; into r11
 80004d0:	ea8b 0b03 	eor.w	fp, fp, r3
    eor     r2, r11, r2             //Exec t20 = t11 ^ t16; into r2
 80004d4:	ea8b 0202 	eor.w	r2, fp, r2
    eor     r2, r2, r5              //Exec t24 = t20 ^ y18; into r2
 80004d8:	ea82 0205 	eor.w	r2, r2, r5
    eor     r10, r6, r10            //Exec y5 = y1 ^ U6; into r10
 80004dc:	ea86 0a0a 	eor.w	sl, r6, sl
    and     r11, r10, r6            //Exec t8 = y5 & y1; into r11
 80004e0:	ea0a 0b06 	and.w	fp, sl, r6
    eor     r3, r11, r3             //Exec t9 = t8 ^ t7; into r3
 80004e4:	ea8b 0303 	eor.w	r3, fp, r3
    eor     r3, r3, r1              //Exec t19 = t9 ^ t14; into r3
 80004e8:	ea83 0301 	eor.w	r3, r3, r1
    eor     r3, r3, r0              //Exec t23 = t19 ^ y21; into r3
 80004ec:	ea83 0300 	eor.w	r3, r3, r0
    eor     r0, r10, r9             //Exec y3 = y5 ^ y8; into r0
 80004f0:	ea8a 0009 	eor.w	r0, sl, r9
    ldr     r11, [sp, #32]          //Load y6 into r11
 80004f4:	f8dd b020 	ldr.w	fp, [sp, #32]
    and     r5, r0, r11             //Exec t3 = y3 & y6; into r5
 80004f8:	ea00 050b 	and.w	r5, r0, fp
    eor     r12, r5, r12            //Exec t4 = t3 ^ t2; into r12
 80004fc:	ea85 0c0c 	eor.w	ip, r5, ip
    ldr     r5, [sp, #40]           //Load y20 into r5
 8000500:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
    str     r7, [sp, #32]           //Store r7/y4 on stack
 8000502:	9708      	str	r7, [sp, #32]
    eor     r12, r12, r5            //Exec t17 = t4 ^ y20; into r12
 8000504:	ea8c 0c05 	eor.w	ip, ip, r5
    eor     r1, r12, r1             //Exec t21 = t17 ^ t14; into r1
 8000508:	ea8c 0101 	eor.w	r1, ip, r1
    and     r12, r1, r3             //Exec t26 = t21 & t23; into r12
 800050c:	ea01 0c03 	and.w	ip, r1, r3
    eor     r5, r2, r12             //Exec t27 = t24 ^ t26; into r5
 8000510:	ea82 050c 	eor.w	r5, r2, ip
    eor     r12, r14, r12           //Exec t31 = t22 ^ t26; into r12
 8000514:	ea8e 0c0c 	eor.w	ip, lr, ip
    eor     r1, r1, r14             //Exec t25 = t21 ^ t22; into r1
 8000518:	ea81 010e 	eor.w	r1, r1, lr
    and     r7, r1, r5              //Exec t28 = t25 & t27; into r7
 800051c:	ea01 0705 	and.w	r7, r1, r5
    eor     r14, r7, r14            //Exec t29 = t28 ^ t22; into r14
 8000520:	ea87 0e0e 	eor.w	lr, r7, lr
    and     r4, r14, r4             //Exec z14 = t29 & y2; into r4
 8000524:	ea0e 0404 	and.w	r4, lr, r4
    and     r8, r14, r8             //Exec z5 = t29 & y7; into r8
 8000528:	ea0e 0808 	and.w	r8, lr, r8
    eor     r7, r3, r2              //Exec t30 = t23 ^ t24; into r7
 800052c:	ea83 0702 	eor.w	r7, r3, r2
    and     r12, r12, r7            //Exec t32 = t31 & t30; into r12
 8000530:	ea0c 0c07 	and.w	ip, ip, r7
    eor     r12, r12, r2            //Exec t33 = t32 ^ t24; into r12
 8000534:	ea8c 0c02 	eor.w	ip, ip, r2
    eor     r7, r5, r12             //Exec t35 = t27 ^ t33; into r7
 8000538:	ea85 070c 	eor.w	r7, r5, ip
    and     r2, r2, r7              //Exec t36 = t24 & t35; into r2
 800053c:	ea02 0207 	and.w	r2, r2, r7
    eor     r5, r5, r2              //Exec t38 = t27 ^ t36; into r5
 8000540:	ea85 0502 	eor.w	r5, r5, r2
    and     r5, r14, r5             //Exec t39 = t29 & t38; into r5
 8000544:	ea0e 0505 	and.w	r5, lr, r5
    eor     r1, r1, r5              //Exec t40 = t25 ^ t39; into r1
 8000548:	ea81 0105 	eor.w	r1, r1, r5
    eor     r5, r14, r1             //Exec t43 = t29 ^ t40; into r5
 800054c:	ea8e 0501 	eor.w	r5, lr, r1
    ldr.w   r7, [sp, #4]            //Load y16 into r7
 8000550:	f8dd 7004 	ldr.w	r7, [sp, #4]
    and     r7, r5, r7              //Exec z3 = t43 & y16; into r7
 8000554:	ea05 0707 	and.w	r7, r5, r7
    eor     r8, r7, r8              //Exec tc12 = z3 ^ z5; into r8
 8000558:	ea87 0808 	eor.w	r8, r7, r8
    str     r8, [sp, #40]           //Store r8/tc12 on stack
 800055c:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    ldr     r8, [sp, #8]            //Load y13 into r8
 8000560:	f8dd 8008 	ldr.w	r8, [sp, #8]
    and     r8, r5, r8              //Exec z12 = t43 & y13; into r8
 8000564:	ea05 0808 	and.w	r8, r5, r8
    and     r10, r1, r10            //Exec z13 = t40 & y5; into r10
 8000568:	ea01 0a0a 	and.w	sl, r1, sl
    and     r6, r1, r6              //Exec z4 = t40 & y1; into r6
 800056c:	ea01 0606 	and.w	r6, r1, r6
    eor     r6, r7, r6              //Exec tc6 = z3 ^ z4; into r6
 8000570:	ea87 0606 	eor.w	r6, r7, r6
    eor     r3, r3, r12             //Exec t34 = t23 ^ t33; into r3
 8000574:	ea83 030c 	eor.w	r3, r3, ip
    eor     r3, r2, r3              //Exec t37 = t36 ^ t34; into r3
 8000578:	ea82 0303 	eor.w	r3, r2, r3
    eor     r1, r1, r3              //Exec t41 = t40 ^ t37; into r1
 800057c:	ea81 0103 	eor.w	r1, r1, r3
    ldr.w   r5, [sp, #16]           //Load y10 into r5
 8000580:	f8dd 5010 	ldr.w	r5, [sp, #16]
    and     r2, r1, r5              //Exec z8 = t41 & y10; into r2
 8000584:	ea01 0205 	and.w	r2, r1, r5
    and     r9, r1, r9              //Exec z17 = t41 & y8; into r9
 8000588:	ea01 0909 	and.w	r9, r1, r9
    str     r9, [sp, #16]           //Store r9/z17 on stack
 800058c:	f8cd 9010 	str.w	r9, [sp, #16]
    eor     r5, r12, r3             //Exec t44 = t33 ^ t37; into r5
 8000590:	ea8c 0503 	eor.w	r5, ip, r3
    ldr     r9, [sp, #28]           //Load y15 into r9
 8000594:	f8dd 901c 	ldr.w	r9, [sp, #28]
    ldr.w   r7, [sp, #44]           //Load y12 into r7
 8000598:	f8dd 702c 	ldr.w	r7, [sp, #44]	@ 0x2c
    and     r9, r5, r9              //Exec z0 = t44 & y15; into r9
 800059c:	ea05 0909 	and.w	r9, r5, r9
    and     r7, r5, r7              //Exec z9 = t44 & y12; into r7
 80005a0:	ea05 0707 	and.w	r7, r5, r7
    and     r0, r3, r0              //Exec z10 = t37 & y3; into r0
 80005a4:	ea03 0000 	and.w	r0, r3, r0
    and     r3, r3, r11             //Exec z1 = t37 & y6; into r3
 80005a8:	ea03 030b 	and.w	r3, r3, fp
    eor     r3, r3, r9              //Exec tc5 = z1 ^ z0; into r3
 80005ac:	ea83 0309 	eor.w	r3, r3, r9
    eor     r3, r6, r3              //Exec tc11 = tc6 ^ tc5; into r3
 80005b0:	ea86 0303 	eor.w	r3, r6, r3
    ldr     r11, [sp, #32]          //Load y4 into r11
 80005b4:	f8dd b020 	ldr.w	fp, [sp, #32]
    ldr.w   r5, [sp, #20]           //Load y17 into r5
 80005b8:	f8dd 5014 	ldr.w	r5, [sp, #20]
    and     r11, r12, r11           //Exec z11 = t33 & y4; into r11
 80005bc:	ea0c 0b0b 	and.w	fp, ip, fp
    eor     r14, r14, r12           //Exec t42 = t29 ^ t33; into r14
 80005c0:	ea8e 0e0c 	eor.w	lr, lr, ip
    eor     r1, r14, r1             //Exec t45 = t42 ^ t41; into r1
 80005c4:	ea8e 0101 	eor.w	r1, lr, r1
    and     r5, r1, r5              //Exec z7 = t45 & y17; into r5
 80005c8:	ea01 0505 	and.w	r5, r1, r5
    eor     r6, r5, r6              //Exec tc8 = z7 ^ tc6; into r6
 80005cc:	ea85 0606 	eor.w	r6, r5, r6
    ldr     r5, [sp, #24]           //Load y14 into r5
 80005d0:	9d06      	ldr	r5, [sp, #24]
    str     r4, [sp, #32]           //Store r4/z14 on stack
 80005d2:	9408      	str	r4, [sp, #32]
    and     r1, r1, r5              //Exec z16 = t45 & y14; into r1
 80005d4:	ea01 0105 	and.w	r1, r1, r5
    ldr     r5, [sp, #12]           //Load y11 into r5
 80005d8:	9d03      	ldr	r5, [sp, #12]
    ldr     r4, [sp, #36]           //Load y9 into r4
 80005da:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    and     r5, r14, r5             //Exec z6 = t42 & y11; into r5
 80005dc:	ea0e 0505 	and.w	r5, lr, r5
    eor     r5, r5, r6              //Exec tc16 = z6 ^ tc8; into r5
 80005e0:	ea85 0506 	eor.w	r5, r5, r6
    and     r4, r14, r4             //Exec z15 = t42 & y9; into r4
 80005e4:	ea0e 0404 	and.w	r4, lr, r4
    eor     r14, r4, r5             //Exec tc20 = z15 ^ tc16; into r14
 80005e8:	ea84 0e05 	eor.w	lr, r4, r5
    eor     r4, r4, r1              //Exec tc1 = z15 ^ z16; into r4
 80005ec:	ea84 0401 	eor.w	r4, r4, r1
    eor     r1, r0, r4              //Exec tc2 = z10 ^ tc1; into r1
 80005f0:	ea80 0104 	eor.w	r1, r0, r4
    eor     r0, r1, r11             //Exec tc21 = tc2 ^ z11; into r0
 80005f4:	ea81 000b 	eor.w	r0, r1, fp
    eor     r7, r7, r1              //Exec tc3 = z9 ^ tc2; into r7
 80005f8:	ea87 0701 	eor.w	r7, r7, r1
    eor     r1, r7, r5              //Exec S0 = tc3 ^ tc16; into r1
 80005fc:	ea87 0105 	eor.w	r1, r7, r5
    eor     r7, r7, r3              //Exec S3 = tc3 ^ tc11; into r7
 8000600:	ea87 0703 	eor.w	r7, r7, r3
    eor     r3, r7, r5              //Exec S1 = S3 ^ tc16 ^ 1; into r3
 8000604:	ea87 0305 	eor.w	r3, r7, r5
    eor     r11, r10, r4            //Exec tc13 = z13 ^ tc1; into r11
 8000608:	ea8a 0b04 	eor.w	fp, sl, r4
    ldr.w   r4, [sp, #0]            //Load U7 into r4
 800060c:	f8dd 4000 	ldr.w	r4, [sp]
    and     r12, r12, r4            //Exec z2 = t33 & U7; into r12
 8000610:	ea0c 0c04 	and.w	ip, ip, r4
    eor     r9, r9, r12             //Exec tc4 = z0 ^ z2; into r9
 8000614:	ea89 090c 	eor.w	r9, r9, ip
    eor     r12, r8, r9             //Exec tc7 = z12 ^ tc4; into r12
 8000618:	ea88 0c09 	eor.w	ip, r8, r9
    eor     r2, r2, r12             //Exec tc9 = z8 ^ tc7; into r2
 800061c:	ea82 020c 	eor.w	r2, r2, ip
    eor     r2, r6, r2              //Exec tc10 = tc8 ^ tc9; into r2
 8000620:	ea86 0202 	eor.w	r2, r6, r2
    ldr.w   r4, [sp, #32]           //Load z14 into r4
 8000624:	f8dd 4020 	ldr.w	r4, [sp, #32]
    eor     r12, r4, r2             //Exec tc17 = z14 ^ tc10; into r12
 8000628:	ea84 0c02 	eor.w	ip, r4, r2
    eor     r0, r0, r12             //Exec S5 = tc21 ^ tc17; into r0
 800062c:	ea80 000c 	eor.w	r0, r0, ip
    eor     r6, r12, r14            //Exec tc26 = tc17 ^ tc20; into r6
 8000630:	ea8c 060e 	eor.w	r6, ip, lr
    ldr.w   r4, [sp, #16]           //Load z17 into r4
 8000634:	f8dd 4010 	ldr.w	r4, [sp, #16]
    ldr     r12, [sp, #40]          //Load tc12 into r12
 8000638:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
    eor     r6, r6, r4              //Exec S2 = tc26 ^ z17 ^ 1; into r6
 800063c:	ea86 0604 	eor.w	r6, r6, r4
    eor     r12, r9, r12            //Exec tc14 = tc4 ^ tc12; into r12
 8000640:	ea89 0c0c 	eor.w	ip, r9, ip
    eor     r14, r11, r12           //Exec tc18 = tc13 ^ tc14; into r14
 8000644:	ea8b 0e0c 	eor.w	lr, fp, ip
    eor     r2, r2, r14             //Exec S6 = tc10 ^ tc18 ^ 1; into r2
 8000648:	ea82 020e 	eor.w	r2, r2, lr
    eor     r11, r8, r14            //Exec S7 = z12 ^ tc18 ^ 1; into r11
 800064c:	ea88 0b0e 	eor.w	fp, r8, lr
    ldr     r14, [sp, #52]          // restore link register
 8000650:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    eor     r8, r12, r7             //Exec S4 = tc14 ^ S3; into r8
 8000654:	ea8c 0807 	eor.w	r8, ip, r7
    bx      lr
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <mixcolumns_0>:
* For fully-fixsliced implementations, it is used for rounds i s.t. (i%4) == 0.
* For semi-fixsliced implementations, it is used for rounds i s.t. (i%2) == 0.
******************************************************************************/
.align 2
mixcolumns_0:
    str     r14, [sp, #52]          // store link register
 800065c:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r12, #0x0303
 8000660:	f240 3c03 	movw	ip, #771	@ 0x303
    movt    r12, #0x0303
 8000664:	f2c0 3c03 	movt	ip, #771	@ 0x303
    mc_0_2  r12, 6, 2, 26, 18
 8000668:	ea0c 1e91 	and.w	lr, ip, r1, lsr #6
 800066c:	ea21 09bc 	bic.w	r9, r1, ip, ror #2
 8000670:	ea4e 0e89 	orr.w	lr, lr, r9, lsl #2
 8000674:	ea81 243e 	eor.w	r4, r1, lr, ror #8
 8000678:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800067c:	f6c0 710f 	movt	r1, #3855	@ 0xf0f
 8000680:	ea0c 159b 	and.w	r5, ip, fp, lsr #6
 8000684:	ea2b 09bc 	bic.w	r9, fp, ip, ror #2
 8000688:	ea45 0589 	orr.w	r5, r5, r9, lsl #2
 800068c:	ea8b 2a35 	eor.w	sl, fp, r5, ror #8
 8000690:	ea01 1b1a 	and.w	fp, r1, sl, lsr #4
 8000694:	ea2a 1931 	bic.w	r9, sl, r1, ror #4
 8000698:	ea4b 1b09 	orr.w	fp, fp, r9, lsl #4
 800069c:	ea84 4b3b 	eor.w	fp, r4, fp, ror #16
 80006a0:	ea8b 2b35 	eor.w	fp, fp, r5, ror #8
 80006a4:	ea0c 1592 	and.w	r5, ip, r2, lsr #6
 80006a8:	ea22 09bc 	bic.w	r9, r2, ip, ror #2
 80006ac:	ea45 0589 	orr.w	r5, r5, r9, lsl #2
 80006b0:	ea82 2235 	eor.w	r2, r2, r5, ror #8
 80006b4:	ea8a 2a35 	eor.w	sl, sl, r5, ror #8
 80006b8:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 80006bc:	ea22 1931 	bic.w	r9, r2, r1, ror #4
 80006c0:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
 80006c4:	ea8a 4a35 	eor.w	sl, sl, r5, ror #16
 80006c8:	ea8a 0a04 	eor.w	sl, sl, r4
 80006cc:	ea0c 1590 	and.w	r5, ip, r0, lsr #6
 80006d0:	ea20 09bc 	bic.w	r9, r0, ip, ror #2
 80006d4:	ea45 0589 	orr.w	r5, r5, r9, lsl #2
 80006d8:	ea80 2035 	eor.w	r0, r0, r5, ror #8
 80006dc:	ea82 2935 	eor.w	r9, r2, r5, ror #8
 80006e0:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 80006e4:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 80006e8:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 80006ec:	ea89 4935 	eor.w	r9, r9, r5, ror #16
 80006f0:	ea0c 1598 	and.w	r5, ip, r8, lsr #6
 80006f4:	ea28 02bc 	bic.w	r2, r8, ip, ror #2
 80006f8:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
 80006fc:	ea88 2235 	eor.w	r2, r8, r5, ror #8
 8000700:	ea80 2835 	eor.w	r8, r0, r5, ror #8
 8000704:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 8000708:	ea22 1031 	bic.w	r0, r2, r1, ror #4
 800070c:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
 8000710:	ea88 4835 	eor.w	r8, r8, r5, ror #16
 8000714:	ea88 0804 	eor.w	r8, r8, r4
 8000718:	ea0c 1597 	and.w	r5, ip, r7, lsr #6
 800071c:	ea27 00bc 	bic.w	r0, r7, ip, ror #2
 8000720:	ea45 0580 	orr.w	r5, r5, r0, lsl #2
 8000724:	ea87 2035 	eor.w	r0, r7, r5, ror #8
 8000728:	ea82 2735 	eor.w	r7, r2, r5, ror #8
 800072c:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 8000730:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 8000734:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 8000738:	ea87 4735 	eor.w	r7, r7, r5, ror #16
 800073c:	ea87 0704 	eor.w	r7, r7, r4
 8000740:	ea0c 1596 	and.w	r5, ip, r6, lsr #6
 8000744:	ea26 02bc 	bic.w	r2, r6, ip, ror #2
 8000748:	ea45 0582 	orr.w	r5, r5, r2, lsl #2
 800074c:	ea86 2235 	eor.w	r2, r6, r5, ror #8
 8000750:	ea80 2635 	eor.w	r6, r0, r5, ror #8
 8000754:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 8000758:	ea22 1031 	bic.w	r0, r2, r1, ror #4
 800075c:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
 8000760:	ea86 4635 	eor.w	r6, r6, r5, ror #16
 8000764:	ea0c 1593 	and.w	r5, ip, r3, lsr #6
 8000768:	ea23 00bc 	bic.w	r0, r3, ip, ror #2
 800076c:	ea45 0580 	orr.w	r5, r5, r0, lsl #2
 8000770:	ea83 2035 	eor.w	r0, r3, r5, ror #8
 8000774:	ea82 2335 	eor.w	r3, r2, r5, ror #8
 8000778:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 800077c:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 8000780:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 8000784:	ea83 4535 	eor.w	r5, r3, r5, ror #16
 8000788:	ea80 2e3e 	eor.w	lr, r0, lr, ror #8
 800078c:	ea01 1014 	and.w	r0, r1, r4, lsr #4
 8000790:	ea24 1231 	bic.w	r2, r4, r1, ror #4
 8000794:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8000798:	ea8e 4430 	eor.w	r4, lr, r0, ror #16
    ldr     r14, [sp, #52]          // restore link register
 800079c:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    bx      lr
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop

080007a4 <mixcolumns_1>:
* Computation of the MixColumns transformation in the fixsliced representation.
* For fully-fixsliced implementations only, for round i s.t. (i%4) == 1.
******************************************************************************/
.align 2
mixcolumns_1:
    str     r14, [sp, #52]          // store link register
 80007a4:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r14, #0x0f0f
 80007a8:	f640 7e0f 	movw	lr, #3855	@ 0xf0f
    movt    r14, #0x0f0f            // r14<- 0x0f0f0f0f (mask for BYTE_ROR_4)
 80007ac:	f6c0 7e0f 	movt	lr, #3855	@ 0xf0f
    and     r5, r14, r1, lsr #4     // r5 <- (S0 >> 4) & 0x0f0f0f0f
 80007b0:	ea0e 1511 	and.w	r5, lr, r1, lsr #4
    and     r9, r14, r1             // r9 <- S0 & 0x0f0f0f0f
 80007b4:	ea0e 0901 	and.w	r9, lr, r1
    orr     r5, r5, r9, lsl #4      // r5 <- BYTE_ROR_4(S0)
 80007b8:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
    eor     r4, r1, r5, ror #8      // r4 <- S0 ^ (BYTE_ROR_4(S0) >>> 8)
 80007bc:	ea81 2435 	eor.w	r4, r1, r5, ror #8
    mov.w   r1, r5, ror #8          // r1 <- (BYTE_ROR_4(S0) >>> 8)
 80007c0:	ea4f 2135 	mov.w	r1, r5, ror #8
    and     r5, r14, r11, lsr #4    // r5 <- (S7 >> 4) & 0x0f0f0f0f
 80007c4:	ea0e 151b 	and.w	r5, lr, fp, lsr #4
    and     r9, r14, r11            // r9 <- S7 & 0x0f0f0f0f
 80007c8:	ea0e 090b 	and.w	r9, lr, fp
    orr     r5, r5, r9, lsl #4      // r5 <- BYTE_ROR_4(S7)
 80007cc:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
    eor     r12, r11, r5, ror #8    // r12<- S7 ^ (BYTE_ROR_4(S7) >>> 8)
 80007d0:	ea8b 2c35 	eor.w	ip, fp, r5, ror #8
    eor     r10, r4, r12            // r10<- r4 ^ r12
 80007d4:	ea84 0a0c 	eor.w	sl, r4, ip
    eor     r11, r10                // r11<- S7 ^ r4 ^ r12
 80007d8:	ea8b 0b0a 	eor.w	fp, fp, sl
    eor     r11, r11, r12, ror #16  // r11<- r11 ^ (r12 >>> 16)
 80007dc:	ea8b 4b3c 	eor.w	fp, fp, ip, ror #16
    and     r5, r14, r2, lsr #4     // r5 <- (S6 >> 4) & 0x0f0f0f0f
 80007e0:	ea0e 1512 	and.w	r5, lr, r2, lsr #4
    and     r9, r14, r2             // r9 <- S6 & 0x0f0f0f0f
 80007e4:	ea0e 0902 	and.w	r9, lr, r2
    orr     r5, r5, r9, lsl #4      // r5 <- BYTE_ROR_4(S6)
 80007e8:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
    eor     r10, r10, r5, ror #8    // r10<- r10 ^ (BYTE_ROR_4(S6) >>> 8)
 80007ec:	ea8a 2a35 	eor.w	sl, sl, r5, ror #8
    eor     r12, r2, r5, ror #8     // r12<- S6 ^ (BYTE_ROR_4(S6) >>> 8)
 80007f0:	ea82 2c35 	eor.w	ip, r2, r5, ror #8
    eor     r10, r10, r12, ror #16  // r10<- r10 ^ (r12 >>> 16)
 80007f4:	ea8a 4a3c 	eor.w	sl, sl, ip, ror #16
    and     r5, r14, r0, lsr #4     // r5 <- (S5 >> 4) & 0x0f0f0f0f
 80007f8:	ea0e 1510 	and.w	r5, lr, r0, lsr #4
    and     r9, r14, r0             // r9 <- S5 & 0x0f0f0f0f
 80007fc:	ea0e 0900 	and.w	r9, lr, r0
    orr     r5, r5, r9, lsl #4      // r5 <- BYTE_ROR_4(S5)
 8000800:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
    eor     r9, r12, r5, ror #8     // r9 <- r12 ^ (BYTE_ROR_4(S5) >>> 8)
 8000804:	ea8c 2935 	eor.w	r9, ip, r5, ror #8
    eor     r12, r0, r5, ror #8     // r12<- S5 ^ (BYTE_ROR_4(S5) >>> 8)
 8000808:	ea80 2c35 	eor.w	ip, r0, r5, ror #8
    eor     r9, r9, r12, ror #16    // r9 <- (r9 ^ r12 >>> 16)
 800080c:	ea89 493c 	eor.w	r9, r9, ip, ror #16
    eor     r0, r4, r12             // r0 <- r12 ^ S0 ^ (BYTE_ROR_4(S0) >>> 8)
 8000810:	ea84 000c 	eor.w	r0, r4, ip
    and     r5, r14, r8, lsr #4     // r5 <- (S4 >> 4) & 0x0f0f0f0f
 8000814:	ea0e 1518 	and.w	r5, lr, r8, lsr #4
    and     r2, r14, r8             // r2 <- S4 & 0x0f0f0f0f
 8000818:	ea0e 0208 	and.w	r2, lr, r8
    orr     r2, r5, r2, lsl #4      // r2 <- BYTE_ROR_4(S4)
 800081c:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
    eor     r0, r0, r2, ror #8      // r0 <- r0 ^ (BYTE_ROR_4(S4) >>> 8)
 8000820:	ea80 2032 	eor.w	r0, r0, r2, ror #8
    eor     r2, r8, r2, ror #8      // r2 <- S4 ^ (BYTE_ROR_4(S4) >>> 8)
 8000824:	ea88 2232 	eor.w	r2, r8, r2, ror #8
    eor     r8, r0, r2, ror #16     // r8 <- r0 ^ (r2 >>> 16)
 8000828:	ea80 4832 	eor.w	r8, r0, r2, ror #16
    eor     r2, r4                  // r2 <- r2 ^ S0 ^ (BYTE_ROR_4(S0) >>> 8)
 800082c:	ea82 0204 	eor.w	r2, r2, r4
    and     r5, r14, r7, lsr #4     // r5 <- (S3 >> 4) & 0x0f0f0f0f
 8000830:	ea0e 1517 	and.w	r5, lr, r7, lsr #4
    and     r0, r14, r7             // r0 <- S3 & 0x0f0f0f0f
 8000834:	ea0e 0007 	and.w	r0, lr, r7
    orr     r0, r5, r0, lsl #4      // r0 <- BYTE_ROR_4(S3)
 8000838:	ea45 1000 	orr.w	r0, r5, r0, lsl #4
    eor     r2, r2, r0, ror #8      // r2 <- r2 ^ (BYTE_ROR_4(S3) >>> 8)
 800083c:	ea82 2230 	eor.w	r2, r2, r0, ror #8
    eor     r0, r7, r0, ror #8      // r0 <- S3 ^ (BYTE_ROR_4(S3) >>> 8)
 8000840:	ea87 2030 	eor.w	r0, r7, r0, ror #8
    eor     r7, r2, r0, ror #16     // r7 <- r2 ^ (r0 >>> 16)
 8000844:	ea82 4730 	eor.w	r7, r2, r0, ror #16
    and     r5, r14, r6, lsr #4     // r5 <- (S2 >> 4) & 0x0f0f0f0f
 8000848:	ea0e 1516 	and.w	r5, lr, r6, lsr #4
    and     r2, r14, r6             // r2 <- S2 & 0x0f0f0f0f
 800084c:	ea0e 0206 	and.w	r2, lr, r6
    orr     r2, r5, r2, lsl #4      // r2 <- BYTE_ROR_4(S2)
 8000850:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
    eor     r0, r0, r2, ror #8      // r0 <- r0 ^ (BYTE_ROR_4(S2) >>> 8)
 8000854:	ea80 2032 	eor.w	r0, r0, r2, ror #8
    eor     r2, r6, r2, ror #8      // r2 <- S2 ^ (BYTE_ROR_4(S2) >>> 8)
 8000858:	ea86 2232 	eor.w	r2, r6, r2, ror #8
    eor     r6, r0, r2, ror #16     // r6 <- r0 ^ (r2 >>> 16)
 800085c:	ea80 4632 	eor.w	r6, r0, r2, ror #16
    and     r5, r14, r3, lsr #4     // r5 <- (S1 >> 4) & 0x0f0f0f0f
 8000860:	ea0e 1513 	and.w	r5, lr, r3, lsr #4
    and     r0, r14, r3             // r0 <- S1 & 0x0f0f0f0f
 8000864:	ea0e 0003 	and.w	r0, lr, r3
    orr     r0, r5, r0, lsl #4      // r0 <- BYTE_ROR_4(S1)
 8000868:	ea45 1000 	orr.w	r0, r5, r0, lsl #4
    ldr     r14, [sp, #52]          // restore link register
 800086c:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    eor     r2, r2, r0, ror #8      // r2 <- r2 ^ (BYTE_ROR_4(S1) >>> 8)
 8000870:	ea82 2230 	eor.w	r2, r2, r0, ror #8
    eor     r0, r3, r0, ror #8      // r0 <- S1 ^ (BYTE_ROR_4(S1) >>> 8)
 8000874:	ea83 2030 	eor.w	r0, r3, r0, ror #8
    eor     r5, r2, r0, ror #16     // r5 <- r2 <- (r0 >>> 16)
 8000878:	ea82 4530 	eor.w	r5, r2, r0, ror #16
    eor     r1, r0, r1              // r1 <- r0 ^ BYTE_ROR_4(S0) >>> 8
 800087c:	ea80 0101 	eor.w	r1, r0, r1
    eor     r4, r1, r4, ror #16     // r4 <- r4 ^ (r0 >>> 16)
 8000880:	ea81 4434 	eor.w	r4, r1, r4, ror #16
    bx      lr
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop

08000888 <mixcolumns_2>:
* Computation of the MixColumns transformation in the fixsliced representation.
* For fully-fixsliced implementations only, for rounds i s.t. (i%4) == 2.
******************************************************************************/
.align 2
mixcolumns_2:
    str     r14, [sp, #52]          // store link register
 8000888:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r12, #0x3f3f
 800088c:	f643 7c3f 	movw	ip, #16191	@ 0x3f3f
    movt    r12, #0x3f3f
 8000890:	f6c3 7c3f 	movt	ip, #16191	@ 0x3f3f
    mc_0_2  r12, 2, 6, 30, 22
 8000894:	ea0c 0e91 	and.w	lr, ip, r1, lsr #2
 8000898:	ea21 19bc 	bic.w	r9, r1, ip, ror #6
 800089c:	ea4e 1e89 	orr.w	lr, lr, r9, lsl #6
 80008a0:	ea81 243e 	eor.w	r4, r1, lr, ror #8
 80008a4:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80008a8:	f6c0 710f 	movt	r1, #3855	@ 0xf0f
 80008ac:	ea0c 059b 	and.w	r5, ip, fp, lsr #2
 80008b0:	ea2b 19bc 	bic.w	r9, fp, ip, ror #6
 80008b4:	ea45 1589 	orr.w	r5, r5, r9, lsl #6
 80008b8:	ea8b 2a35 	eor.w	sl, fp, r5, ror #8
 80008bc:	ea01 1b1a 	and.w	fp, r1, sl, lsr #4
 80008c0:	ea2a 1931 	bic.w	r9, sl, r1, ror #4
 80008c4:	ea4b 1b09 	orr.w	fp, fp, r9, lsl #4
 80008c8:	ea84 4b3b 	eor.w	fp, r4, fp, ror #16
 80008cc:	ea8b 2b35 	eor.w	fp, fp, r5, ror #8
 80008d0:	ea0c 0592 	and.w	r5, ip, r2, lsr #2
 80008d4:	ea22 19bc 	bic.w	r9, r2, ip, ror #6
 80008d8:	ea45 1589 	orr.w	r5, r5, r9, lsl #6
 80008dc:	ea82 2235 	eor.w	r2, r2, r5, ror #8
 80008e0:	ea8a 2a35 	eor.w	sl, sl, r5, ror #8
 80008e4:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 80008e8:	ea22 1931 	bic.w	r9, r2, r1, ror #4
 80008ec:	ea45 1509 	orr.w	r5, r5, r9, lsl #4
 80008f0:	ea8a 4a35 	eor.w	sl, sl, r5, ror #16
 80008f4:	ea8a 0a04 	eor.w	sl, sl, r4
 80008f8:	ea0c 0590 	and.w	r5, ip, r0, lsr #2
 80008fc:	ea20 19bc 	bic.w	r9, r0, ip, ror #6
 8000900:	ea45 1589 	orr.w	r5, r5, r9, lsl #6
 8000904:	ea80 2035 	eor.w	r0, r0, r5, ror #8
 8000908:	ea82 2935 	eor.w	r9, r2, r5, ror #8
 800090c:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 8000910:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 8000914:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 8000918:	ea89 4935 	eor.w	r9, r9, r5, ror #16
 800091c:	ea0c 0598 	and.w	r5, ip, r8, lsr #2
 8000920:	ea28 12bc 	bic.w	r2, r8, ip, ror #6
 8000924:	ea45 1582 	orr.w	r5, r5, r2, lsl #6
 8000928:	ea88 2235 	eor.w	r2, r8, r5, ror #8
 800092c:	ea80 2835 	eor.w	r8, r0, r5, ror #8
 8000930:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 8000934:	ea22 1031 	bic.w	r0, r2, r1, ror #4
 8000938:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
 800093c:	ea88 4835 	eor.w	r8, r8, r5, ror #16
 8000940:	ea88 0804 	eor.w	r8, r8, r4
 8000944:	ea0c 0597 	and.w	r5, ip, r7, lsr #2
 8000948:	ea27 10bc 	bic.w	r0, r7, ip, ror #6
 800094c:	ea45 1580 	orr.w	r5, r5, r0, lsl #6
 8000950:	ea87 2035 	eor.w	r0, r7, r5, ror #8
 8000954:	ea82 2735 	eor.w	r7, r2, r5, ror #8
 8000958:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 800095c:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 8000960:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 8000964:	ea87 4735 	eor.w	r7, r7, r5, ror #16
 8000968:	ea87 0704 	eor.w	r7, r7, r4
 800096c:	ea0c 0596 	and.w	r5, ip, r6, lsr #2
 8000970:	ea26 12bc 	bic.w	r2, r6, ip, ror #6
 8000974:	ea45 1582 	orr.w	r5, r5, r2, lsl #6
 8000978:	ea86 2235 	eor.w	r2, r6, r5, ror #8
 800097c:	ea80 2635 	eor.w	r6, r0, r5, ror #8
 8000980:	ea01 1512 	and.w	r5, r1, r2, lsr #4
 8000984:	ea22 1031 	bic.w	r0, r2, r1, ror #4
 8000988:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
 800098c:	ea86 4635 	eor.w	r6, r6, r5, ror #16
 8000990:	ea0c 0593 	and.w	r5, ip, r3, lsr #2
 8000994:	ea23 10bc 	bic.w	r0, r3, ip, ror #6
 8000998:	ea45 1580 	orr.w	r5, r5, r0, lsl #6
 800099c:	ea83 2035 	eor.w	r0, r3, r5, ror #8
 80009a0:	ea82 2335 	eor.w	r3, r2, r5, ror #8
 80009a4:	ea01 1510 	and.w	r5, r1, r0, lsr #4
 80009a8:	ea20 1231 	bic.w	r2, r0, r1, ror #4
 80009ac:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
 80009b0:	ea83 4535 	eor.w	r5, r3, r5, ror #16
 80009b4:	ea80 2e3e 	eor.w	lr, r0, lr, ror #8
 80009b8:	ea01 1014 	and.w	r0, r1, r4, lsr #4
 80009bc:	ea24 1231 	bic.w	r2, r4, r1, ror #4
 80009c0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80009c4:	ea8e 4430 	eor.w	r4, lr, r0, ror #16
    ldr     r14, [sp, #52]          // restore link register
 80009c8:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    bx      lr
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <mixcolumns_3>:
* For semi-fixsliced implementations, it is used for rounds i s.t. (i%2) == 1.
* Based on KÃ¤sper-Schwabe, similar to https://github.com/Ko-/aes-armcortexm.
******************************************************************************/
.align 2
mixcolumns_3:
    eor     r12, r11, r11, ror #8   // r12<- S7 ^ (S7 >>> 8)
 80009d0:	ea8b 2c3b 	eor.w	ip, fp, fp, ror #8
    eor     r4, r1, r1, ror #8      // r4 <- S0 ^ (S0 >>> 8)
 80009d4:	ea81 2431 	eor.w	r4, r1, r1, ror #8
    eor     r11, r4, r11, ror #8    // r11<- S0 ^ (S0 >>> 8) ^ (S7 >>> 8)
 80009d8:	ea84 2b3b 	eor.w	fp, r4, fp, ror #8
    eor     r11, r11, r12, ror #16  // r11<- r11 ^ (S7 >>> 16) ^ (S7 >>> 24)
 80009dc:	ea8b 4b3c 	eor.w	fp, fp, ip, ror #16
    eor     r10, r12, r2, ror #8    // r10<- S7 ^ (S7 >>> 8) ^ (S6 >>> 8)
 80009e0:	ea8c 2a32 	eor.w	sl, ip, r2, ror #8
    eor     r12, r2, r2, ror #8     // r12<- S6 ^ (S6 >>> 8)
 80009e4:	ea82 2c32 	eor.w	ip, r2, r2, ror #8
    eor     r10, r10, r12, ror #16  // r10<- r10 ^ (S6 >>> 16) ^ (S6 >>> 24)
 80009e8:	ea8a 4a3c 	eor.w	sl, sl, ip, ror #16
    eor     r10, r4                 // r10<- r10 ^ S0 ^ (S0 >>> 8)
 80009ec:	ea8a 0a04 	eor.w	sl, sl, r4
    eor     r9, r12, r0, ror #8     // r9 <- S6 ^ (S6 >>> 8) ^ (S5 >>> 8)
 80009f0:	ea8c 2930 	eor.w	r9, ip, r0, ror #8
    eor     r12, r0, r0, ror #8     // r12<- S5 ^ (S5 >>> 8)
 80009f4:	ea80 2c30 	eor.w	ip, r0, r0, ror #8
    eor     r9, r9, r12, ror #16    // r9 <- r9 ^ (S5 >>> 16) ^ (S5 >>> 24)
 80009f8:	ea89 493c 	eor.w	r9, r9, ip, ror #16
    eor     r2, r8, r8, ror #8      // r2 <- S4 ^ (S4 >>> 8)
 80009fc:	ea88 2238 	eor.w	r2, r8, r8, ror #8
    eor     r8, r12, r8, ror #8     // r8 <- S5 ^ (S5 >>> 8) ^ (S4 >>> 8)
 8000a00:	ea8c 2838 	eor.w	r8, ip, r8, ror #8
    eor     r8, r4                  // r8 <- r8 ^ S0 ^ (S0 >>> 8)
 8000a04:	ea88 0804 	eor.w	r8, r8, r4
    eor     r8, r8, r2, ror #16     // r8 <- r8 ^ (S4 >>> 16) ^ (S4 >>> 24)
 8000a08:	ea88 4832 	eor.w	r8, r8, r2, ror #16
    eor     r12, r7, r7, ror #8     // r12<- S3 ^ (S3 >>> 8)
 8000a0c:	ea87 2c37 	eor.w	ip, r7, r7, ror #8
    eor     r7, r2, r7, ror #8      // r7 <- S4 ^ (S4 >>> 8) ^ (S3 >>> 8)
 8000a10:	ea82 2737 	eor.w	r7, r2, r7, ror #8
    eor     r7, r4                  // r7 <- r7 ^ S0 ^ (S0 >>> 8)
 8000a14:	ea87 0704 	eor.w	r7, r7, r4
    eor     r7, r7, r12, ror #16    // r7 <- r7 ^ (S3 >>> 16) ^ (S3 >>> 24)
 8000a18:	ea87 473c 	eor.w	r7, r7, ip, ror #16
    eor     r2, r6, r6, ror #8      // r2 <- S2 ^ (S2 >>> 8)
 8000a1c:	ea86 2236 	eor.w	r2, r6, r6, ror #8
    eor     r6, r12, r6, ror #8     // r6 <- S3 ^ (S3 >>> 8) ^ (S2 >>> 8)
 8000a20:	ea8c 2636 	eor.w	r6, ip, r6, ror #8
    eor     r6, r6, r2, ror #16     // r6 <- r6 ^ (S2 >>> 16) ^ (S2 >>> 24)
 8000a24:	ea86 4632 	eor.w	r6, r6, r2, ror #16
    eor     r12, r3, r3, ror #8     // r12<- S1 ^ (S1 >>> 8)
 8000a28:	ea83 2c33 	eor.w	ip, r3, r3, ror #8
    eor     r5, r2, r3, ror #8      // r5 <- S2 ^ (S2 >>> 8) ^ (S1 >>> 8)
 8000a2c:	ea82 2533 	eor.w	r5, r2, r3, ror #8
    eor     r5, r5, r12, ror #16    // r5 <- r5 ^ (S1 >>> 16) ^ (S1 >>> 24)
 8000a30:	ea85 453c 	eor.w	r5, r5, ip, ror #16
    eor     r4, r12, r4, ror #16    // r4 <- S1 ^ (S1 >>> 8) ^ (r4 >>> 16)
 8000a34:	ea8c 4434 	eor.w	r4, ip, r4, ror #16
    eor     r4, r4, r1, ror #8      // r4 <- r4 ^ (S0 >>> 8)
 8000a38:	ea84 2431 	eor.w	r4, r4, r1, ror #8
    bx      lr
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <double_shiftrows>:
/******************************************************************************
* Applies the ShiftRows transformation twice (i.e. SR^2) on the internal state.
******************************************************************************/
.align 2
double_shiftrows:
    movw    r10, #0x0f00
 8000a40:	f640 7a00 	movw	sl, #3840	@ 0xf00
    movt    r10, #0x0f00            // r10<- 0x0f000f00 (mask)
 8000a44:	f6c0 7a00 	movt	sl, #3840	@ 0xf00
    swpmv   r0, r0, r0, r0, r10, #4, r12
 8000a48:	ea80 1c10 	eor.w	ip, r0, r0, lsr #4
 8000a4c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000a50:	ea80 000c 	eor.w	r0, r0, ip
 8000a54:	ea80 100c 	eor.w	r0, r0, ip, lsl #4
    swpmv   r1, r1, r1, r1, r10, #4, r12
 8000a58:	ea81 1c11 	eor.w	ip, r1, r1, lsr #4
 8000a5c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000a60:	ea81 010c 	eor.w	r1, r1, ip
 8000a64:	ea81 110c 	eor.w	r1, r1, ip, lsl #4
    swpmv   r2, r2, r2, r2, r10, #4, r12
 8000a68:	ea82 1c12 	eor.w	ip, r2, r2, lsr #4
 8000a6c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000a70:	ea82 020c 	eor.w	r2, r2, ip
 8000a74:	ea82 120c 	eor.w	r2, r2, ip, lsl #4
    swpmv   r3, r3, r3, r3, r10, #4, r12
 8000a78:	ea83 1c13 	eor.w	ip, r3, r3, lsr #4
 8000a7c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000a80:	ea83 030c 	eor.w	r3, r3, ip
 8000a84:	ea83 130c 	eor.w	r3, r3, ip, lsl #4
    swpmv   r6, r6, r6, r6, r10, #4, r12
 8000a88:	ea86 1c16 	eor.w	ip, r6, r6, lsr #4
 8000a8c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000a90:	ea86 060c 	eor.w	r6, r6, ip
 8000a94:	ea86 160c 	eor.w	r6, r6, ip, lsl #4
    swpmv   r7, r7, r7, r7, r10, #4, r12
 8000a98:	ea87 1c17 	eor.w	ip, r7, r7, lsr #4
 8000a9c:	ea0c 0c0a 	and.w	ip, ip, sl
 8000aa0:	ea87 070c 	eor.w	r7, r7, ip
 8000aa4:	ea87 170c 	eor.w	r7, r7, ip, lsl #4
    swpmv   r8, r8, r8, r8, r10, #4, r12
 8000aa8:	ea88 1c18 	eor.w	ip, r8, r8, lsr #4
 8000aac:	ea0c 0c0a 	and.w	ip, ip, sl
 8000ab0:	ea88 080c 	eor.w	r8, r8, ip
 8000ab4:	ea88 180c 	eor.w	r8, r8, ip, lsl #4
    swpmv   r11, r11, r11, r11, r10, #4, r12
 8000ab8:	ea8b 1c1b 	eor.w	ip, fp, fp, lsr #4
 8000abc:	ea0c 0c0a 	and.w	ip, ip, sl
 8000ac0:	ea8b 0b0c 	eor.w	fp, fp, ip
 8000ac4:	ea8b 1b0c 	eor.w	fp, fp, ip, lsl #4
    bx      lr
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <double_shiftrows_change>:
* Applies the ShiftRows transformation twice (i.e. SR^2) on the internal state.
******************************************************************************/
.align 2
double_shiftrows_change:
    //movw    r10, #0x0f00
    movt    r10, #0x0f00            // r10<- 0x0f000f00 (mask)
 8000acc:	f6c0 7a00 	movt	sl, #3840	@ 0xf00
    //swpmv   r0, r0, r0, r0, r10, #4, r12
    //swpmv   r1, r1, r1, r1, r10, #4, r12
    swpmv   r2, r2, r2, r2, r10, #4, r12
 8000ad0:	ea82 1c12 	eor.w	ip, r2, r2, lsr #4
 8000ad4:	ea0c 0c0a 	and.w	ip, ip, sl
 8000ad8:	ea82 020c 	eor.w	r2, r2, ip
 8000adc:	ea82 120c 	eor.w	r2, r2, ip, lsl #4

    swpmv   r6, r6, r6, r6, r10, #4, r12
    swpmv   r7, r7, r7, r7, r10, #4, r12
    swpmv   r8, r8, r8, r8, r10, #4, r12
    swpmv   r11, r11, r11, r11, r10, #4, r12*/
    bx      lr
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop

08000ae4 <aes128_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global aes128_encrypt_ffs
.type   aes128_encrypt_ffs,%function
.align 2
aes128_encrypt_ffs:
    push    {r0-r12,r14}
 8000ae4:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000ae8:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000aec:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000af0:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000af2:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000af4:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000af6:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000afa:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000afe:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000b02:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000b06:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000b0a:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000b0e:	f7ff fb7f 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000b12:	f7ff fc6d 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000b16:	f7ff fda1 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000b1a:	f7ff fc69 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000b1e:	f7ff fe41 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 2)
 8000b22:	f7ff fc65 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 2)
 8000b26:	f7ff feaf 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 3)
 8000b2a:	f7ff fc61 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000b2e:	f7ff ff4f 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8000b32:	f7ff fc5d 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 8000b36:	f7ff fd91 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 8000b3a:	f7ff fc59 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 5)
 8000b3e:	f7ff fe31 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 6)
 8000b42:	f7ff fc55 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 6)
 8000b46:	f7ff fe9f 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 7)
 8000b4a:	f7ff fc51 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 7)
 8000b4e:	f7ff ff3f 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 8)
 8000b52:	f7ff fc4d 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 8)
 8000b56:	f7ff fd81 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 9)
 8000b5a:	f7ff fc49 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000b5e:	f7ff ff6f 	bl	8000a40 <double_shiftrows>
    ldr     r14, [sp, #48]          // ---------------------------------------
 8000b62:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
    ldmia   r14!, {r4,r5,r10,r12}   // 
 8000b66:	e8be 1430 	ldmia.w	lr!, {r4, r5, sl, ip}
    eor     r4, r1                  // 
 8000b6a:	ea84 0401 	eor.w	r4, r4, r1
    eor     r5, r3                  // 
 8000b6e:	ea85 0503 	eor.w	r5, r5, r3
    eor     r6, r10                 // 
 8000b72:	ea86 060a 	eor.w	r6, r6, sl
    eor     r7, r12                 //  Last add_round_key
 8000b76:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r14!, {r1,r3,r10,r12}   // 
 8000b7a:	e8be 140a 	ldmia.w	lr!, {r1, r3, sl, ip}
    eor     r8, r1                  // 
 8000b7e:	ea88 0801 	eor.w	r8, r8, r1
    eor     r9, r0, r3              // 
 8000b82:	ea80 0903 	eor.w	r9, r0, r3
    eor     r10, r2                 // 
 8000b86:	ea8a 0a02 	eor.w	sl, sl, r2
    eor     r11, r12                // ---------------------------------------
 8000b8a:	ea8b 0b0c 	eor.w	fp, fp, ip
    bl      unpacking               // unpack the internal state
 8000b8e:	f7ff fba9 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000b92:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000b96:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000b9a:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000b9e:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000ba0:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000ba2:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000ba4:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000ba8:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000bac:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000bb0:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000bb4:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <two_Rounds_aes128_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global two_Rounds_aes128_encrypt_ffs
.type   two_Rounds_aes128_encrypt_ffs,%function
.align 2
two_Rounds_aes128_encrypt_ffs:
     push    {r0-r12,r14}
 8000bbc:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000bc0:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000bc4:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000bc8:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000bca:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000bcc:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000bce:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000bd2:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000bd6:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000bda:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000bde:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000be2:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000be6:	f7ff fb13 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000bea:	f7ff fc01 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000bee:	f7ff fd35 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000bf2:	f7ff fbfd 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000bf6:	f7ff fdd5 	bl	80007a4 <mixcolumns_1>
    bl      ark                // ark + sbox (round 2)
 8000bfa:	f7ff fbdd 	bl	80003b8 <ark>
    bl      ark_sbox                // ark + sbox (round 7)
    bl      mixcolumns_3            // mixcolumns (round 7)
    bl      ark_sbox                // ark + sbox (round 8)
    bl      mixcolumns_0            // mixcolumns (round 8)
    bl      ark_sbox                // ark + sbox (round 9)*/
    bl      double_shiftrows_change        // to resynchronize with the classical rep
 8000bfe:	f7ff ff65 	bl	8000acc <double_shiftrows_change>
    ldmia   r14!, {r1,r3,r10,r12}   //
    eor     r8, r1                  //
    eor     r9, r0, r3              //
    eor     r10, r2                 //
    eor     r11, r12                // ---------------------------------------*/
    bl      unpacking               // unpack the internal state
 8000c02:	f7ff fb6f 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000c06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000c0a:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000c0e:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000c12:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000c14:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000c16:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000c18:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000c1c:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000c20:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000c24:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000c28:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <four_Rounds_aes128_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global four_Rounds_aes128_encrypt_ffs
.type   four_Rounds_aes128_encrypt_ffs,%function
.align 2
four_Rounds_aes128_encrypt_ffs:
    push    {r0-r12,r14}
 8000c30:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000c34:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000c38:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000c3c:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000c3e:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000c40:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000c42:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000c46:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000c4a:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000c4e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000c52:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000c56:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000c5a:	f7ff fad9 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000c5e:	f7ff fbc7 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000c62:	f7ff fcfb 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000c66:	f7ff fbc3 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000c6a:	f7ff fd9b 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 2)
 8000c6e:	f7ff fbbf 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 2)
 8000c72:	f7ff fe09 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 3)
 8000c76:	f7ff fbbb 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000c7a:	f7ff fea9 	bl	80009d0 <mixcolumns_3>
    bl      ark                // ark + sbox (round 2)
 8000c7e:	f7ff fb9b 	bl	80003b8 <ark>
    bl      unpacking               // unpack the internal state
 8000c82:	f7ff fb2f 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000c86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000c8a:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000c8e:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000c92:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000c94:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000c96:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000c98:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000c9c:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000ca0:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000ca4:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000ca8:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop

08000cb0 <six_Rounds_aes128_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global six_Rounds_aes128_encrypt_ffs
.type   six_Rounds_aes128_encrypt_ffs,%function
.align 2
six_Rounds_aes128_encrypt_ffs:
    push    {r0-r12,r14}
 8000cb0:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000cb4:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000cb8:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000cbc:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000cbe:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000cc0:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000cc2:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000cc6:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000cca:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000cce:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000cd2:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000cd6:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000cda:	f7ff fa99 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000cde:	f7ff fb87 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000ce2:	f7ff fcbb 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000ce6:	f7ff fb83 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000cea:	f7ff fd5b 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 2)
 8000cee:	f7ff fb7f 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 2)
 8000cf2:	f7ff fdc9 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 3)
 8000cf6:	f7ff fb7b 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000cfa:	f7ff fe69 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8000cfe:	f7ff fb77 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 8000d02:	f7ff fcab 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 8000d06:	f7ff fb73 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 5)
 8000d0a:	f7ff fd4b 	bl	80007a4 <mixcolumns_1>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000d0e:	f7ff fe97 	bl	8000a40 <double_shiftrows>
    bl      unpacking               // unpack the internal state
 8000d12:	f7ff fae7 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000d16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000d1a:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000d1e:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000d22:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000d24:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000d26:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000d28:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000d2c:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000d30:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000d34:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000d38:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <eigth_Rounds_aes128_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global eigth_Rounds_aes128_encrypt_ffs
.type   eigth_Rounds_aes128_encrypt_ffs,%function
.align 2
eigth_Rounds_aes128_encrypt_ffs:
    push    {r0-r12,r14}
 8000d40:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000d44:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000d48:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000d4c:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000d4e:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000d50:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000d52:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000d56:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000d5a:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000d5e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000d62:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000d66:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000d6a:	f7ff fa51 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000d6e:	f7ff fb3f 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000d72:	f7ff fc73 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000d76:	f7ff fb3b 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000d7a:	f7ff fd13 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 2)
 8000d7e:	f7ff fb37 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 2)
 8000d82:	f7ff fd81 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 3)
 8000d86:	f7ff fb33 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000d8a:	f7ff fe21 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8000d8e:	f7ff fb2f 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 8000d92:	f7ff fc63 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 8000d96:	f7ff fb2b 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 5)
 8000d9a:	f7ff fd03 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 6)
 8000d9e:	f7ff fb27 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 6)
 8000da2:	f7ff fd71 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 7)
 8000da6:	f7ff fb23 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 7)
 8000daa:	f7ff fe11 	bl	80009d0 <mixcolumns_3>
    bl      ark                // ark + sbox (round 2)
 8000dae:	f7ff fb03 	bl	80003b8 <ark>
    bl      unpacking               // unpack the internal state
 8000db2:	f7ff fa97 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000db6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000dba:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000dbe:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000dc2:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000dc4:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000dc6:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000dc8:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000dcc:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000dd0:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000dd4:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000dd8:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <aes256_encrypt_ffs>:
@                   const u8* ptext_bis, const u32* rkey);
.global aes256_encrypt_ffs
.type   aes256_encrypt_ffs,%function
.align 2
aes256_encrypt_ffs:
    push    {r0-r12,r14}
 8000de0:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000de4:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000de8:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000dec:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000dee:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000df0:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000df2:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000df6:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000dfa:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000dfe:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000e02:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000e06:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000e0a:	f7ff fa01 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000e0e:	f7ff faef 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000e12:	f7ff fc23 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000e16:	f7ff faeb 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 1)
 8000e1a:	f7ff fcc3 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 2)
 8000e1e:	f7ff fae7 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 2)
 8000e22:	f7ff fd31 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 3)
 8000e26:	f7ff fae3 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000e2a:	f7ff fdd1 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8000e2e:	f7ff fadf 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 8000e32:	f7ff fc13 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 8000e36:	f7ff fadb 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 5)
 8000e3a:	f7ff fcb3 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 6)
 8000e3e:	f7ff fad7 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 6)
 8000e42:	f7ff fd21 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 7)
 8000e46:	f7ff fad3 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 7)
 8000e4a:	f7ff fdc1 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 8)
 8000e4e:	f7ff facf 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 8)
 8000e52:	f7ff fc03 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 9)
 8000e56:	f7ff facb 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_1            // mixcolumns (round 9)
 8000e5a:	f7ff fca3 	bl	80007a4 <mixcolumns_1>
    bl      ark_sbox                // ark + sbox (round 10)
 8000e5e:	f7ff fac7 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_2            // mixcolumns (round 10)
 8000e62:	f7ff fd11 	bl	8000888 <mixcolumns_2>
    bl      ark_sbox                // ark + sbox (round 11)
 8000e66:	f7ff fac3 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_3            // mixcolumns (round 11)
 8000e6a:	f7ff fdb1 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 12)
 8000e6e:	f7ff fabf 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 12)
 8000e72:	f7ff fbf3 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 13)
 8000e76:	f7ff fabb 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000e7a:	f7ff fde1 	bl	8000a40 <double_shiftrows>
    ldr     r14, [sp, #48]          // ---------------------------------------
 8000e7e:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
    ldmia   r14!, {r4,r5,r10,r12}   // 
 8000e82:	e8be 1430 	ldmia.w	lr!, {r4, r5, sl, ip}
    eor     r4, r1                  // 
 8000e86:	ea84 0401 	eor.w	r4, r4, r1
    eor     r5, r3                  // 
 8000e8a:	ea85 0503 	eor.w	r5, r5, r3
    eor     r6, r10                 // 
 8000e8e:	ea86 060a 	eor.w	r6, r6, sl
    eor     r7, r12                 //  Last add_round_key
 8000e92:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r14!, {r1,r3,r10,r12}   // 
 8000e96:	e8be 140a 	ldmia.w	lr!, {r1, r3, sl, ip}
    eor     r8, r1                  // 
 8000e9a:	ea88 0801 	eor.w	r8, r8, r1
    eor     r9, r0, r3              // 
 8000e9e:	ea80 0903 	eor.w	r9, r0, r3
    eor     r10, r2                 // 
 8000ea2:	ea8a 0a02 	eor.w	sl, sl, r2
    eor     r11, r12                // ---------------------------------------
 8000ea6:	ea8b 0b0c 	eor.w	fp, fp, ip
    bl      unpacking               // unpack the internal state
 8000eaa:	f7ff fa1b 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000eae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000eb2:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000eb6:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000eba:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000ebc:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000ebe:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000ec0:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000ec4:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000ec8:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000ecc:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000ed0:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <aes128_encrypt_sfs>:
@                   const u8* ptext_bis, const u32* rkey);
.global aes128_encrypt_sfs
.type   aes128_encrypt_sfs,%function
.align 2
aes128_encrypt_sfs:
    push    {r0-r12,r14}
 8000ed8:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000edc:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000ee0:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000ee4:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000ee6:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000ee8:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000eea:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000eee:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000ef2:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000ef6:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000efa:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000efe:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000f02:	f7ff f985 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000f06:	f7ff fa73 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000f0a:	f7ff fba7 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000f0e:	f7ff fa6f 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000f12:	f7ff fd95 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 1)
 8000f16:	f7ff fd5b 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 2)
 8000f1a:	f7ff fa69 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 2)
 8000f1e:	f7ff fb9d 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 3)
 8000f22:	f7ff fa65 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000f26:	f7ff fd8b 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8000f2a:	f7ff fd51 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8000f2e:	f7ff fa5f 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 8000f32:	f7ff fb93 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 8000f36:	f7ff fa5b 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000f3a:	f7ff fd81 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 5)
 8000f3e:	f7ff fd47 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 6)
 8000f42:	f7ff fa55 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 6)
 8000f46:	f7ff fb89 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 7)
 8000f4a:	f7ff fa51 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000f4e:	f7ff fd77 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 7)
 8000f52:	f7ff fd3d 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 8)
 8000f56:	f7ff fa4b 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 8)
 8000f5a:	f7ff fb7f 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 9)
 8000f5e:	f7ff fa47 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000f62:	f7ff fd6d 	bl	8000a40 <double_shiftrows>
    ldr     r14, [sp, #48]          // ---------------------------------------
 8000f66:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
    ldmia   r14!, {r4,r5,r10,r12}   // 
 8000f6a:	e8be 1430 	ldmia.w	lr!, {r4, r5, sl, ip}
    eor     r4, r1                  // 
 8000f6e:	ea84 0401 	eor.w	r4, r4, r1
    eor     r5, r3                  // 
 8000f72:	ea85 0503 	eor.w	r5, r5, r3
    eor     r6, r10                 // 
 8000f76:	ea86 060a 	eor.w	r6, r6, sl
    eor     r7, r12                 //  Last add_round_key
 8000f7a:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r14!, {r1,r3,r10,r12}   // 
 8000f7e:	e8be 140a 	ldmia.w	lr!, {r1, r3, sl, ip}
    eor     r8, r1                  // 
 8000f82:	ea88 0801 	eor.w	r8, r8, r1
    eor     r9, r0, r3              // 
 8000f86:	ea80 0903 	eor.w	r9, r0, r3
    eor     r10, r2                 // 
 8000f8a:	ea8a 0a02 	eor.w	sl, sl, r2
    eor     r11, r12                // ---------------------------------------
 8000f8e:	ea8b 0b0c 	eor.w	fp, fp, ip
    bl      unpacking               // unpack the internal state
 8000f92:	f7ff f9a7 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 8000f96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 8000f9a:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 8000f9e:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 8000fa2:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 8000fa4:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 8000fa6:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 8000fa8:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 8000fac:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 8000fb0:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 8000fb4:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 8000fb8:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <aes256_encrypt_sfs>:
@                   const u8* ptext_bis, const u32* rkey);
.global aes256_encrypt_sfs
.type   aes256_encrypt_sfs,%function
.align 2
aes256_encrypt_sfs:
    push    {r0-r12,r14}
 8000fc0:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8000fc4:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r2]                // load the 1st 128-bit blocks in r4-r7
 8000fc8:	f8d2 4000 	ldr.w	r4, [r2]
    ldr     r5, [r2, #4]
 8000fcc:	6855      	ldr	r5, [r2, #4]
    ldr     r6, [r2, #8]
 8000fce:	6896      	ldr	r6, [r2, #8]
    ldr     r7, [r2, #12]
 8000fd0:	68d7      	ldr	r7, [r2, #12]
    ldr.w   r8, [r3]                // load the 2nd 128-bit blocks in r8-r11
 8000fd2:	f8d3 8000 	ldr.w	r8, [r3]
    ldr     r9, [r3, #4]
 8000fd6:	f8d3 9004 	ldr.w	r9, [r3, #4]
    ldr     r10,[r3, #8]
 8000fda:	f8d3 a008 	ldr.w	sl, [r3, #8]
    ldr     r11,[r3, #12]
 8000fde:	f8d3 b00c 	ldr.w	fp, [r3, #12]
    ldr.w   r1, [sp, #112]          // load 'rkey' argument from the stack
 8000fe2:	f8dd 1070 	ldr.w	r1, [sp, #112]	@ 0x70
    str.w   r1, [sp, #48]           // store it there for 'add_round_key'
 8000fe6:	f8cd 1030 	str.w	r1, [sp, #48]	@ 0x30
    bl      packing                 // pack the 2 input blocks
 8000fea:	f7ff f911 	bl	8000210 <packing>
    bl      ark_sbox                // ark + sbox (round 0)
 8000fee:	f7ff f9ff 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 0)
 8000ff2:	f7ff fb33 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 1)
 8000ff6:	f7ff f9fb 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8000ffa:	f7ff fd21 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 1)
 8000ffe:	f7ff fce7 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 2)
 8001002:	f7ff f9f5 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 2)
 8001006:	f7ff fb29 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 3)
 800100a:	f7ff f9f1 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 800100e:	f7ff fd17 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 3)
 8001012:	f7ff fcdd 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 4)
 8001016:	f7ff f9eb 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 4)
 800101a:	f7ff fb1f 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 5)
 800101e:	f7ff f9e7 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8001022:	f7ff fd0d 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 5)
 8001026:	f7ff fcd3 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 6)
 800102a:	f7ff f9e1 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 6)
 800102e:	f7ff fb15 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 7)
 8001032:	f7ff f9dd 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8001036:	f7ff fd03 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 7)
 800103a:	f7ff fcc9 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 8)
 800103e:	f7ff f9d7 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 8)
 8001042:	f7ff fb0b 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 9)
 8001046:	f7ff f9d3 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 800104a:	f7ff fcf9 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 9)
 800104e:	f7ff fcbf 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 10)
 8001052:	f7ff f9cd 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 10)
 8001056:	f7ff fb01 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 11)
 800105a:	f7ff f9c9 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 800105e:	f7ff fcef 	bl	8000a40 <double_shiftrows>
    bl      mixcolumns_3            // mixcolumns (round 11)
 8001062:	f7ff fcb5 	bl	80009d0 <mixcolumns_3>
    bl      ark_sbox                // ark + sbox (round 12)
 8001066:	f7ff f9c3 	bl	80003f0 <ark_sbox>
    bl      mixcolumns_0            // mixcolumns (round 12)
 800106a:	f7ff faf7 	bl	800065c <mixcolumns_0>
    bl      ark_sbox                // ark + sbox (round 13)
 800106e:	f7ff f9bf 	bl	80003f0 <ark_sbox>
    bl      double_shiftrows        // to resynchronize with the classical rep
 8001072:	f7ff fce5 	bl	8000a40 <double_shiftrows>
    ldr     r14, [sp, #48]          // ---------------------------------------
 8001076:	f8dd e030 	ldr.w	lr, [sp, #48]	@ 0x30
    ldmia   r14!, {r4,r5,r10,r12}   // 
 800107a:	e8be 1430 	ldmia.w	lr!, {r4, r5, sl, ip}
    eor     r4, r1                  // 
 800107e:	ea84 0401 	eor.w	r4, r4, r1
    eor     r5, r3                  // 
 8001082:	ea85 0503 	eor.w	r5, r5, r3
    eor     r6, r10                 // 
 8001086:	ea86 060a 	eor.w	r6, r6, sl
    eor     r7, r12                 //  Last add_round_key
 800108a:	ea87 070c 	eor.w	r7, r7, ip
    ldmia   r14!, {r1,r3,r10,r12}   // 
 800108e:	e8be 140a 	ldmia.w	lr!, {r1, r3, sl, ip}
    eor     r8, r1                  // 
 8001092:	ea88 0801 	eor.w	r8, r8, r1
    eor     r9, r0, r3              // 
 8001096:	ea80 0903 	eor.w	r9, r0, r3
    eor     r10, r2                 // 
 800109a:	ea8a 0a02 	eor.w	sl, sl, r2
    eor     r11, r12                // ---------------------------------------
 800109e:	ea8b 0b0c 	eor.w	fp, fp, ip
    bl      unpacking               // unpack the internal state
 80010a2:	f7ff f91f 	bl	80002e4 <unpacking>
    ldrd    r0, r1, [sp, #56]       // restore the addr to store the ciphertext
 80010a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    add.w   sp, #64                 // restore the stack pointer
 80010aa:	f10d 0d40 	add.w	sp, sp, #64	@ 0x40
    str.w   r4, [r0]                // store the ciphertext
 80010ae:	f8c0 4000 	str.w	r4, [r0]
    str     r5, [r0, #4]
 80010b2:	6045      	str	r5, [r0, #4]
    str     r6, [r0, #8]
 80010b4:	6086      	str	r6, [r0, #8]
    str     r7, [r0, #12]
 80010b6:	60c7      	str	r7, [r0, #12]
    str.w   r8, [r1]                // store the ciphertext
 80010b8:	f8c1 8000 	str.w	r8, [r1]
    str     r9, [r1, #4]
 80010bc:	f8c1 9004 	str.w	r9, [r1, #4]
    str     r10,[r1, #8]
 80010c0:	f8c1 a008 	str.w	sl, [r1, #8]
    str     r11,[r1, #12]
 80010c4:	f8c1 b00c 	str.w	fp, [r1, #12]
    pop     {r2-r12, r14}           // restore context
 80010c8:	e8bd 5ffc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <packing>:
* Packing routine. Note that it is the same as the one used in the encryption
* function so some code size could be saved by merging the two files.
******************************************************************************/
.align 2
packing:
    movw    r3, #0x0f0f
 80010d0:	f640 730f 	movw	r3, #3855	@ 0xf0f
    movt    r3, #0x0f0f             // r3 <- 0x0f0f0f0f (mask for SWAPMOVE)
 80010d4:	f6c0 730f 	movt	r3, #3855	@ 0xf0f
    eor     r2, r3, r3, lsl #2      // r2 <- 0x33333333 (mask for SWAPMOVE)
 80010d8:	ea83 0283 	eor.w	r2, r3, r3, lsl #2
    eor     r1, r2, r2, lsl #1      // r1 <- 0x55555555 (mask for SWAPMOVE)
 80010dc:	ea82 0142 	eor.w	r1, r2, r2, lsl #1
    swpmv   r8, r4, r8, r4, r1, #1, r12
 80010e0:	ea84 0c58 	eor.w	ip, r4, r8, lsr #1
 80010e4:	ea0c 0c01 	and.w	ip, ip, r1
 80010e8:	ea84 040c 	eor.w	r4, r4, ip
 80010ec:	ea88 084c 	eor.w	r8, r8, ip, lsl #1
    swpmv   r9, r5, r9, r5, r1, #1, r12
 80010f0:	ea85 0c59 	eor.w	ip, r5, r9, lsr #1
 80010f4:	ea0c 0c01 	and.w	ip, ip, r1
 80010f8:	ea85 050c 	eor.w	r5, r5, ip
 80010fc:	ea89 094c 	eor.w	r9, r9, ip, lsl #1
    swpmv   r10, r6, r10, r6, r1, #1, r12
 8001100:	ea86 0c5a 	eor.w	ip, r6, sl, lsr #1
 8001104:	ea0c 0c01 	and.w	ip, ip, r1
 8001108:	ea86 060c 	eor.w	r6, r6, ip
 800110c:	ea8a 0a4c 	eor.w	sl, sl, ip, lsl #1
    swpmv   r11, r7, r11, r7, r1, #1, r12
 8001110:	ea87 0c5b 	eor.w	ip, r7, fp, lsr #1
 8001114:	ea0c 0c01 	and.w	ip, ip, r1
 8001118:	ea87 070c 	eor.w	r7, r7, ip
 800111c:	ea8b 0b4c 	eor.w	fp, fp, ip, lsl #1
    swpmv   r0, r4, r5, r4, r2, #2, r12
 8001120:	ea84 0c95 	eor.w	ip, r4, r5, lsr #2
 8001124:	ea0c 0c02 	and.w	ip, ip, r2
 8001128:	ea84 040c 	eor.w	r4, r4, ip
 800112c:	ea85 008c 	eor.w	r0, r5, ip, lsl #2
    swpmv   r9, r5, r9, r8, r2, #2, r12
 8001130:	ea88 0c99 	eor.w	ip, r8, r9, lsr #2
 8001134:	ea0c 0c02 	and.w	ip, ip, r2
 8001138:	ea88 050c 	eor.w	r5, r8, ip
 800113c:	ea89 098c 	eor.w	r9, r9, ip, lsl #2
    swpmv   r7, r8, r7, r6, r2, #2, r12
 8001140:	ea86 0c97 	eor.w	ip, r6, r7, lsr #2
 8001144:	ea0c 0c02 	and.w	ip, ip, r2
 8001148:	ea86 080c 	eor.w	r8, r6, ip
 800114c:	ea87 078c 	eor.w	r7, r7, ip, lsl #2
    swpmv   r11, r2, r11, r10, r2, #2, r12
 8001150:	ea8a 0c9b 	eor.w	ip, sl, fp, lsr #2
 8001154:	ea0c 0c02 	and.w	ip, ip, r2
 8001158:	ea8a 020c 	eor.w	r2, sl, ip
 800115c:	ea8b 0b8c 	eor.w	fp, fp, ip, lsl #2
    swpmv   r8, r4, r8, r4, r3, #4, r12
 8001160:	ea84 1c18 	eor.w	ip, r4, r8, lsr #4
 8001164:	ea0c 0c03 	and.w	ip, ip, r3
 8001168:	ea84 040c 	eor.w	r4, r4, ip
 800116c:	ea88 180c 	eor.w	r8, r8, ip, lsl #4
    swpmv   r10, r6, r7, r0, r3, #4, r12
 8001170:	ea80 1c17 	eor.w	ip, r0, r7, lsr #4
 8001174:	ea0c 0c03 	and.w	ip, ip, r3
 8001178:	ea80 060c 	eor.w	r6, r0, ip
 800117c:	ea87 1a0c 	eor.w	sl, r7, ip, lsl #4
    swpmv   r11, r7, r11, r9, r3, #4, r12
 8001180:	ea89 1c1b 	eor.w	ip, r9, fp, lsr #4
 8001184:	ea0c 0c03 	and.w	ip, ip, r3
 8001188:	ea89 070c 	eor.w	r7, r9, ip
 800118c:	ea8b 1b0c 	eor.w	fp, fp, ip, lsl #4
    swpmv   r9, r5, r2, r5, r3, #4, r12
 8001190:	ea85 1c12 	eor.w	ip, r5, r2, lsr #4
 8001194:	ea0c 0c03 	and.w	ip, ip, r3
 8001198:	ea85 050c 	eor.w	r5, r5, ip
 800119c:	ea82 190c 	eor.w	r9, r2, ip, lsl #4
    bx      lr
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop

080011a4 <sbox>:
* encryption function, so some code size could be saved by merging the 2 files.
* Credits to https://github.com/Ko-/aes-armcortexm.
******************************************************************************/
.align 2
sbox:
    str     r14, [sp, #52]
 80011a4:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    eor     r1, r7, r9              //Exec y14 = U3 ^ U5; into r1
 80011a8:	ea87 0109 	eor.w	r1, r7, r9
    eor     r3, r4, r10             //Exec y13 = U0 ^ U6; into r3
 80011ac:	ea84 030a 	eor.w	r3, r4, sl
    eor     r2, r3, r1              //Exec y12 = y13 ^ y14; into r2
 80011b0:	ea83 0201 	eor.w	r2, r3, r1
    eor     r0, r8, r2              //Exec t1 = U4 ^ y12; into r0
 80011b4:	ea88 0002 	eor.w	r0, r8, r2
    eor     r14, r0, r9             //Exec y15 = t1 ^ U5; into r14
 80011b8:	ea80 0e09 	eor.w	lr, r0, r9
    and     r12, r2, r14            //Exec t2 = y12 & y15; into r12
 80011bc:	ea02 0c0e 	and.w	ip, r2, lr
    eor     r8, r14, r11            //Exec y6 = y15 ^ U7; into r8
 80011c0:	ea8e 080b 	eor.w	r8, lr, fp
    eor     r0, r0, r5              //Exec y20 = t1 ^ U1; into r0
 80011c4:	ea80 0005 	eor.w	r0, r0, r5
    str.w   r2, [sp, #44]           //Store r2/y12 on stack
 80011c8:	f8cd 202c 	str.w	r2, [sp, #44]	@ 0x2c
    eor     r2, r4, r7              //Exec y9 = U0 ^ U3; into r2
 80011cc:	ea84 0207 	eor.w	r2, r4, r7
    str     r0, [sp, #40]           //Store r0/y20 on stack
 80011d0:	900a      	str	r0, [sp, #40]	@ 0x28
    eor     r0, r0, r2              //Exec y11 = y20 ^ y9; into r0
 80011d2:	ea80 0002 	eor.w	r0, r0, r2
    str     r2, [sp, #36]           //Store r2/y9 on stack
 80011d6:	9209      	str	r2, [sp, #36]	@ 0x24
    and     r2, r2, r0              //Exec t12 = y9 & y11; into r2
 80011d8:	ea02 0200 	and.w	r2, r2, r0
    str     r8, [sp, #32]           //Store r8/y6 on stack
 80011dc:	f8cd 8020 	str.w	r8, [sp, #32]
    eor     r8, r11, r0             //Exec y7 = U7 ^ y11; into r8
 80011e0:	ea8b 0800 	eor.w	r8, fp, r0
    eor     r9, r4, r9              //Exec y8 = U0 ^ U5; into r9
 80011e4:	ea84 0909 	eor.w	r9, r4, r9
    eor     r6, r5, r6              //Exec t0 = U1 ^ U2; into r6
 80011e8:	ea85 0606 	eor.w	r6, r5, r6
    eor     r5, r14, r6             //Exec y10 = y15 ^ t0; into r5
 80011ec:	ea8e 0506 	eor.w	r5, lr, r6
    str     r14, [sp, #28]          //Store r14/y15 on stack
 80011f0:	f8cd e01c 	str.w	lr, [sp, #28]
    eor     r14, r5, r0             //Exec y17 = y10 ^ y11; into r14
 80011f4:	ea85 0e00 	eor.w	lr, r5, r0
    str.w   r1, [sp, #24]           //Store r1/y14 on stack
 80011f8:	f8cd 1018 	str.w	r1, [sp, #24]
    and     r1, r1, r14             //Exec t13 = y14 & y17; into r1
 80011fc:	ea01 010e 	and.w	r1, r1, lr
    eor     r1, r1, r2              //Exec t14 = t13 ^ t12; into r1
 8001200:	ea81 0102 	eor.w	r1, r1, r2
    str     r14, [sp, #20]          //Store r14/y17 on stack
 8001204:	f8cd e014 	str.w	lr, [sp, #20]
    eor     r14, r5, r9             //Exec y19 = y10 ^ y8; into r14
 8001208:	ea85 0e09 	eor.w	lr, r5, r9
    str.w   r5, [sp, #16]           //Store r5/y10 on stack
 800120c:	f8cd 5010 	str.w	r5, [sp, #16]
    and     r5, r9, r5              //Exec t15 = y8 & y10; into r5
 8001210:	ea09 0505 	and.w	r5, r9, r5
    eor     r2, r5, r2              //Exec t16 = t15 ^ t12; into r2
 8001214:	ea85 0202 	eor.w	r2, r5, r2
    eor     r5, r6, r0              //Exec y16 = t0 ^ y11; into r5
 8001218:	ea86 0500 	eor.w	r5, r6, r0
    str.w   r0, [sp, #12]           //Store r0/y11 on stack
 800121c:	f8cd 000c 	str.w	r0, [sp, #12]
    eor     r0, r3, r5              //Exec y21 = y13 ^ y16; into r0
 8001220:	ea83 0005 	eor.w	r0, r3, r5
    str     r3, [sp, #8]            //Store r3/y13 on stack
 8001224:	9302      	str	r3, [sp, #8]
    and     r3, r3, r5              //Exec t7 = y13 & y16; into r3
 8001226:	ea03 0305 	and.w	r3, r3, r5
    str     r5, [sp, #4]            //Store r5/y16 on stack
 800122a:	9501      	str	r5, [sp, #4]
    str     r11, [sp, #0]           //Store r11/U7 on stack
 800122c:	f8cd b000 	str.w	fp, [sp]
    eor     r5, r4, r5              //Exec y18 = U0 ^ y16; into r5
 8001230:	ea84 0505 	eor.w	r5, r4, r5
    eor     r6, r6, r11             //Exec y1 = t0 ^ U7; into r6
 8001234:	ea86 060b 	eor.w	r6, r6, fp
    eor     r7, r6, r7              //Exec y4 = y1 ^ U3; into r7
 8001238:	ea86 0707 	eor.w	r7, r6, r7
    and     r11, r7, r11            //Exec t5 = y4 & U7; into r11
 800123c:	ea07 0b0b 	and.w	fp, r7, fp
    eor     r11, r11, r12           //Exec t6 = t5 ^ t2; into r11
 8001240:	ea8b 0b0c 	eor.w	fp, fp, ip
    eor     r11, r11, r2            //Exec t18 = t6 ^ t16; into r11
 8001244:	ea8b 0b02 	eor.w	fp, fp, r2
    eor     r14, r11, r14           //Exec t22 = t18 ^ y19; into r14
 8001248:	ea8b 0e0e 	eor.w	lr, fp, lr
    eor     r4, r6, r4              //Exec y2 = y1 ^ U0; into r4
 800124c:	ea86 0404 	eor.w	r4, r6, r4
    and     r11, r4, r8             //Exec t10 = y2 & y7; into r11
 8001250:	ea04 0b08 	and.w	fp, r4, r8
    eor     r11, r11, r3            //Exec t11 = t10 ^ t7; into r11
 8001254:	ea8b 0b03 	eor.w	fp, fp, r3
    eor     r2, r11, r2             //Exec t20 = t11 ^ t16; into r2
 8001258:	ea8b 0202 	eor.w	r2, fp, r2
    eor     r2, r2, r5              //Exec t24 = t20 ^ y18; into r2
 800125c:	ea82 0205 	eor.w	r2, r2, r5
    eor     r10, r6, r10            //Exec y5 = y1 ^ U6; into r10
 8001260:	ea86 0a0a 	eor.w	sl, r6, sl
    and     r11, r10, r6            //Exec t8 = y5 & y1; into r11
 8001264:	ea0a 0b06 	and.w	fp, sl, r6
    eor     r3, r11, r3             //Exec t9 = t8 ^ t7; into r3
 8001268:	ea8b 0303 	eor.w	r3, fp, r3
    eor     r3, r3, r1              //Exec t19 = t9 ^ t14; into r3
 800126c:	ea83 0301 	eor.w	r3, r3, r1
    eor     r3, r3, r0              //Exec t23 = t19 ^ y21; into r3
 8001270:	ea83 0300 	eor.w	r3, r3, r0
    eor     r0, r10, r9             //Exec y3 = y5 ^ y8; into r0
 8001274:	ea8a 0009 	eor.w	r0, sl, r9
    ldr     r11, [sp, #32]          //Load y6 into r11
 8001278:	f8dd b020 	ldr.w	fp, [sp, #32]
    and     r5, r0, r11             //Exec t3 = y3 & y6; into r5
 800127c:	ea00 050b 	and.w	r5, r0, fp
    eor     r12, r5, r12            //Exec t4 = t3 ^ t2; into r12
 8001280:	ea85 0c0c 	eor.w	ip, r5, ip
    ldr     r5, [sp, #40]           //Load y20 into r5
 8001284:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
    str     r7, [sp, #32]           //Store r7/y4 on stack
 8001286:	9708      	str	r7, [sp, #32]
    eor     r12, r12, r5            //Exec t17 = t4 ^ y20; into r12
 8001288:	ea8c 0c05 	eor.w	ip, ip, r5
    eor     r1, r12, r1             //Exec t21 = t17 ^ t14; into r1
 800128c:	ea8c 0101 	eor.w	r1, ip, r1
    and     r12, r1, r3             //Exec t26 = t21 & t23; into r12
 8001290:	ea01 0c03 	and.w	ip, r1, r3
    eor     r5, r2, r12             //Exec t27 = t24 ^ t26; into r5
 8001294:	ea82 050c 	eor.w	r5, r2, ip
    eor     r12, r14, r12           //Exec t31 = t22 ^ t26; into r12
 8001298:	ea8e 0c0c 	eor.w	ip, lr, ip
    eor     r1, r1, r14             //Exec t25 = t21 ^ t22; into r1
 800129c:	ea81 010e 	eor.w	r1, r1, lr
    and     r7, r1, r5              //Exec t28 = t25 & t27; into r7
 80012a0:	ea01 0705 	and.w	r7, r1, r5
    eor     r14, r7, r14            //Exec t29 = t28 ^ t22; into r14
 80012a4:	ea87 0e0e 	eor.w	lr, r7, lr
    and     r4, r14, r4             //Exec z14 = t29 & y2; into r4
 80012a8:	ea0e 0404 	and.w	r4, lr, r4
    and     r8, r14, r8             //Exec z5 = t29 & y7; into r8
 80012ac:	ea0e 0808 	and.w	r8, lr, r8
    eor     r7, r3, r2              //Exec t30 = t23 ^ t24; into r7
 80012b0:	ea83 0702 	eor.w	r7, r3, r2
    and     r12, r12, r7            //Exec t32 = t31 & t30; into r12
 80012b4:	ea0c 0c07 	and.w	ip, ip, r7
    eor     r12, r12, r2            //Exec t33 = t32 ^ t24; into r12
 80012b8:	ea8c 0c02 	eor.w	ip, ip, r2
    eor     r7, r5, r12             //Exec t35 = t27 ^ t33; into r7
 80012bc:	ea85 070c 	eor.w	r7, r5, ip
    and     r2, r2, r7              //Exec t36 = t24 & t35; into r2
 80012c0:	ea02 0207 	and.w	r2, r2, r7
    eor     r5, r5, r2              //Exec t38 = t27 ^ t36; into r5
 80012c4:	ea85 0502 	eor.w	r5, r5, r2
    and     r5, r14, r5             //Exec t39 = t29 & t38; into r5
 80012c8:	ea0e 0505 	and.w	r5, lr, r5
    eor     r1, r1, r5              //Exec t40 = t25 ^ t39; into r1
 80012cc:	ea81 0105 	eor.w	r1, r1, r5
    eor     r5, r14, r1             //Exec t43 = t29 ^ t40; into r5
 80012d0:	ea8e 0501 	eor.w	r5, lr, r1
    ldr.w   r7, [sp, #4]            //Load y16 into r7
 80012d4:	f8dd 7004 	ldr.w	r7, [sp, #4]
    and     r7, r5, r7              //Exec z3 = t43 & y16; into r7
 80012d8:	ea05 0707 	and.w	r7, r5, r7
    eor     r8, r7, r8              //Exec tc12 = z3 ^ z5; into r8
 80012dc:	ea87 0808 	eor.w	r8, r7, r8
    str     r8, [sp, #40]           //Store r8/tc12 on stack
 80012e0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
    ldr     r8, [sp, #8]            //Load y13 into r8
 80012e4:	f8dd 8008 	ldr.w	r8, [sp, #8]
    and     r8, r5, r8              //Exec z12 = t43 & y13; into r8
 80012e8:	ea05 0808 	and.w	r8, r5, r8
    and     r10, r1, r10            //Exec z13 = t40 & y5; into r10
 80012ec:	ea01 0a0a 	and.w	sl, r1, sl
    and     r6, r1, r6              //Exec z4 = t40 & y1; into r6
 80012f0:	ea01 0606 	and.w	r6, r1, r6
    eor     r6, r7, r6              //Exec tc6 = z3 ^ z4; into r6
 80012f4:	ea87 0606 	eor.w	r6, r7, r6
    eor     r3, r3, r12             //Exec t34 = t23 ^ t33; into r3
 80012f8:	ea83 030c 	eor.w	r3, r3, ip
    eor     r3, r2, r3              //Exec t37 = t36 ^ t34; into r3
 80012fc:	ea82 0303 	eor.w	r3, r2, r3
    eor     r1, r1, r3              //Exec t41 = t40 ^ t37; into r1
 8001300:	ea81 0103 	eor.w	r1, r1, r3
    ldr.w   r5, [sp, #16]           //Load y10 into r5
 8001304:	f8dd 5010 	ldr.w	r5, [sp, #16]
    and     r2, r1, r5              //Exec z8 = t41 & y10; into r2
 8001308:	ea01 0205 	and.w	r2, r1, r5
    and     r9, r1, r9              //Exec z17 = t41 & y8; into r9
 800130c:	ea01 0909 	and.w	r9, r1, r9
    str     r9, [sp, #16]           //Store r9/z17 on stack
 8001310:	f8cd 9010 	str.w	r9, [sp, #16]
    eor     r5, r12, r3             //Exec t44 = t33 ^ t37; into r5
 8001314:	ea8c 0503 	eor.w	r5, ip, r3
    ldr     r9, [sp, #28]           //Load y15 into r9
 8001318:	f8dd 901c 	ldr.w	r9, [sp, #28]
    ldr.w   r7, [sp, #44]           //Load y12 into r7
 800131c:	f8dd 702c 	ldr.w	r7, [sp, #44]	@ 0x2c
    and     r9, r5, r9              //Exec z0 = t44 & y15; into r9
 8001320:	ea05 0909 	and.w	r9, r5, r9
    and     r7, r5, r7              //Exec z9 = t44 & y12; into r7
 8001324:	ea05 0707 	and.w	r7, r5, r7
    and     r0, r3, r0              //Exec z10 = t37 & y3; into r0
 8001328:	ea03 0000 	and.w	r0, r3, r0
    and     r3, r3, r11             //Exec z1 = t37 & y6; into r3
 800132c:	ea03 030b 	and.w	r3, r3, fp
    eor     r3, r3, r9              //Exec tc5 = z1 ^ z0; into r3
 8001330:	ea83 0309 	eor.w	r3, r3, r9
    eor     r3, r6, r3              //Exec tc11 = tc6 ^ tc5; into r3
 8001334:	ea86 0303 	eor.w	r3, r6, r3
    ldr     r11, [sp, #32]          //Load y4 into r11
 8001338:	f8dd b020 	ldr.w	fp, [sp, #32]
    ldr.w   r5, [sp, #20]           //Load y17 into r5
 800133c:	f8dd 5014 	ldr.w	r5, [sp, #20]
    and     r11, r12, r11           //Exec z11 = t33 & y4; into r11
 8001340:	ea0c 0b0b 	and.w	fp, ip, fp
    eor     r14, r14, r12           //Exec t42 = t29 ^ t33; into r14
 8001344:	ea8e 0e0c 	eor.w	lr, lr, ip
    eor     r1, r14, r1             //Exec t45 = t42 ^ t41; into r1
 8001348:	ea8e 0101 	eor.w	r1, lr, r1
    and     r5, r1, r5              //Exec z7 = t45 & y17; into r5
 800134c:	ea01 0505 	and.w	r5, r1, r5
    eor     r6, r5, r6              //Exec tc8 = z7 ^ tc6; into r6
 8001350:	ea85 0606 	eor.w	r6, r5, r6
    ldr     r5, [sp, #24]           //Load y14 into r5
 8001354:	9d06      	ldr	r5, [sp, #24]
    str     r4, [sp, #32]           //Store r4/z14 on stack
 8001356:	9408      	str	r4, [sp, #32]
    and     r1, r1, r5              //Exec z16 = t45 & y14; into r1
 8001358:	ea01 0105 	and.w	r1, r1, r5
    ldr     r5, [sp, #12]           //Load y11 into r5
 800135c:	9d03      	ldr	r5, [sp, #12]
    ldr     r4, [sp, #36]           //Load y9 into r4
 800135e:	9c09      	ldr	r4, [sp, #36]	@ 0x24
    and     r5, r14, r5             //Exec z6 = t42 & y11; into r5
 8001360:	ea0e 0505 	and.w	r5, lr, r5
    eor     r5, r5, r6              //Exec tc16 = z6 ^ tc8; into r5
 8001364:	ea85 0506 	eor.w	r5, r5, r6
    and     r4, r14, r4             //Exec z15 = t42 & y9; into r4
 8001368:	ea0e 0404 	and.w	r4, lr, r4
    eor     r14, r4, r5             //Exec tc20 = z15 ^ tc16; into r14
 800136c:	ea84 0e05 	eor.w	lr, r4, r5
    eor     r4, r4, r1              //Exec tc1 = z15 ^ z16; into r4
 8001370:	ea84 0401 	eor.w	r4, r4, r1
    eor     r1, r0, r4              //Exec tc2 = z10 ^ tc1; into r1
 8001374:	ea80 0104 	eor.w	r1, r0, r4
    eor     r0, r1, r11             //Exec tc21 = tc2 ^ z11; into r0
 8001378:	ea81 000b 	eor.w	r0, r1, fp
    eor     r7, r7, r1              //Exec tc3 = z9 ^ tc2; into r7
 800137c:	ea87 0701 	eor.w	r7, r7, r1
    eor     r1, r7, r5              //Exec S0 = tc3 ^ tc16; into r1
 8001380:	ea87 0105 	eor.w	r1, r7, r5
    eor     r7, r7, r3              //Exec S3 = tc3 ^ tc11; into r7
 8001384:	ea87 0703 	eor.w	r7, r7, r3
    eor     r3, r7, r5              //Exec S1 = S3 ^ tc16 ^ 1; into r3
 8001388:	ea87 0305 	eor.w	r3, r7, r5
    eor     r11, r10, r4            //Exec tc13 = z13 ^ tc1; into r11
 800138c:	ea8a 0b04 	eor.w	fp, sl, r4
    ldr.w   r4, [sp, #0]            //Load U7 into r4
 8001390:	f8dd 4000 	ldr.w	r4, [sp]
    and     r12, r12, r4            //Exec z2 = t33 & U7; into r12
 8001394:	ea0c 0c04 	and.w	ip, ip, r4
    eor     r9, r9, r12             //Exec tc4 = z0 ^ z2; into r9
 8001398:	ea89 090c 	eor.w	r9, r9, ip
    eor     r12, r8, r9             //Exec tc7 = z12 ^ tc4; into r12
 800139c:	ea88 0c09 	eor.w	ip, r8, r9
    eor     r2, r2, r12             //Exec tc9 = z8 ^ tc7; into r2
 80013a0:	ea82 020c 	eor.w	r2, r2, ip
    eor     r2, r6, r2              //Exec tc10 = tc8 ^ tc9; into r2
 80013a4:	ea86 0202 	eor.w	r2, r6, r2
    ldr.w   r4, [sp, #32]           //Load z14 into r4
 80013a8:	f8dd 4020 	ldr.w	r4, [sp, #32]
    eor     r12, r4, r2             //Exec tc17 = z14 ^ tc10; into r12
 80013ac:	ea84 0c02 	eor.w	ip, r4, r2
    eor     r0, r0, r12             //Exec S5 = tc21 ^ tc17; into r0
 80013b0:	ea80 000c 	eor.w	r0, r0, ip
    eor     r6, r12, r14            //Exec tc26 = tc17 ^ tc20; into r6
 80013b4:	ea8c 060e 	eor.w	r6, ip, lr
    ldr.w   r4, [sp, #16]           //Load z17 into r4
 80013b8:	f8dd 4010 	ldr.w	r4, [sp, #16]
    ldr     r12, [sp, #40]          //Load tc12 into r12
 80013bc:	f8dd c028 	ldr.w	ip, [sp, #40]	@ 0x28
    eor     r6, r6, r4              //Exec S2 = tc26 ^ z17 ^ 1; into r6
 80013c0:	ea86 0604 	eor.w	r6, r6, r4
    eor     r12, r9, r12            //Exec tc14 = tc4 ^ tc12; into r12
 80013c4:	ea89 0c0c 	eor.w	ip, r9, ip
    eor     r14, r11, r12           //Exec tc18 = tc13 ^ tc14; into r14
 80013c8:	ea8b 0e0c 	eor.w	lr, fp, ip
    eor     r2, r2, r14             //Exec S6 = tc10 ^ tc18 ^ 1; into r2
 80013cc:	ea82 020e 	eor.w	r2, r2, lr
    eor     r11, r8, r14            //Exec S7 = z12 ^ tc18 ^ 1; into r11
 80013d0:	ea88 0b0e 	eor.w	fp, r8, lr
    ldr     r14, [sp, #52]          // restore link register
 80013d4:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    eor     r8, r12, r7             //Exec S4 = tc14 ^ S3; into r8
 80013d8:	ea8c 0807 	eor.w	r8, ip, r7
    bx      lr
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop

080013e0 <aes128_xorcolumns_rotword>:
* Note that the code size could be reduced at the cost of some instructions
* since some redundant code is applied on different registers.
******************************************************************************/
.align 2
aes128_xorcolumns_rotword:
    ldr     r12, [sp, #56]          // restore 'rkeys' address
 80013e0:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
    ldr.w   r5, [r12, #28]          // load rkey word of rkey from prev round
 80013e4:	f8dc 501c 	ldr.w	r5, [ip, #28]
    movw    r4, #0xc0c0
 80013e8:	f24c 04c0 	movw	r4, #49344	@ 0xc0c0
    movt    r4, #0xc0c0             // r4 <- 0xc0c0c0c0
 80013ec:	f2cc 04c0 	movt	r4, #49344	@ 0xc0c0
    eor     r11, r5, r11, ror #2    // r11<- r5 ^ (r11 >>> 2)
 80013f0:	ea85 0bbb 	eor.w	fp, r5, fp, ror #2
    bic     r11, r4, r11            // r11<- ~r11 & 0xc0c0c0c0 (NOT omitted in sbox)
 80013f4:	ea24 0b0b 	bic.w	fp, r4, fp
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80013f8:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 80013fc:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r11, r11, r9            // r11<- r11 | r9
 8001400:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 8001404:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 8001408:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r11, r11, r9            // r11<- r11 | r9
 800140c:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 8001410:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 8001414:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r11, r11, r9            // r11<- r11 | r9
 8001418:	ea4b 0b09 	orr.w	fp, fp, r9
    mvn     r9, r5                  // NOT omitted in sbox
 800141c:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r5, [r12, #24]          // load rkey word of rkey from prev round
 8001420:	f8dc 5018 	ldr.w	r5, [ip, #24]
    str     r9, [r12, #28]          // store new rkey word after NOT
 8001424:	f8cc 901c 	str.w	r9, [ip, #28]
    str     r11, [r12, #60]         // store new rkey word in 'rkeys'
 8001428:	f8cc b03c 	str.w	fp, [ip, #60]	@ 0x3c
    eor     r10, r5, r2, ror #2     // r10<- r5 ^ (r2 >>> 2)
 800142c:	ea85 0ab2 	eor.w	sl, r5, r2, ror #2
    bic     r10, r4, r10            // r10<- ~r10 & 0xc0c0c0c0 (NOT omitted in sbox)
 8001430:	ea24 0a0a 	bic.w	sl, r4, sl
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 8001434:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 8001438:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r10, r10, r9            // r10<- r10 | r9
 800143c:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 8001440:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 8001444:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r10, r10, r9            // r10<- r10 | r9
 8001448:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 800144c:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 8001450:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r10, r10, r9            // r10<- r10 | r9
 8001454:	ea4a 0a09 	orr.w	sl, sl, r9
    mvn     r9, r5                  // NOT omitted in sbox
 8001458:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r2, [r12, #20]          // load rkey word of rkey from prev round
 800145c:	f8dc 2014 	ldr.w	r2, [ip, #20]
    str     r9, [r12, #24]          // store new rkey word after NOT
 8001460:	f8cc 9018 	str.w	r9, [ip, #24]
    str     r10, [r12, #56]         // store new rkey word in 'rkeys'
 8001464:	f8cc a038 	str.w	sl, [ip, #56]	@ 0x38
    eor     r9, r2, r0, ror #2      // r9 <- r2 ^ (r9 >>> 2)
 8001468:	ea82 09b0 	eor.w	r9, r2, r0, ror #2
    and     r9, r4, r9              // r9 <- r9 & 0xc0c0c0c0
 800146c:	ea04 0909 	and.w	r9, r4, r9
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001470:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001474:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001478:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 800147c:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001480:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001484:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001488:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 800148c:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001490:	ea49 0900 	orr.w	r9, r9, r0
    ldr.w   r2, [r12, #16]          // load rkey word of rkey from prev round
 8001494:	f8dc 2010 	ldr.w	r2, [ip, #16]
    str.w   r9, [r12, #52]          // store new rkey word in 'rkeys'
 8001498:	f8cc 9034 	str.w	r9, [ip, #52]	@ 0x34
    eor     r8, r2, r8, ror #2      // r8 <- r2 ^ (r8 >>> 2)
 800149c:	ea82 08b8 	eor.w	r8, r2, r8, ror #2
    and     r8, r4, r8              // r8 <- r8 & 0xc0c0c0c0
 80014a0:	ea04 0808 	and.w	r8, r4, r8
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 80014a4:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80014a8:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r8, r8, r0              // r8 <- r8 | r0
 80014ac:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 80014b0:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 80014b4:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r8, r8, r0              // r8 <- r8 | r0
 80014b8:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 80014bc:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80014c0:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r8, r8, r0              // r8 <- r8 | r0
 80014c4:	ea48 0800 	orr.w	r8, r8, r0
    ldr.w   r2, [r12, #12]          // load rkey word of rkey from prev round
 80014c8:	f8dc 200c 	ldr.w	r2, [ip, #12]
    str.w   r8, [r12, #48]          // store new rkey word in 'rkeys'
 80014cc:	f8cc 8030 	str.w	r8, [ip, #48]	@ 0x30
    eor     r7, r2, r7, ror #2      // r7 <- r2 ^ (r7 >>> 2)
 80014d0:	ea82 07b7 	eor.w	r7, r2, r7, ror #2
    and     r7, r4, r7              // r7 <- r7 & 0xc0c0c0c0
 80014d4:	ea04 0707 	and.w	r7, r4, r7
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80014d8:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80014dc:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r7, r7, r0              // r7 <- r7 | r0
 80014e0:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80014e4:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 80014e8:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r7, r7, r0              // r7 <- r7 | r0
 80014ec:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80014f0:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80014f4:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r7, r7, r0              // r7 <- r7 | r0
 80014f8:	ea47 0700 	orr.w	r7, r7, r0
    ldr.w   r2, [r12, #8]           // load rkey word of rkey from prev round
 80014fc:	f8dc 2008 	ldr.w	r2, [ip, #8]
    str.w   r7, [r12, #44]          // store new rkey word in 'rkeys'
 8001500:	f8cc 702c 	str.w	r7, [ip, #44]	@ 0x2c
    eor     r6, r2, r6, ror #2      // r6 <- r2 ^ (r6 >>> 2)
 8001504:	ea82 06b6 	eor.w	r6, r2, r6, ror #2
    bic     r6, r4, r6              // r6 <- ~r6 & 0xc0c0c0c0 (NOT omitted in sbox)
 8001508:	ea24 0606 	bic.w	r6, r4, r6
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 800150c:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001510:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r6, r6, r0              // r6 <- r6 | r0
 8001514:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 8001518:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 800151c:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r6, r6, r0              // r6 <- r6 | r0
 8001520:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 8001524:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001528:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r6, r6, r0              // r6 <- r6 | r0
 800152c:	ea46 0600 	orr.w	r6, r6, r0
    mvn     r0, r2                  // NOT omitted in sbox
 8001530:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12, #4]           // load rkey word of rkey from prev round
 8001534:	f8dc 2004 	ldr.w	r2, [ip, #4]
    str.w   r0, [r12, #8]           // store new rkey word after NOT
 8001538:	f8cc 0008 	str.w	r0, [ip, #8]
    str.w   r6, [r12, #40]          // store new rkey word in 'rkeys'
 800153c:	f8cc 6028 	str.w	r6, [ip, #40]	@ 0x28
    eor     r5, r2, r3, ror #2      // r5 <- r2 ^ (r3 >>> 2)
 8001540:	ea82 05b3 	eor.w	r5, r2, r3, ror #2
    bic     r5, r4, r5              // r5 <- ~r5 & 0xc0c0c0c0 (NOT omitted in sbox)
 8001544:	ea24 0505 	bic.w	r5, r4, r5
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001548:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 800154c:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001550:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001554:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001558:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r5, r5, r0              // r5 <- r5 | r0
 800155c:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001560:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001564:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001568:	ea45 0500 	orr.w	r5, r5, r0
    mvn     r0, r2                  // NOT omitted in sbox
 800156c:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12], #32          // load rkey word of rkey from prev round
 8001570:	f85c 2b20 	ldr.w	r2, [ip], #32
    str.w   r0, [r12, #-28]         // store new rkey word after NOT
 8001574:	f84c 0c1c 	str.w	r0, [ip, #-28]
    str.w   r5, [r12, #4]           // store new rkey word in 'rkeys'
 8001578:	f8cc 5004 	str.w	r5, [ip, #4]
    eor     r3, r2, r1, ror #2      // r3 <- r2 ^ (r1 >>> 2)
 800157c:	ea82 03b1 	eor.w	r3, r2, r1, ror #2
    and     r3, r4, r3              // r3 <- r3 & 0xc0c0c0c0
 8001580:	ea04 0303 	and.w	r3, r4, r3
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001584:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001588:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r3, r3, r0              // r3 <- r3 | r0
 800158c:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001590:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001594:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r3, r3, r0              // r3 <- r3 | r0
 8001598:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 800159c:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80015a0:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r4, r3, r0              // r4 <- r3 | r0
 80015a4:	ea43 0400 	orr.w	r4, r3, r0
    str.w   r4, [r12]
 80015a8:	f8cc 4000 	str.w	r4, [ip]
    str.w   r12, [sp, #56]          // store the new rkeys address on the stack
 80015ac:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
    bx      lr
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop

080015b4 <aes256_xorcolumns_rotword>:
* Differs from 'aes128_xorcolumns_rotword' by the rkeys' indexes to be involved
* in XORs.
******************************************************************************/
.align 2
aes256_xorcolumns_rotword:
    ldr     r12, [sp, #56]          // restore 'rkeys' address
 80015b4:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
    ldr.w   r5, [r12, #28]          // load rkey word of rkey from prev round
 80015b8:	f8dc 501c 	ldr.w	r5, [ip, #28]
    movw    r4, #0xc0c0
 80015bc:	f24c 04c0 	movw	r4, #49344	@ 0xc0c0
    movt    r4, #0xc0c0             // r4 <- 0xc0c0c0c0
 80015c0:	f2cc 04c0 	movt	r4, #49344	@ 0xc0c0
    eor     r11, r5, r11, ror #2    // r11<- r5 ^ (r11 >>> 2)
 80015c4:	ea85 0bbb 	eor.w	fp, r5, fp, ror #2
    bic     r11, r4, r11            // r11<- ~r11 & 0xc0c0c0c0 (NOT omitted in sbox)
 80015c8:	ea24 0b0b 	bic.w	fp, r4, fp
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80015cc:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 80015d0:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r11, r11, r9            // r11<- r11 | r9
 80015d4:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80015d8:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 80015dc:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r11, r11, r9            // r11<- r11 | r9
 80015e0:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80015e4:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 80015e8:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r11, r11, r9            // r11<- r11 | r9
 80015ec:	ea4b 0b09 	orr.w	fp, fp, r9
    mvn     r9, r5                  // NOT omitted in sbox
 80015f0:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r5, [r12, #24]          // load rkey word of rkey from prev round
 80015f4:	f8dc 5018 	ldr.w	r5, [ip, #24]
    str     r9, [r12, #28]          // store new rkey word after NOT
 80015f8:	f8cc 901c 	str.w	r9, [ip, #28]
    str     r11, [r12, #92]         // store new rkey word in 'rkeys'
 80015fc:	f8cc b05c 	str.w	fp, [ip, #92]	@ 0x5c
    eor     r10, r5, r2, ror #2     // r10<- r5 ^ (r2 >>> 2)
 8001600:	ea85 0ab2 	eor.w	sl, r5, r2, ror #2
    bic     r10, r4, r10            // r10<- ~r10 & 0xc0c0c0c0 (NOT omitted in sbox)
 8001604:	ea24 0a0a 	bic.w	sl, r4, sl
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 8001608:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 800160c:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r10, r10, r9            // r10<- r10 | r9
 8001610:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 8001614:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 8001618:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r10, r10, r9            // r10<- r10 | r9
 800161c:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 8001620:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 8001624:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r10, r10, r9            // r10<- r10 | r9
 8001628:	ea4a 0a09 	orr.w	sl, sl, r9
    mvn     r9, r5                  // NOT omitted in sbox
 800162c:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r2, [r12, #20]          // load rkey word of rkey from prev round
 8001630:	f8dc 2014 	ldr.w	r2, [ip, #20]
    str     r9, [r12, #24]          // store new rkey word after NOT
 8001634:	f8cc 9018 	str.w	r9, [ip, #24]
    str     r10, [r12, #88]         // store new rkey word in 'rkeys'
 8001638:	f8cc a058 	str.w	sl, [ip, #88]	@ 0x58
    eor     r9, r2, r0, ror #2      // r9 <- r2 ^ (r9 >>> 2)
 800163c:	ea82 09b0 	eor.w	r9, r2, r0, ror #2
    and     r9, r4, r9              // r9 <- r9 & 0xc0c0c0c0
 8001640:	ea04 0909 	and.w	r9, r4, r9
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001644:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001648:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r9, r9, r0              // r9 <- r9 | r0
 800164c:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001650:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001654:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001658:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 800165c:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001660:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001664:	ea49 0900 	orr.w	r9, r9, r0
    ldr.w   r2, [r12, #16]          // load rkey word of rkey from prev round
 8001668:	f8dc 2010 	ldr.w	r2, [ip, #16]
    str.w   r9, [r12, #84]          // store new rkey word in 'rkeys'
 800166c:	f8cc 9054 	str.w	r9, [ip, #84]	@ 0x54
    eor     r8, r2, r8, ror #2      // r8 <- r2 ^ (r8 >>> 2)
 8001670:	ea82 08b8 	eor.w	r8, r2, r8, ror #2
    and     r8, r4, r8              // r8 <- r8 & 0xc0c0c0c0
 8001674:	ea04 0808 	and.w	r8, r4, r8
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 8001678:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 800167c:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r8, r8, r0              // r8 <- r8 | r0
 8001680:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 8001684:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001688:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r8, r8, r0              // r8 <- r8 | r0
 800168c:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 8001690:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001694:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r8, r8, r0              // r8 <- r8 | r0
 8001698:	ea48 0800 	orr.w	r8, r8, r0
    ldr.w   r2, [r12, #12]          // load rkey word of rkey from prev round
 800169c:	f8dc 200c 	ldr.w	r2, [ip, #12]
    str.w   r8, [r12, #80]          // store new rkey word in 'rkeys'
 80016a0:	f8cc 8050 	str.w	r8, [ip, #80]	@ 0x50
    eor     r7, r2, r7, ror #2      // r7 <- r2 ^ (r7 >>> 2)
 80016a4:	ea82 07b7 	eor.w	r7, r2, r7, ror #2
    and     r7, r4, r7              // r7 <- r7 & 0xc0c0c0c0
 80016a8:	ea04 0707 	and.w	r7, r4, r7
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80016ac:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80016b0:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r7, r7, r0              // r7 <- r7 | r0
 80016b4:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80016b8:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 80016bc:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r7, r7, r0              // r7 <- r7 | r0
 80016c0:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 80016c4:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80016c8:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r7, r7, r0              // r7 <- r7 | r0
 80016cc:	ea47 0700 	orr.w	r7, r7, r0
    ldr.w   r2, [r12, #8]           // load rkey word of rkey from prev round
 80016d0:	f8dc 2008 	ldr.w	r2, [ip, #8]
    str.w   r7, [r12, #76]          // store new rkey word in 'rkeys'
 80016d4:	f8cc 704c 	str.w	r7, [ip, #76]	@ 0x4c
    eor     r6, r2, r6, ror #2      // r6 <- r2 ^ (r6 >>> 2)
 80016d8:	ea82 06b6 	eor.w	r6, r2, r6, ror #2
    bic     r6, r4, r6              // r6 <- ~r6 & 0xc0c0c0c0 (NOT omitted in sbox)
 80016dc:	ea24 0606 	bic.w	r6, r4, r6
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80016e0:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80016e4:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r6, r6, r0              // r6 <- r6 | r0
 80016e8:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80016ec:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 80016f0:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r6, r6, r0              // r6 <- r6 | r0
 80016f4:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80016f8:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80016fc:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r6, r6, r0              // r6 <- r6 | r0
 8001700:	ea46 0600 	orr.w	r6, r6, r0
    mvn     r0, r2                  // NOT omitted in sbox
 8001704:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12, #4]           // load rkey word of rkey from prev round
 8001708:	f8dc 2004 	ldr.w	r2, [ip, #4]
    str.w   r0, [r12, #8]           // store new rkey word after NOT
 800170c:	f8cc 0008 	str.w	r0, [ip, #8]
    str.w   r6, [r12, #72]          // store new rkey word in 'rkeys'
 8001710:	f8cc 6048 	str.w	r6, [ip, #72]	@ 0x48
    eor     r5, r2, r3, ror #2      // r5 <- r2 ^ (r3 >>> 2)
 8001714:	ea82 05b3 	eor.w	r5, r2, r3, ror #2
    bic     r5, r4, r5              // r5 <- ~r5 & 0xc0c0c0c0 (NOT omitted in sbox)
 8001718:	ea24 0505 	bic.w	r5, r4, r5
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 800171c:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001720:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001724:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001728:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 800172c:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001730:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001734:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001738:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r5, r5, r0              // r5 <- r5 | r0
 800173c:	ea45 0500 	orr.w	r5, r5, r0
    mvn     r0, r2                  // NOT omitted in sbox
 8001740:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12], #32          // load rkey word of rkey from prev round
 8001744:	f85c 2b20 	ldr.w	r2, [ip], #32
    str.w   r0, [r12, #-28]         // store new rkey word after NOT
 8001748:	f84c 0c1c 	str.w	r0, [ip, #-28]
    str.w   r5, [r12, #36]          // store new rkey word in 'rkeys'
 800174c:	f8cc 5024 	str.w	r5, [ip, #36]	@ 0x24
    eor     r3, r2, r1, ror #2      // r3 <- r2 ^ (r1 >>> 2)
 8001750:	ea82 03b1 	eor.w	r3, r2, r1, ror #2
    and     r3, r4, r3              // r3 <- r3 & 0xc0c0c0c0
 8001754:	ea04 0303 	and.w	r3, r4, r3
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001758:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 800175c:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r3, r3, r0              // r3 <- r3 | r0
 8001760:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001764:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001768:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r3, r3, r0              // r3 <- r3 | r0
 800176c:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001770:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001774:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r4, r3, r0              // r4 <- r3 | r0
 8001778:	ea43 0400 	orr.w	r4, r3, r0
    str.w   r4, [r12, #32]
 800177c:	f8cc 4020 	str.w	r4, [ip, #32]
    str.w   r12, [sp, #56]          // store the new rkeys address on the stack
 8001780:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
    bx      lr
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop

08001788 <aes256_xorcolumns>:
* It differs from 'aes256_xorcolumns_rotword' by the omission of the rotword
* operation (i.e. 'ror #26' instead of 'ror #2').
******************************************************************************/
.align 2
aes256_xorcolumns:
    ldr     r12, [sp, #56]          // restore 'rkeys' address
 8001788:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
    ldr.w   r5, [r12, #28]          // load rkey word of rkey from prev round
 800178c:	f8dc 501c 	ldr.w	r5, [ip, #28]
    movw    r4, #0xc0c0
 8001790:	f24c 04c0 	movw	r4, #49344	@ 0xc0c0
    movt    r4, #0xc0c0             // r4 <- 0xc0c0c0c0
 8001794:	f2cc 04c0 	movt	r4, #49344	@ 0xc0c0
    eor     r11, r5, r11, ror #26   // r11<- r5 ^ (r11 >>> 26)
 8001798:	ea85 6bbb 	eor.w	fp, r5, fp, ror #26
    bic     r11, r4, r11            // r11<- ~r11 & 0xc0c0c0c0 (NOT omitted in sbox)
 800179c:	ea24 0b0b 	bic.w	fp, r4, fp
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80017a0:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 80017a4:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r11, r11, r9            // r11<- r11 | r9
 80017a8:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80017ac:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 80017b0:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r11, r11, r9            // r11<- r11 | r9
 80017b4:	ea4b 0b09 	orr.w	fp, fp, r9
    eor     r9, r5, r11, ror #2     // r9 <- r5 ^ (r11 >>> 2)
 80017b8:	ea85 09bb 	eor.w	r9, r5, fp, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 80017bc:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r11, r11, r9            // r11<- r11 | r9
 80017c0:	ea4b 0b09 	orr.w	fp, fp, r9
    mvn     r9, r5                  // NOT omitted in sbox
 80017c4:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r5, [r12, #24]          // load rkey word of rkey from prev round
 80017c8:	f8dc 5018 	ldr.w	r5, [ip, #24]
    str     r9, [r12, #28]          // store new rkey word after NOT
 80017cc:	f8cc 901c 	str.w	r9, [ip, #28]
    str     r11, [r12, #92]         // store new rkey word in 'rkeys'
 80017d0:	f8cc b05c 	str.w	fp, [ip, #92]	@ 0x5c
    eor     r10, r5, r2, ror #26    // r10<- r5 ^ (r2 >>> 2)
 80017d4:	ea85 6ab2 	eor.w	sl, r5, r2, ror #26
    bic     r10, r4, r10            // r10<- ~r10 & 0xc0c0c0c0 (NOT omitted in sbox)
 80017d8:	ea24 0a0a 	bic.w	sl, r4, sl
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 80017dc:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #2      // r9 <- r9 & 0x30303030
 80017e0:	ea09 09b4 	and.w	r9, r9, r4, ror #2
    orr     r10, r10, r9            // r10<- r10 | r9
 80017e4:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 80017e8:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #4      // r9 <- r9 & 0x0c0c0c0c
 80017ec:	ea09 1934 	and.w	r9, r9, r4, ror #4
    orr     r10, r10, r9            // r10<- r10 | r9
 80017f0:	ea4a 0a09 	orr.w	sl, sl, r9
    eor     r9, r5, r10, ror #2     // r9 <- r5 ^ (r10 >>> 2)
 80017f4:	ea85 09ba 	eor.w	r9, r5, sl, ror #2
    and     r9, r9, r4, ror #6      // r9 <- r9 & 0x03030303
 80017f8:	ea09 19b4 	and.w	r9, r9, r4, ror #6
    orr     r10, r10, r9            // r10<- r10 | r9
 80017fc:	ea4a 0a09 	orr.w	sl, sl, r9
    mvn     r9, r5                  // NOT omitted in sbox
 8001800:	ea6f 0905 	mvn.w	r9, r5
    ldr.w   r2, [r12, #20]          // load rkey word of rkey from prev round
 8001804:	f8dc 2014 	ldr.w	r2, [ip, #20]
    str     r9, [r12, #24]          // store new rkey word after NOT
 8001808:	f8cc 9018 	str.w	r9, [ip, #24]
    str     r10, [r12, #88]         // store new rkey word in 'rkeys'
 800180c:	f8cc a058 	str.w	sl, [ip, #88]	@ 0x58
    eor     r9, r2, r0, ror #26     // r9 <- r2 ^ (r9 >>> 26)
 8001810:	ea82 69b0 	eor.w	r9, r2, r0, ror #26
    and     r9, r4, r9              // r9 <- r9 & 0xc0c0c0c0
 8001814:	ea04 0909 	and.w	r9, r4, r9
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001818:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 800181c:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001820:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001824:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001828:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r9, r9, r0              // r9 <- r9 | r0
 800182c:	ea49 0900 	orr.w	r9, r9, r0
    eor     r0, r2, r9, ror #2      // r0 <- r2 ^ (r9 >>> 2)
 8001830:	ea82 00b9 	eor.w	r0, r2, r9, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001834:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r9, r9, r0              // r9 <- r9 | r0
 8001838:	ea49 0900 	orr.w	r9, r9, r0
    ldr.w   r2, [r12, #16]          // load rkey word of rkey from prev round
 800183c:	f8dc 2010 	ldr.w	r2, [ip, #16]
    str.w   r9, [r12, #84]          // store new rkey word in 'rkeys'
 8001840:	f8cc 9054 	str.w	r9, [ip, #84]	@ 0x54
    eor     r8, r2, r8, ror #26     // r8 <- r2 ^ (r8 >>> 26)
 8001844:	ea82 68b8 	eor.w	r8, r2, r8, ror #26
    and     r8, r4, r8              // r8 <- r8 & 0xc0c0c0c0
 8001848:	ea04 0808 	and.w	r8, r4, r8
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 800184c:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001850:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r8, r8, r0              // r8 <- r8 | r0
 8001854:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 8001858:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 800185c:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r8, r8, r0              // r8 <- r8 | r0
 8001860:	ea48 0800 	orr.w	r8, r8, r0
    eor     r0, r2, r8, ror #2      // r0 <- r2 ^ (r8 >>> 2)
 8001864:	ea82 00b8 	eor.w	r0, r2, r8, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001868:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r8, r8, r0              // r8 <- r8 | r0
 800186c:	ea48 0800 	orr.w	r8, r8, r0
    ldr.w   r2, [r12, #12]          // load rkey word of rkey from prev round
 8001870:	f8dc 200c 	ldr.w	r2, [ip, #12]
    str.w   r8, [r12, #80]          // store new rkey word in 'rkeys'
 8001874:	f8cc 8050 	str.w	r8, [ip, #80]	@ 0x50
    eor     r7, r2, r7, ror #26     // r7 <- r2 ^ (r7 >>> 26)
 8001878:	ea82 67b7 	eor.w	r7, r2, r7, ror #26
    and     r7, r4, r7              // r7 <- r7 & 0xc0c0c0c0
 800187c:	ea04 0707 	and.w	r7, r4, r7
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 8001880:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001884:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r7, r7, r0              // r7 <- r7 | r0
 8001888:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 800188c:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001890:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r7, r7, r0              // r7 <- r7 | r0
 8001894:	ea47 0700 	orr.w	r7, r7, r0
    eor     r0, r2, r7, ror #2      // r0 <- r2 ^ (r7 >>> 2)
 8001898:	ea82 00b7 	eor.w	r0, r2, r7, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 800189c:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r7, r7, r0              // r7 <- r7 | r0
 80018a0:	ea47 0700 	orr.w	r7, r7, r0
    ldr.w   r2, [r12, #8]           // load rkey word of rkey from prev round
 80018a4:	f8dc 2008 	ldr.w	r2, [ip, #8]
    str.w   r7, [r12, #76]          // store new rkey word in 'rkeys'
 80018a8:	f8cc 704c 	str.w	r7, [ip, #76]	@ 0x4c
    eor     r6, r2, r6, ror #26     // r6 <- r2 ^ (r6 >>> 26)
 80018ac:	ea82 66b6 	eor.w	r6, r2, r6, ror #26
    bic     r6, r4, r6              // r6 <- ~r6 & 0xc0c0c0c0 (NOT omitted in sbox)
 80018b0:	ea24 0606 	bic.w	r6, r4, r6
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80018b4:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80018b8:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r6, r6, r0              // r6 <- r6 | r0
 80018bc:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80018c0:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 80018c4:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r6, r6, r0              // r6 <- r6 | r0
 80018c8:	ea46 0600 	orr.w	r6, r6, r0
    eor     r0, r2, r6, ror #2      // r0 <- r2 ^ (r6 >>> 2)
 80018cc:	ea82 00b6 	eor.w	r0, r2, r6, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 80018d0:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r6, r6, r0              // r6 <- r6 | r0
 80018d4:	ea46 0600 	orr.w	r6, r6, r0
    mvn     r0, r2                  // NOT omitted in sbox
 80018d8:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12, #4]           // load rkey word of rkey from prev round
 80018dc:	f8dc 2004 	ldr.w	r2, [ip, #4]
    str.w   r0, [r12, #8]           // store new rkey word after NOT
 80018e0:	f8cc 0008 	str.w	r0, [ip, #8]
    str.w   r6, [r12, #72]          // store new rkey word in 'rkeys'
 80018e4:	f8cc 6048 	str.w	r6, [ip, #72]	@ 0x48
    eor     r5, r2, r3, ror #26     // r5 <- r2 ^ (r3 >>> 26)
 80018e8:	ea82 65b3 	eor.w	r5, r2, r3, ror #26
    bic     r5, r4, r5              // r5 <- ~r5 & 0xc0c0c0c0 (NOT omitted in sbox)
 80018ec:	ea24 0505 	bic.w	r5, r4, r5
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 80018f0:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 80018f4:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r5, r5, r0              // r5 <- r5 | r0
 80018f8:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 80018fc:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 8001900:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001904:	ea45 0500 	orr.w	r5, r5, r0
    eor     r0, r2, r5, ror #2      // r0 <- r2 ^ (r5 >>> 2)
 8001908:	ea82 00b5 	eor.w	r0, r2, r5, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 800190c:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r5, r5, r0              // r5 <- r5 | r0
 8001910:	ea45 0500 	orr.w	r5, r5, r0
    mvn     r0, r2                  // NOT omitted in sbox
 8001914:	ea6f 0002 	mvn.w	r0, r2
    ldr.w   r2, [r12], #32          // load rkey word of rkey from prev round
 8001918:	f85c 2b20 	ldr.w	r2, [ip], #32
    str.w   r0, [r12, #-28]         // store new rkey word after NOT
 800191c:	f84c 0c1c 	str.w	r0, [ip, #-28]
    str.w   r5, [r12, #36]          // store new rkey word in 'rkeys'
 8001920:	f8cc 5024 	str.w	r5, [ip, #36]	@ 0x24
    eor     r3, r2, r1, ror #26     // r3 <- r2 ^ (r1 >>> 26)
 8001924:	ea82 63b1 	eor.w	r3, r2, r1, ror #26
    and     r3, r4, r3              // r3 <- r3 & 0xc0c0c0c0
 8001928:	ea04 0303 	and.w	r3, r4, r3
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 800192c:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #2      // r0 <- r0 & 0x30303030
 8001930:	ea00 00b4 	and.w	r0, r0, r4, ror #2
    orr     r3, r3, r0              // r3 <- r3 | r0
 8001934:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001938:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #4      // r0 <- r0 & 0x0c0c0c0c
 800193c:	ea00 1034 	and.w	r0, r0, r4, ror #4
    orr     r3, r3, r0              // r3 <- r3 | r0
 8001940:	ea43 0300 	orr.w	r3, r3, r0
    eor     r0, r2, r3, ror #2      // r0 <- r2 ^ (r3 >>> 2)
 8001944:	ea82 00b3 	eor.w	r0, r2, r3, ror #2
    and     r0, r0, r4, ror #6      // r0 <- r0 & 0x03030303
 8001948:	ea00 10b4 	and.w	r0, r0, r4, ror #6
    orr     r4, r3, r0              // r4 <- r3 | r0
 800194c:	ea43 0400 	orr.w	r4, r3, r0
    str.w   r4, [r12, #32]
 8001950:	f8cc 4020 	str.w	r4, [ip, #32]
    str.w   r12, [sp, #56]          // store the new rkeys address on the stack
 8001954:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
    bx      lr
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <inv_shiftrows_1>:
/******************************************************************************
* Applies ShiftRows^(-1) on a round key to match the fixsliced representation.
******************************************************************************/
.align 2
inv_shiftrows_1:
    ldr.w   r2, [r12, #-32]!
 800195c:	f85c 2d20 	ldr.w	r2, [ip, #-32]!
    str     r14, [sp, #52]          // store link register
 8001960:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r1, #8
 8001964:	f240 0108 	movw	r1, #8
    movw    r14, #0x0300
 8001968:	f240 3e00 	movw	lr, #768	@ 0x300
    movt    r14, #0x0c0f            // r14<- 0x0c0f0300 for ShiftRows^[-1]
 800196c:	f6c0 4e0f 	movt	lr, #3087	@ 0xc0f

08001970 <loop_inv_sr_1>:
loop_inv_sr_1:
    movw    r3, #0x3300
 8001970:	f243 3300 	movw	r3, #13056	@ 0x3300
    movt    r3, #0x3300             // r3 <- 0x33003300 for ShiftRows^[-1]
 8001974:	f2c3 3300 	movt	r3, #13056	@ 0x3300
    swpmv   r2, r2, r2, r2, r14, 4, r0
 8001978:	ea82 1012 	eor.w	r0, r2, r2, lsr #4
 800197c:	ea00 000e 	and.w	r0, r0, lr
 8001980:	ea82 0200 	eor.w	r2, r2, r0
 8001984:	ea82 1200 	eor.w	r2, r2, r0, lsl #4
    eor     r0, r2, r2, lsr #2
 8001988:	ea82 0092 	eor.w	r0, r2, r2, lsr #2
    and     r0, r3
 800198c:	ea00 0003 	and.w	r0, r0, r3
    eor     r2, r2, r0
 8001990:	ea82 0200 	eor.w	r2, r2, r0
    eor     r3, r2, r0, lsl #2
 8001994:	ea82 0380 	eor.w	r3, r2, r0, lsl #2
    ldr.w   r2, [r12, #4]!
 8001998:	f85c 2f04 	ldr.w	r2, [ip, #4]!
    str.w   r3, [r12, #-4]
 800199c:	f84c 3c04 	str.w	r3, [ip, #-4]
    subs    r1, #1
 80019a0:	3901      	subs	r1, #1
    bne     loop_inv_sr_1
 80019a2:	d1e5      	bne.n	8001970 <loop_inv_sr_1>
    ldr     r14, [sp, #52]          // restore link register
 80019a4:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    bx      lr
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop

080019ac <inv_shiftrows_2>:
* Applies ShiftRows^(-2) on a round key to match the fixsliced representation.
* Only needed for the fully-fixsliced (ffs) representation.
******************************************************************************/
.align 2
inv_shiftrows_2:
    ldr.w   r2, [r12, #-32]!
 80019ac:	f85c 2d20 	ldr.w	r2, [ip, #-32]!
    str     r14, [sp, #52]          // store link register
 80019b0:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r1, #8
 80019b4:	f240 0108 	movw	r1, #8
    movw    r14, #0x0f00
 80019b8:	f640 7e00 	movw	lr, #3840	@ 0xf00
    movt    r14, #0x0f00            // r14<- 0x0f000f00 for ShiftRows^[-2]
 80019bc:	f6c0 7e00 	movt	lr, #3840	@ 0xf00

080019c0 <loop_inv_sr_2>:
loop_inv_sr_2:
    eor     r0, r2, r2, lsr #4
 80019c0:	ea82 1012 	eor.w	r0, r2, r2, lsr #4
    and     r0, r14
 80019c4:	ea00 000e 	and.w	r0, r0, lr
    eor     r2, r2, r0
 80019c8:	ea82 0200 	eor.w	r2, r2, r0
    eor     r3, r2, r0, lsl #4
 80019cc:	ea82 1300 	eor.w	r3, r2, r0, lsl #4
    ldr.w   r2, [r12, #4]!
 80019d0:	f85c 2f04 	ldr.w	r2, [ip, #4]!
    str.w   r3, [r12, #-4]
 80019d4:	f84c 3c04 	str.w	r3, [ip, #-4]
    subs    r1, #1
 80019d8:	3901      	subs	r1, #1
    bne     loop_inv_sr_2
 80019da:	d1f1      	bne.n	80019c0 <loop_inv_sr_2>
    ldr     r14, [sp, #52]          // restore link register
 80019dc:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    bx      lr
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <inv_shiftrows_3>:
* Applies ShiftRows^(-3) on a round key to match the fixsliced representation.
* Only needed for the fully-fixsliced (ffs) representation.
******************************************************************************/
.align 2
inv_shiftrows_3:
    ldr.w   r2, [r12, #-32]!
 80019e4:	f85c 2d20 	ldr.w	r2, [ip, #-32]!
    str     r14, [sp, #52]          // store link register
 80019e8:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
    movw    r1, #8
 80019ec:	f240 0108 	movw	r1, #8
    movw    r14, #0x0c00
 80019f0:	f640 4e00 	movw	lr, #3072	@ 0xc00
    movt    r14, #0x030f            // r14<- 0x030f0c00 for ShiftRows^[-3]
 80019f4:	f2c0 3e0f 	movt	lr, #783	@ 0x30f

080019f8 <loop_inv_sr_3>:
loop_inv_sr_3:
    movw    r3, #0x3300
 80019f8:	f243 3300 	movw	r3, #13056	@ 0x3300
    movt    r3, #0x3300             // r3 <- 0x33003300 for ShiftRows^[-3]
 80019fc:	f2c3 3300 	movt	r3, #13056	@ 0x3300
    swpmv   r2, r2, r2, r2, r14, 4, r0
 8001a00:	ea82 1012 	eor.w	r0, r2, r2, lsr #4
 8001a04:	ea00 000e 	and.w	r0, r0, lr
 8001a08:	ea82 0200 	eor.w	r2, r2, r0
 8001a0c:	ea82 1200 	eor.w	r2, r2, r0, lsl #4
    eor     r0, r2, r2, lsr #2
 8001a10:	ea82 0092 	eor.w	r0, r2, r2, lsr #2
    and     r0, r3
 8001a14:	ea00 0003 	and.w	r0, r0, r3
    eor     r2, r2, r0
 8001a18:	ea82 0200 	eor.w	r2, r2, r0
    eor     r3, r2, r0, lsl #2
 8001a1c:	ea82 0380 	eor.w	r3, r2, r0, lsl #2
    ldr.w   r2, [r12, #4]!
 8001a20:	f85c 2f04 	ldr.w	r2, [ip, #4]!
    str.w   r3, [r12, #-4]
 8001a24:	f84c 3c04 	str.w	r3, [ip, #-4]
    subs    r1, #1
 8001a28:	3901      	subs	r1, #1
    bne     loop_inv_sr_3
 8001a2a:	d1e5      	bne.n	80019f8 <loop_inv_sr_3>
    ldr     r14, [sp, #52]          // restore link register
 8001a2c:	f8dd e034 	ldr.w	lr, [sp, #52]	@ 0x34
    bx      lr
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop

08001a34 <aes128_keyschedule_ffs>:

.global aes128_keyschedule_ffs
.type   aes128_keyschedule_ffs, %function
.align 2
aes128_keyschedule_ffs:
    push    {r0-r12,r14}
 8001a34:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8001a38:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r1]                // load the 128-bit key in r4-r7
 8001a3c:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001a40:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001a42:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001a44:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128-bit key in r8-r11
 8001a46:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001a4a:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001a4e:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001a52:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001a56:	f7ff fb3b 	bl	80010d0 <packing>
    ldr.w   r0, [sp, #56]           // restore 'rkeys' address
 8001a5a:	f8dd 0038 	ldr.w	r0, [sp, #56]	@ 0x38
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001a5e:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    bl      sbox                    // apply the sbox to the master key
 8001a62:	f7ff fb9f 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 1st rconst
 8001a66:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001a6a:	f7ff fcb9 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001a6e:	f7ff fb99 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 2nd rconst
 8001a72:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001a76:	f7ff fcb3 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001a7a:	f7ff ff6f 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001a7e:	f7ff fb91 	bl	80011a4 <sbox>
    eor     r0, r0, #0x00000300     // add the 3rd rconst
 8001a82:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001a86:	f7ff fcab 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_2
 8001a8a:	f7ff ff8f 	bl	80019ac <inv_shiftrows_2>
    bl      sbox                    // apply the sbox to the master key
 8001a8e:	f7ff fb89 	bl	80011a4 <sbox>
    eor     r8, r8, #0x00000300     // add the 4th rconst
 8001a92:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001a96:	f7ff fca3 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_3
 8001a9a:	f7ff ffa3 	bl	80019e4 <inv_shiftrows_3>
    bl      sbox                    // apply the sbox to the master key
 8001a9e:	f7ff fb81 	bl	80011a4 <sbox>
    eor     r7, r7, #0x00000300     // add the 5th rconst
 8001aa2:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001aa6:	f7ff fc9b 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001aaa:	f7ff fb7b 	bl	80011a4 <sbox>
    eor     r6, r6, #0x00000300     // add the 6th rconst
 8001aae:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001ab2:	f7ff fc95 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001ab6:	f7ff ff51 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001aba:	f7ff fb73 	bl	80011a4 <sbox>
    eor     r3, r3, #0x00000300     // add the 7th rconst
 8001abe:	f483 7340 	eor.w	r3, r3, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001ac2:	f7ff fc8d 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_2
 8001ac6:	f7ff ff71 	bl	80019ac <inv_shiftrows_2>
    bl      sbox                    // apply the sbox to the master key
 8001aca:	f7ff fb6b 	bl	80011a4 <sbox>
    eor     r1, r1, #0x00000300     // add the 8th rconst
 8001ace:	f481 7140 	eor.w	r1, r1, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001ad2:	f7ff fc85 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_3
 8001ad6:	f7ff ff85 	bl	80019e4 <inv_shiftrows_3>
    bl      sbox                    // apply the sbox to the master key
 8001ada:	f7ff fb63 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 9th rconst
 8001ade:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    eor     r2, r2, #0x00000300     // add the 9th rconst
 8001ae2:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    eor     r8, r8, #0x00000300     // add the 9th rconst
 8001ae6:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    eor     r7, r7, #0x00000300     // add the 9th rconst
 8001aea:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001aee:	f7ff fc77 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001af2:	f7ff fb57 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 10th rconst
 8001af6:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    eor     r0, r0, #0x00000300     // add the 10th rconst
 8001afa:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    eor     r7, r7, #0x00000300     // add the 10th rconst
 8001afe:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    eor     r6, r6, #0x00000300     // add the 10th rconst
 8001b02:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001b06:	f7ff fc6b 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001b0a:	f7ff ff27 	bl	800195c <inv_shiftrows_1>
    mvn     r5, r5                  // add the NOT for the last rkey
 8001b0e:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // add the NOT for the last rkey
 8001b12:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // add the NOT for the last rkey
 8001b16:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // add the NOT for the last rkey
 8001b1a:	ea6f 0b0b 	mvn.w	fp, fp
    strd    r5, r6, [r12, #4]
 8001b1e:	e9cc 5601 	strd	r5, r6, [ip, #4]
    strd    r10, r11, [r12, #24]
 8001b22:	e9cc ab06 	strd	sl, fp, [ip, #24]
    ldrd    r0, r1, [r12, #-316]
 8001b26:	e95c 014f 	ldrd	r0, r1, [ip, #-316]	@ 0x13c
    ldrd    r2, r3, [r12, #-296]
 8001b2a:	e95c 234a 	ldrd	r2, r3, [ip, #-296]	@ 0x128
    mvn     r0, r0                  // remove the NOT for the key whitening
 8001b2e:	ea6f 0000 	mvn.w	r0, r0
    mvn     r1, r1                  // remove the NOT for the key whitening
 8001b32:	ea6f 0101 	mvn.w	r1, r1
    mvn     r2, r2                  // remove the NOT for the key whitening
 8001b36:	ea6f 0202 	mvn.w	r2, r2
    mvn     r3, r3                  // remove the NOT for the key whitening
 8001b3a:	ea6f 0303 	mvn.w	r3, r3
    strd    r0, r1, [r12, #-316]
 8001b3e:	e94c 014f 	strd	r0, r1, [ip, #-316]	@ 0x13c
    strd    r2, r3, [r12, #-296]
 8001b42:	e94c 234a 	strd	r2, r3, [ip, #-296]	@ 0x128
    add.w   sp, #56                 // restore stack
 8001b46:	f10d 0d38 	add.w	sp, sp, #56	@ 0x38
    pop     {r0-r12, r14}           // restore context
 8001b4a:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8001b4e:	4770      	bx	lr

08001b50 <aes256_keyschedule_ffs>:
@ void aes256_keyschedule_ffs(u32* rkeys, const u8* key);
.global aes256_keyschedule_ffs
.type   aes256_keyschedule_ffs,%function
.align 2
aes256_keyschedule_ffs:
    push    {r0-r12,r14}
 8001b50:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8001b54:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r1]                // load the 128 first key bits in r4-r7
 8001b58:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001b5c:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001b5e:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001b60:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128 first key bits in r8-r11
 8001b62:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001b66:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001b6a:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001b6e:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001b72:	f7ff faad 	bl	80010d0 <packing>
    ldrd    r0,r1, [sp, #56]        // restore 'rkeys' and 'key' addresses
 8001b76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001b7a:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    add.w   r1, #16                 // points to the 128 last bits of the key
 8001b7e:	f101 0110 	add.w	r1, r1, #16
    ldr.w   r4, [r1]                // load the 128 first key bits in r4-r7
 8001b82:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001b86:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001b88:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001b8a:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128 first key bits in r8-r11
 8001b8c:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001b90:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001b94:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001b98:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001b9c:	f7ff fa98 	bl	80010d0 <packing>
    ldr.w   r0, [sp, #56]           // restore 'rkeys' address
 8001ba0:	f8dd 0038 	ldr.w	r0, [sp, #56]	@ 0x38
    add.w   r0, #32                 // points to the 128 last bits of the key
 8001ba4:	f100 0020 	add.w	r0, r0, #32
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001ba8:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    bl      sbox                    // apply the sbox to the master key
 8001bac:	f7ff fafa 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 1st rconst
 8001bb0:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001bb4:	f7ff fcfe 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001bb8:	f7ff faf4 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001bbc:	f7ff fde4 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001bc0:	f7ff fecc 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001bc4:	f7ff faee 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 2nd rconst
 8001bc8:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001bcc:	f7ff fcf2 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      inv_shiftrows_2
 8001bd0:	f7ff feec 	bl	80019ac <inv_shiftrows_2>
    bl      sbox                    // apply the sbox to the master key
 8001bd4:	f7ff fae6 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001bd8:	f7ff fdd6 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_3
 8001bdc:	f7ff ff02 	bl	80019e4 <inv_shiftrows_3>
    bl      sbox                    // apply the sbox to the master key
 8001be0:	f7ff fae0 	bl	80011a4 <sbox>
    eor     r0, r0, #0x00000300     // add the 3rd rconst
 8001be4:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001be8:	f7ff fce4 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001bec:	f7ff fada 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001bf0:	f7ff fdca 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001bf4:	f7ff feb2 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001bf8:	f7ff fad4 	bl	80011a4 <sbox>
    eor     r8, r8, #0x00000300     // add the 4th rconst
 8001bfc:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001c00:	f7ff fcd8 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      inv_shiftrows_2
 8001c04:	f7ff fed2 	bl	80019ac <inv_shiftrows_2>
    bl      sbox                    // apply the sbox to the master key
 8001c08:	f7ff facc 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001c0c:	f7ff fdbc 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_3
 8001c10:	f7ff fee8 	bl	80019e4 <inv_shiftrows_3>
    bl      sbox                    // apply the sbox to the master key
 8001c14:	f7ff fac6 	bl	80011a4 <sbox>
    eor     r7, r7, #0x00000300     // add the 5th rconst
 8001c18:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001c1c:	f7ff fcca 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001c20:	f7ff fac0 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001c24:	f7ff fdb0 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001c28:	f7ff fe98 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001c2c:	f7ff faba 	bl	80011a4 <sbox>
    eor     r6, r6, #0x00000300     // add the 6th rconst
 8001c30:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001c34:	f7ff fcbe 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      inv_shiftrows_2
 8001c38:	f7ff feb8 	bl	80019ac <inv_shiftrows_2>
    bl      sbox                    // apply the sbox to the master key
 8001c3c:	f7ff fab2 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001c40:	f7ff fda2 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_3
 8001c44:	f7ff fece 	bl	80019e4 <inv_shiftrows_3>
    bl      sbox                    // apply the sbox to the master key
 8001c48:	f7ff faac 	bl	80011a4 <sbox>
    eor     r3, r3, #0x00000300     // add the 6th rconst
 8001c4c:	f483 7340 	eor.w	r3, r3, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001c50:	f7ff fcb0 	bl	80015b4 <aes256_xorcolumns_rotword>
    add     r12, #32
 8001c54:	f10c 0c20 	add.w	ip, ip, #32
    bl      inv_shiftrows_1
 8001c58:	f7ff fe80 	bl	800195c <inv_shiftrows_1>
    mvn     r5, r5                  // add the NOT for the last rkey
 8001c5c:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // add the NOT for the last rkey
 8001c60:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // add the NOT for the last rkey
 8001c64:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // add the NOT for the last rkey
 8001c68:	ea6f 0b0b 	mvn.w	fp, fp
    ldrd    r0, r1, [r12, #-28]
 8001c6c:	e95c 0107 	ldrd	r0, r1, [ip, #-28]
    ldrd    r2, r3, [r12, #-8]
 8001c70:	e95c 2302 	ldrd	r2, r3, [ip, #-8]
    strd    r5, r6, [r12, #4]
 8001c74:	e9cc 5601 	strd	r5, r6, [ip, #4]
    strd    r10, r11, [r12, #24]
 8001c78:	e9cc ab06 	strd	sl, fp, [ip, #24]
    mvn     r0, r0                  // add the NOT for the penultimate rkey
 8001c7c:	ea6f 0000 	mvn.w	r0, r0
    mvn     r1, r1                  // add the NOT for the penultimate rkey
 8001c80:	ea6f 0101 	mvn.w	r1, r1
    mvn     r2, r2                  // add the NOT for the penultimate rkey
 8001c84:	ea6f 0202 	mvn.w	r2, r2
    mvn     r3, r3                  // add the NOT for the penultimate rkey
 8001c88:	ea6f 0303 	mvn.w	r3, r3
    ldrd    r5, r6, [r12, #-444]
 8001c8c:	e95c 566f 	ldrd	r5, r6, [ip, #-444]	@ 0x1bc
    ldrd    r10, r11, [r12, #-424]
 8001c90:	e95c ab6a 	ldrd	sl, fp, [ip, #-424]	@ 0x1a8
    strd    r0, r1, [r12, #-28]
 8001c94:	e94c 0107 	strd	r0, r1, [ip, #-28]
    strd    r2, r3, [r12, #-8]
 8001c98:	e94c 2302 	strd	r2, r3, [ip, #-8]
    mvn     r5, r5                  // remove the NOT for the key whitening
 8001c9c:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // remove the NOT for the key whitening
 8001ca0:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // remove the NOT for the key whitening
 8001ca4:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // remove the NOT for the key whitening
 8001ca8:	ea6f 0b0b 	mvn.w	fp, fp
    strd    r5, r6, [r12, #-444]
 8001cac:	e94c 566f 	strd	r5, r6, [ip, #-444]	@ 0x1bc
    strd    r10, r11, [r12, #-424]
 8001cb0:	e94c ab6a 	strd	sl, fp, [ip, #-424]	@ 0x1a8
    add.w   sp, #56                 // restore stack
 8001cb4:	f10d 0d38 	add.w	sp, sp, #56	@ 0x38
    pop     {r0-r12, r14}           // restore context
 8001cb8:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop

08001cc0 <aes128_keyschedule_sfs>:

.global aes128_keyschedule_sfs
.type   aes128_keyschedule_sfs,%function
.align 2
aes128_keyschedule_sfs:
    push    {r0-r12,r14}
 8001cc0:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8001cc4:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r1]                // load the 128-bit key in r4-r7
 8001cc8:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001ccc:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001cce:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001cd0:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128-bit key in r8-r11
 8001cd2:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001cd6:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001cda:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001cde:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001ce2:	f7ff f9f5 	bl	80010d0 <packing>
    ldr.w   r0, [sp, #56]           // restore 'rkeys' address
 8001ce6:	f8dd 0038 	ldr.w	r0, [sp, #56]	@ 0x38
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001cea:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    bl      sbox                    // apply the sbox to the master key
 8001cee:	f7ff fa59 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 1st rconst
 8001cf2:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001cf6:	f7ff fb73 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001cfa:	f7ff fa53 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 2nd rconst
 8001cfe:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d02:	f7ff fb6d 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001d06:	f7ff fe29 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001d0a:	f7ff fa4b 	bl	80011a4 <sbox>
    eor     r0, r0, #0x00000300     // add the 3rd rconst
 8001d0e:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d12:	f7ff fb65 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001d16:	f7ff fa45 	bl	80011a4 <sbox>
    eor     r8, r8, #0x00000300     // add the 4th rconst
 8001d1a:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d1e:	f7ff fb5f 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001d22:	f7ff fe1b 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001d26:	f7ff fa3d 	bl	80011a4 <sbox>
    eor     r7, r7, #0x00000300     // add the 5th rconst
 8001d2a:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d2e:	f7ff fb57 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001d32:	f7ff fa37 	bl	80011a4 <sbox>
    eor     r6, r6, #0x00000300     // add the 6th rconst
 8001d36:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d3a:	f7ff fb51 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001d3e:	f7ff fe0d 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001d42:	f7ff fa2f 	bl	80011a4 <sbox>
    eor     r3, r3, #0x00000300     // add the 7th rconst
 8001d46:	f483 7340 	eor.w	r3, r3, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d4a:	f7ff fb49 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001d4e:	f7ff fa29 	bl	80011a4 <sbox>
    eor     r1, r1, #0x00000300     // add the 8th rconst
 8001d52:	f481 7140 	eor.w	r1, r1, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d56:	f7ff fb43 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001d5a:	f7ff fdff 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001d5e:	f7ff fa21 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 9th rconst
 8001d62:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    eor     r2, r2, #0x00000300     // add the 9th rconst
 8001d66:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    eor     r8, r8, #0x00000300     // add the 9th rconst
 8001d6a:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    eor     r7, r7, #0x00000300     // add the 9th rconst
 8001d6e:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d72:	f7ff fb35 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001d76:	f7ff fa15 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 10th rconst
 8001d7a:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    eor     r0, r0, #0x00000300     // add the 10th rconst
 8001d7e:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    eor     r7, r7, #0x00000300     // add the 10th rconst
 8001d82:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    eor     r6, r6, #0x00000300     // add the 10th rconst
 8001d86:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes128_xorcolumns_rotword
 8001d8a:	f7ff fb29 	bl	80013e0 <aes128_xorcolumns_rotword>
    bl      inv_shiftrows_1
 8001d8e:	f7ff fde5 	bl	800195c <inv_shiftrows_1>
    mvn     r5, r5                  // add the NOT for the last rkey
 8001d92:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // add the NOT for the last rkey
 8001d96:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // add the NOT for the last rkey
 8001d9a:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // add the NOT for the last rkey
 8001d9e:	ea6f 0b0b 	mvn.w	fp, fp
    strd    r5, r6, [r12, #4]
 8001da2:	e9cc 5601 	strd	r5, r6, [ip, #4]
    strd    r10, r11, [r12, #24]
 8001da6:	e9cc ab06 	strd	sl, fp, [ip, #24]
    ldrd    r0, r1, [r12, #-316]
 8001daa:	e95c 014f 	ldrd	r0, r1, [ip, #-316]	@ 0x13c
    ldrd    r2, r3, [r12, #-296]
 8001dae:	e95c 234a 	ldrd	r2, r3, [ip, #-296]	@ 0x128
    mvn     r0, r0                  // remove the NOT for the key whitening
 8001db2:	ea6f 0000 	mvn.w	r0, r0
    mvn     r1, r1                  // remove the NOT for the key whitening
 8001db6:	ea6f 0101 	mvn.w	r1, r1
    mvn     r2, r2                  // remove the NOT for the key whitening
 8001dba:	ea6f 0202 	mvn.w	r2, r2
    mvn     r3, r3                  // remove the NOT for the key whitening
 8001dbe:	ea6f 0303 	mvn.w	r3, r3
    strd    r0, r1, [r12, #-316]
 8001dc2:	e94c 014f 	strd	r0, r1, [ip, #-316]	@ 0x13c
    strd    r2, r3, [r12, #-296]
 8001dc6:	e94c 234a 	strd	r2, r3, [ip, #-296]	@ 0x128
    add.w   sp, #56                 // restore stack
 8001dca:	f10d 0d38 	add.w	sp, sp, #56	@ 0x38
    pop     {r0-r12, r14}           // restore context
 8001dce:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8001dd2:	4770      	bx	lr

08001dd4 <aes256_keyschedule_sfs>:
@ void aes256_keyschedule_sfs(u32* rkeys, const u8* key);
.global aes256_keyschedule_sfs
.type   aes256_keyschedule_sfs,%function
.align 2
aes256_keyschedule_sfs:
    push    {r0-r12,r14}
 8001dd4:	e92d 5fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    sub.w   sp, #56                 // allow space on the stack for tmp var
 8001dd8:	f1ad 0d38 	sub.w	sp, sp, #56	@ 0x38
    ldr.w   r4, [r1]                // load the 128 first key bits in r4-r7
 8001ddc:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001de0:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001de2:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001de4:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128 first key bits in r8-r11
 8001de6:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001dea:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001dee:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001df2:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001df6:	f7ff f96b 	bl	80010d0 <packing>
    ldrd    r0,r1, [sp, #56]        // restore 'rkeys' and 'key' addresses
 8001dfa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001dfe:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    add.w   r1, #16                 // points to the 128 last bits of the key
 8001e02:	f101 0110 	add.w	r1, r1, #16
    ldr.w   r4, [r1]                // load the 128 first key bits in r4-r7
 8001e06:	f8d1 4000 	ldr.w	r4, [r1]
    ldr     r5, [r1, #4]
 8001e0a:	684d      	ldr	r5, [r1, #4]
    ldr     r6, [r1, #8]
 8001e0c:	688e      	ldr	r6, [r1, #8]
    ldr     r7, [r1, #12]
 8001e0e:	68cf      	ldr	r7, [r1, #12]
    ldr.w   r8, [r1]                // load the 128 first key bits in r8-r11
 8001e10:	f8d1 8000 	ldr.w	r8, [r1]
    ldr     r9, [r1, #4]
 8001e14:	f8d1 9004 	ldr.w	r9, [r1, #4]
    ldr     r10,[r1, #8]
 8001e18:	f8d1 a008 	ldr.w	sl, [r1, #8]
    ldr     r11,[r1, #12]
 8001e1c:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    bl      packing                 // pack the master key
 8001e20:	f7ff f956 	bl	80010d0 <packing>
    ldr.w   r0, [sp, #56]           // restore 'rkeys' address
 8001e24:	f8dd 0038 	ldr.w	r0, [sp, #56]	@ 0x38
    add.w   r0, #32                 // points to the 128 last bits of the key
 8001e28:	f100 0020 	add.w	r0, r0, #32
    stm     r0, {r4-r11}            // store the packed master key in 'rkeys'
 8001e2c:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
    bl      sbox                    // apply the sbox to the master key
 8001e30:	f7ff f9b8 	bl	80011a4 <sbox>
    eor     r11, r11, #0x00000300   // add the 1st rconst
 8001e34:	f48b 7b40 	eor.w	fp, fp, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001e38:	f7ff fbbc 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001e3c:	f7ff f9b2 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001e40:	f7ff fca2 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001e44:	f7ff fd8a 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001e48:	f7ff f9ac 	bl	80011a4 <sbox>
    eor     r2, r2, #0x00000300     // add the 2nd rconst
 8001e4c:	f482 7240 	eor.w	r2, r2, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001e50:	f7ff fbb0 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001e54:	f7ff f9a6 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001e58:	f7ff fc96 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001e5c:	f7ff fd7e 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001e60:	f7ff f9a0 	bl	80011a4 <sbox>
    eor     r0, r0, #0x00000300     // add the 3rd rconst
 8001e64:	f480 7040 	eor.w	r0, r0, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001e68:	f7ff fba4 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001e6c:	f7ff f99a 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001e70:	f7ff fc8a 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001e74:	f7ff fd72 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001e78:	f7ff f994 	bl	80011a4 <sbox>
    eor     r8, r8, #0x00000300     // add the 4th rconst
 8001e7c:	f488 7840 	eor.w	r8, r8, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001e80:	f7ff fb98 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001e84:	f7ff f98e 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001e88:	f7ff fc7e 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001e8c:	f7ff fd66 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001e90:	f7ff f988 	bl	80011a4 <sbox>
    eor     r7, r7, #0x00000300     // add the 5th rconst
 8001e94:	f487 7740 	eor.w	r7, r7, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001e98:	f7ff fb8c 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001e9c:	f7ff f982 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001ea0:	f7ff fc72 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001ea4:	f7ff fd5a 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001ea8:	f7ff f97c 	bl	80011a4 <sbox>
    eor     r6, r6, #0x00000300     // add the 6th rconst
 8001eac:	f486 7640 	eor.w	r6, r6, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001eb0:	f7ff fb80 	bl	80015b4 <aes256_xorcolumns_rotword>
    bl      sbox                    // apply the sbox to the master key
 8001eb4:	f7ff f976 	bl	80011a4 <sbox>
    bl      aes256_xorcolumns
 8001eb8:	f7ff fc66 	bl	8001788 <aes256_xorcolumns>
    bl      inv_shiftrows_1
 8001ebc:	f7ff fd4e 	bl	800195c <inv_shiftrows_1>
    bl      sbox                    // apply the sbox to the master key
 8001ec0:	f7ff f970 	bl	80011a4 <sbox>
    eor     r3, r3, #0x00000300     // add the 6th rconst
 8001ec4:	f483 7340 	eor.w	r3, r3, #768	@ 0x300
    bl      aes256_xorcolumns_rotword
 8001ec8:	f7ff fb74 	bl	80015b4 <aes256_xorcolumns_rotword>
    add     r12, #32
 8001ecc:	f10c 0c20 	add.w	ip, ip, #32
    bl      inv_shiftrows_1
 8001ed0:	f7ff fd44 	bl	800195c <inv_shiftrows_1>
    mvn     r5, r5                  // add the NOT for the last rkey
 8001ed4:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // add the NOT for the last rkey
 8001ed8:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // add the NOT for the last rkey
 8001edc:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // add the NOT for the last rkey
 8001ee0:	ea6f 0b0b 	mvn.w	fp, fp
    ldrd    r0, r1, [r12, #-28]
 8001ee4:	e95c 0107 	ldrd	r0, r1, [ip, #-28]
    ldrd    r2, r3, [r12, #-8]
 8001ee8:	e95c 2302 	ldrd	r2, r3, [ip, #-8]
    strd    r5, r6, [r12, #4]
 8001eec:	e9cc 5601 	strd	r5, r6, [ip, #4]
    strd    r10, r11, [r12, #24]
 8001ef0:	e9cc ab06 	strd	sl, fp, [ip, #24]
    mvn     r0, r0                  // add the NOT for the penultimate rkey
 8001ef4:	ea6f 0000 	mvn.w	r0, r0
    mvn     r1, r1                  // add the NOT for the penultimate rkey
 8001ef8:	ea6f 0101 	mvn.w	r1, r1
    mvn     r2, r2                  // add the NOT for the penultimate rkey
 8001efc:	ea6f 0202 	mvn.w	r2, r2
    mvn     r3, r3                  // add the NOT for the penultimate rkey
 8001f00:	ea6f 0303 	mvn.w	r3, r3
    ldrd    r5, r6, [r12, #-444]
 8001f04:	e95c 566f 	ldrd	r5, r6, [ip, #-444]	@ 0x1bc
    ldrd    r10, r11, [r12, #-424]
 8001f08:	e95c ab6a 	ldrd	sl, fp, [ip, #-424]	@ 0x1a8
    strd    r0, r1, [r12, #-28]
 8001f0c:	e94c 0107 	strd	r0, r1, [ip, #-28]
    strd    r2, r3, [r12, #-8]
 8001f10:	e94c 2302 	strd	r2, r3, [ip, #-8]
    mvn     r5, r5                  // remove the NOT for the key whitening
 8001f14:	ea6f 0505 	mvn.w	r5, r5
    mvn     r6, r6                  // remove the NOT for the key whitening
 8001f18:	ea6f 0606 	mvn.w	r6, r6
    mvn     r10, r10                // remove the NOT for the key whitening
 8001f1c:	ea6f 0a0a 	mvn.w	sl, sl
    mvn     r11, r11                // remove the NOT for the key whitening
 8001f20:	ea6f 0b0b 	mvn.w	fp, fp
    strd    r5, r6, [r12, #-444]
 8001f24:	e94c 566f 	strd	r5, r6, [ip, #-444]	@ 0x1bc
    strd    r10, r11, [r12, #-424]
 8001f28:	e94c ab6a 	strd	sl, fp, [ip, #-424]	@ 0x1a8
    add.w   sp, #56                 // restore stack
 8001f2c:	f10d 0d38 	add.w	sp, sp, #56	@ 0x38
    pop     {r0-r12, r14}           // restore context
 8001f30:	e8bd 5fff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
    bx      lr
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
	...

08001f40 <memchr>:
 8001f40:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8001f44:	2a10      	cmp	r2, #16
 8001f46:	db2b      	blt.n	8001fa0 <memchr+0x60>
 8001f48:	f010 0f07 	tst.w	r0, #7
 8001f4c:	d008      	beq.n	8001f60 <memchr+0x20>
 8001f4e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001f52:	3a01      	subs	r2, #1
 8001f54:	428b      	cmp	r3, r1
 8001f56:	d02d      	beq.n	8001fb4 <memchr+0x74>
 8001f58:	f010 0f07 	tst.w	r0, #7
 8001f5c:	b342      	cbz	r2, 8001fb0 <memchr+0x70>
 8001f5e:	d1f6      	bne.n	8001f4e <memchr+0xe>
 8001f60:	b4f0      	push	{r4, r5, r6, r7}
 8001f62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001f66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8001f6a:	f022 0407 	bic.w	r4, r2, #7
 8001f6e:	f07f 0700 	mvns.w	r7, #0
 8001f72:	2300      	movs	r3, #0
 8001f74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001f78:	3c08      	subs	r4, #8
 8001f7a:	ea85 0501 	eor.w	r5, r5, r1
 8001f7e:	ea86 0601 	eor.w	r6, r6, r1
 8001f82:	fa85 f547 	uadd8	r5, r5, r7
 8001f86:	faa3 f587 	sel	r5, r3, r7
 8001f8a:	fa86 f647 	uadd8	r6, r6, r7
 8001f8e:	faa5 f687 	sel	r6, r5, r7
 8001f92:	b98e      	cbnz	r6, 8001fb8 <memchr+0x78>
 8001f94:	d1ee      	bne.n	8001f74 <memchr+0x34>
 8001f96:	bcf0      	pop	{r4, r5, r6, r7}
 8001f98:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8001f9c:	f002 0207 	and.w	r2, r2, #7
 8001fa0:	b132      	cbz	r2, 8001fb0 <memchr+0x70>
 8001fa2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001fa6:	3a01      	subs	r2, #1
 8001fa8:	ea83 0301 	eor.w	r3, r3, r1
 8001fac:	b113      	cbz	r3, 8001fb4 <memchr+0x74>
 8001fae:	d1f8      	bne.n	8001fa2 <memchr+0x62>
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	4770      	bx	lr
 8001fb4:	3801      	subs	r0, #1
 8001fb6:	4770      	bx	lr
 8001fb8:	2d00      	cmp	r5, #0
 8001fba:	bf06      	itte	eq
 8001fbc:	4635      	moveq	r5, r6
 8001fbe:	3803      	subeq	r0, #3
 8001fc0:	3807      	subne	r0, #7
 8001fc2:	f015 0f01 	tst.w	r5, #1
 8001fc6:	d107      	bne.n	8001fd8 <memchr+0x98>
 8001fc8:	3001      	adds	r0, #1
 8001fca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8001fce:	bf02      	ittt	eq
 8001fd0:	3001      	addeq	r0, #1
 8001fd2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8001fd6:	3001      	addeq	r0, #1
 8001fd8:	bcf0      	pop	{r4, r5, r6, r7}
 8001fda:	3801      	subs	r0, #1
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop

08001fe0 <__aeabi_uldivmod>:
 8001fe0:	b953      	cbnz	r3, 8001ff8 <__aeabi_uldivmod+0x18>
 8001fe2:	b94a      	cbnz	r2, 8001ff8 <__aeabi_uldivmod+0x18>
 8001fe4:	2900      	cmp	r1, #0
 8001fe6:	bf08      	it	eq
 8001fe8:	2800      	cmpeq	r0, #0
 8001fea:	bf1c      	itt	ne
 8001fec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8001ff0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8001ff4:	f000 b96a 	b.w	80022cc <__aeabi_idiv0>
 8001ff8:	f1ad 0c08 	sub.w	ip, sp, #8
 8001ffc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8002000:	f000 f806 	bl	8002010 <__udivmoddi4>
 8002004:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002008:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800200c:	b004      	add	sp, #16
 800200e:	4770      	bx	lr

08002010 <__udivmoddi4>:
 8002010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002014:	9d08      	ldr	r5, [sp, #32]
 8002016:	460c      	mov	r4, r1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d14e      	bne.n	80020ba <__udivmoddi4+0xaa>
 800201c:	4694      	mov	ip, r2
 800201e:	458c      	cmp	ip, r1
 8002020:	4686      	mov	lr, r0
 8002022:	fab2 f282 	clz	r2, r2
 8002026:	d962      	bls.n	80020ee <__udivmoddi4+0xde>
 8002028:	b14a      	cbz	r2, 800203e <__udivmoddi4+0x2e>
 800202a:	f1c2 0320 	rsb	r3, r2, #32
 800202e:	4091      	lsls	r1, r2
 8002030:	fa20 f303 	lsr.w	r3, r0, r3
 8002034:	fa0c fc02 	lsl.w	ip, ip, r2
 8002038:	4319      	orrs	r1, r3
 800203a:	fa00 fe02 	lsl.w	lr, r0, r2
 800203e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8002042:	fa1f f68c 	uxth.w	r6, ip
 8002046:	fbb1 f4f7 	udiv	r4, r1, r7
 800204a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800204e:	fb07 1114 	mls	r1, r7, r4, r1
 8002052:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002056:	fb04 f106 	mul.w	r1, r4, r6
 800205a:	4299      	cmp	r1, r3
 800205c:	d90a      	bls.n	8002074 <__udivmoddi4+0x64>
 800205e:	eb1c 0303 	adds.w	r3, ip, r3
 8002062:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8002066:	f080 8112 	bcs.w	800228e <__udivmoddi4+0x27e>
 800206a:	4299      	cmp	r1, r3
 800206c:	f240 810f 	bls.w	800228e <__udivmoddi4+0x27e>
 8002070:	3c02      	subs	r4, #2
 8002072:	4463      	add	r3, ip
 8002074:	1a59      	subs	r1, r3, r1
 8002076:	fa1f f38e 	uxth.w	r3, lr
 800207a:	fbb1 f0f7 	udiv	r0, r1, r7
 800207e:	fb07 1110 	mls	r1, r7, r0, r1
 8002082:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002086:	fb00 f606 	mul.w	r6, r0, r6
 800208a:	429e      	cmp	r6, r3
 800208c:	d90a      	bls.n	80020a4 <__udivmoddi4+0x94>
 800208e:	eb1c 0303 	adds.w	r3, ip, r3
 8002092:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8002096:	f080 80fc 	bcs.w	8002292 <__udivmoddi4+0x282>
 800209a:	429e      	cmp	r6, r3
 800209c:	f240 80f9 	bls.w	8002292 <__udivmoddi4+0x282>
 80020a0:	4463      	add	r3, ip
 80020a2:	3802      	subs	r0, #2
 80020a4:	1b9b      	subs	r3, r3, r6
 80020a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80020aa:	2100      	movs	r1, #0
 80020ac:	b11d      	cbz	r5, 80020b6 <__udivmoddi4+0xa6>
 80020ae:	40d3      	lsrs	r3, r2
 80020b0:	2200      	movs	r2, #0
 80020b2:	e9c5 3200 	strd	r3, r2, [r5]
 80020b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020ba:	428b      	cmp	r3, r1
 80020bc:	d905      	bls.n	80020ca <__udivmoddi4+0xba>
 80020be:	b10d      	cbz	r5, 80020c4 <__udivmoddi4+0xb4>
 80020c0:	e9c5 0100 	strd	r0, r1, [r5]
 80020c4:	2100      	movs	r1, #0
 80020c6:	4608      	mov	r0, r1
 80020c8:	e7f5      	b.n	80020b6 <__udivmoddi4+0xa6>
 80020ca:	fab3 f183 	clz	r1, r3
 80020ce:	2900      	cmp	r1, #0
 80020d0:	d146      	bne.n	8002160 <__udivmoddi4+0x150>
 80020d2:	42a3      	cmp	r3, r4
 80020d4:	d302      	bcc.n	80020dc <__udivmoddi4+0xcc>
 80020d6:	4290      	cmp	r0, r2
 80020d8:	f0c0 80f0 	bcc.w	80022bc <__udivmoddi4+0x2ac>
 80020dc:	1a86      	subs	r6, r0, r2
 80020de:	eb64 0303 	sbc.w	r3, r4, r3
 80020e2:	2001      	movs	r0, #1
 80020e4:	2d00      	cmp	r5, #0
 80020e6:	d0e6      	beq.n	80020b6 <__udivmoddi4+0xa6>
 80020e8:	e9c5 6300 	strd	r6, r3, [r5]
 80020ec:	e7e3      	b.n	80020b6 <__udivmoddi4+0xa6>
 80020ee:	2a00      	cmp	r2, #0
 80020f0:	f040 8090 	bne.w	8002214 <__udivmoddi4+0x204>
 80020f4:	eba1 040c 	sub.w	r4, r1, ip
 80020f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80020fc:	fa1f f78c 	uxth.w	r7, ip
 8002100:	2101      	movs	r1, #1
 8002102:	fbb4 f6f8 	udiv	r6, r4, r8
 8002106:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800210a:	fb08 4416 	mls	r4, r8, r6, r4
 800210e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8002112:	fb07 f006 	mul.w	r0, r7, r6
 8002116:	4298      	cmp	r0, r3
 8002118:	d908      	bls.n	800212c <__udivmoddi4+0x11c>
 800211a:	eb1c 0303 	adds.w	r3, ip, r3
 800211e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8002122:	d202      	bcs.n	800212a <__udivmoddi4+0x11a>
 8002124:	4298      	cmp	r0, r3
 8002126:	f200 80cd 	bhi.w	80022c4 <__udivmoddi4+0x2b4>
 800212a:	4626      	mov	r6, r4
 800212c:	1a1c      	subs	r4, r3, r0
 800212e:	fa1f f38e 	uxth.w	r3, lr
 8002132:	fbb4 f0f8 	udiv	r0, r4, r8
 8002136:	fb08 4410 	mls	r4, r8, r0, r4
 800213a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800213e:	fb00 f707 	mul.w	r7, r0, r7
 8002142:	429f      	cmp	r7, r3
 8002144:	d908      	bls.n	8002158 <__udivmoddi4+0x148>
 8002146:	eb1c 0303 	adds.w	r3, ip, r3
 800214a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800214e:	d202      	bcs.n	8002156 <__udivmoddi4+0x146>
 8002150:	429f      	cmp	r7, r3
 8002152:	f200 80b0 	bhi.w	80022b6 <__udivmoddi4+0x2a6>
 8002156:	4620      	mov	r0, r4
 8002158:	1bdb      	subs	r3, r3, r7
 800215a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800215e:	e7a5      	b.n	80020ac <__udivmoddi4+0x9c>
 8002160:	f1c1 0620 	rsb	r6, r1, #32
 8002164:	408b      	lsls	r3, r1
 8002166:	fa22 f706 	lsr.w	r7, r2, r6
 800216a:	431f      	orrs	r7, r3
 800216c:	fa20 fc06 	lsr.w	ip, r0, r6
 8002170:	fa04 f301 	lsl.w	r3, r4, r1
 8002174:	ea43 030c 	orr.w	r3, r3, ip
 8002178:	40f4      	lsrs	r4, r6
 800217a:	fa00 f801 	lsl.w	r8, r0, r1
 800217e:	0c38      	lsrs	r0, r7, #16
 8002180:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8002184:	fbb4 fef0 	udiv	lr, r4, r0
 8002188:	fa1f fc87 	uxth.w	ip, r7
 800218c:	fb00 441e 	mls	r4, r0, lr, r4
 8002190:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8002194:	fb0e f90c 	mul.w	r9, lr, ip
 8002198:	45a1      	cmp	r9, r4
 800219a:	fa02 f201 	lsl.w	r2, r2, r1
 800219e:	d90a      	bls.n	80021b6 <__udivmoddi4+0x1a6>
 80021a0:	193c      	adds	r4, r7, r4
 80021a2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80021a6:	f080 8084 	bcs.w	80022b2 <__udivmoddi4+0x2a2>
 80021aa:	45a1      	cmp	r9, r4
 80021ac:	f240 8081 	bls.w	80022b2 <__udivmoddi4+0x2a2>
 80021b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80021b4:	443c      	add	r4, r7
 80021b6:	eba4 0409 	sub.w	r4, r4, r9
 80021ba:	fa1f f983 	uxth.w	r9, r3
 80021be:	fbb4 f3f0 	udiv	r3, r4, r0
 80021c2:	fb00 4413 	mls	r4, r0, r3, r4
 80021c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80021ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80021ce:	45a4      	cmp	ip, r4
 80021d0:	d907      	bls.n	80021e2 <__udivmoddi4+0x1d2>
 80021d2:	193c      	adds	r4, r7, r4
 80021d4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80021d8:	d267      	bcs.n	80022aa <__udivmoddi4+0x29a>
 80021da:	45a4      	cmp	ip, r4
 80021dc:	d965      	bls.n	80022aa <__udivmoddi4+0x29a>
 80021de:	3b02      	subs	r3, #2
 80021e0:	443c      	add	r4, r7
 80021e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80021e6:	fba0 9302 	umull	r9, r3, r0, r2
 80021ea:	eba4 040c 	sub.w	r4, r4, ip
 80021ee:	429c      	cmp	r4, r3
 80021f0:	46ce      	mov	lr, r9
 80021f2:	469c      	mov	ip, r3
 80021f4:	d351      	bcc.n	800229a <__udivmoddi4+0x28a>
 80021f6:	d04e      	beq.n	8002296 <__udivmoddi4+0x286>
 80021f8:	b155      	cbz	r5, 8002210 <__udivmoddi4+0x200>
 80021fa:	ebb8 030e 	subs.w	r3, r8, lr
 80021fe:	eb64 040c 	sbc.w	r4, r4, ip
 8002202:	fa04 f606 	lsl.w	r6, r4, r6
 8002206:	40cb      	lsrs	r3, r1
 8002208:	431e      	orrs	r6, r3
 800220a:	40cc      	lsrs	r4, r1
 800220c:	e9c5 6400 	strd	r6, r4, [r5]
 8002210:	2100      	movs	r1, #0
 8002212:	e750      	b.n	80020b6 <__udivmoddi4+0xa6>
 8002214:	f1c2 0320 	rsb	r3, r2, #32
 8002218:	fa20 f103 	lsr.w	r1, r0, r3
 800221c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002220:	fa24 f303 	lsr.w	r3, r4, r3
 8002224:	4094      	lsls	r4, r2
 8002226:	430c      	orrs	r4, r1
 8002228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800222c:	fa00 fe02 	lsl.w	lr, r0, r2
 8002230:	fa1f f78c 	uxth.w	r7, ip
 8002234:	fbb3 f0f8 	udiv	r0, r3, r8
 8002238:	fb08 3110 	mls	r1, r8, r0, r3
 800223c:	0c23      	lsrs	r3, r4, #16
 800223e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002242:	fb00 f107 	mul.w	r1, r0, r7
 8002246:	4299      	cmp	r1, r3
 8002248:	d908      	bls.n	800225c <__udivmoddi4+0x24c>
 800224a:	eb1c 0303 	adds.w	r3, ip, r3
 800224e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8002252:	d22c      	bcs.n	80022ae <__udivmoddi4+0x29e>
 8002254:	4299      	cmp	r1, r3
 8002256:	d92a      	bls.n	80022ae <__udivmoddi4+0x29e>
 8002258:	3802      	subs	r0, #2
 800225a:	4463      	add	r3, ip
 800225c:	1a5b      	subs	r3, r3, r1
 800225e:	b2a4      	uxth	r4, r4
 8002260:	fbb3 f1f8 	udiv	r1, r3, r8
 8002264:	fb08 3311 	mls	r3, r8, r1, r3
 8002268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800226c:	fb01 f307 	mul.w	r3, r1, r7
 8002270:	42a3      	cmp	r3, r4
 8002272:	d908      	bls.n	8002286 <__udivmoddi4+0x276>
 8002274:	eb1c 0404 	adds.w	r4, ip, r4
 8002278:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800227c:	d213      	bcs.n	80022a6 <__udivmoddi4+0x296>
 800227e:	42a3      	cmp	r3, r4
 8002280:	d911      	bls.n	80022a6 <__udivmoddi4+0x296>
 8002282:	3902      	subs	r1, #2
 8002284:	4464      	add	r4, ip
 8002286:	1ae4      	subs	r4, r4, r3
 8002288:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800228c:	e739      	b.n	8002102 <__udivmoddi4+0xf2>
 800228e:	4604      	mov	r4, r0
 8002290:	e6f0      	b.n	8002074 <__udivmoddi4+0x64>
 8002292:	4608      	mov	r0, r1
 8002294:	e706      	b.n	80020a4 <__udivmoddi4+0x94>
 8002296:	45c8      	cmp	r8, r9
 8002298:	d2ae      	bcs.n	80021f8 <__udivmoddi4+0x1e8>
 800229a:	ebb9 0e02 	subs.w	lr, r9, r2
 800229e:	eb63 0c07 	sbc.w	ip, r3, r7
 80022a2:	3801      	subs	r0, #1
 80022a4:	e7a8      	b.n	80021f8 <__udivmoddi4+0x1e8>
 80022a6:	4631      	mov	r1, r6
 80022a8:	e7ed      	b.n	8002286 <__udivmoddi4+0x276>
 80022aa:	4603      	mov	r3, r0
 80022ac:	e799      	b.n	80021e2 <__udivmoddi4+0x1d2>
 80022ae:	4630      	mov	r0, r6
 80022b0:	e7d4      	b.n	800225c <__udivmoddi4+0x24c>
 80022b2:	46d6      	mov	lr, sl
 80022b4:	e77f      	b.n	80021b6 <__udivmoddi4+0x1a6>
 80022b6:	4463      	add	r3, ip
 80022b8:	3802      	subs	r0, #2
 80022ba:	e74d      	b.n	8002158 <__udivmoddi4+0x148>
 80022bc:	4606      	mov	r6, r0
 80022be:	4623      	mov	r3, r4
 80022c0:	4608      	mov	r0, r1
 80022c2:	e70f      	b.n	80020e4 <__udivmoddi4+0xd4>
 80022c4:	3e02      	subs	r6, #2
 80022c6:	4463      	add	r3, ip
 80022c8:	e730      	b.n	800212c <__udivmoddi4+0x11c>
 80022ca:	bf00      	nop

080022cc <__aeabi_idiv0>:
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop

080022d0 <ELIMAC>:
extern void four_Rounds_aes128_encrypt_ffs(uint8_t* ctext, uint8_t* ctext_bis, const uint8_t* ptext, const uint8_t* ptext_bis, const uint32_t* rkey);
extern void six_Rounds_aes128_encrypt_ffs(uint8_t* ctext, uint8_t* ctext_bis, const uint8_t* ptext, const uint8_t* ptext_bis, const uint32_t* rkey);
extern void eigth_Rounds_aes128_encrypt_ffs(uint8_t* ctext, uint8_t* ctext_bis, const uint8_t* ptext, const uint8_t* ptext_bis, const uint32_t* rkey);


void ELIMAC(unsigned char* plaintext,  const unsigned char plaintext_size, unsigned char* key1, unsigned char* key2, unsigned char rounds, unsigned char* tag){
 80022d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022d4:	f5ad 7d65 	sub.w	sp, sp, #916	@ 0x394
 80022d8:	af02      	add	r7, sp, #8
 80022da:	f507 7662 	add.w	r6, r7, #904	@ 0x388
 80022de:	f5a6 765d 	sub.w	r6, r6, #884	@ 0x374
 80022e2:	6030      	str	r0, [r6, #0]
 80022e4:	4608      	mov	r0, r1
 80022e6:	f507 7162 	add.w	r1, r7, #904	@ 0x388
 80022ea:	f5a1 715f 	sub.w	r1, r1, #892	@ 0x37c
 80022ee:	600a      	str	r2, [r1, #0]
 80022f0:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 80022f4:	f5a2 7260 	sub.w	r2, r2, #896	@ 0x380
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80022fe:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002302:	4602      	mov	r2, r0
 8002304:	701a      	strb	r2, [r3, #0]
 8002306:	466b      	mov	r3, sp
 8002308:	461e      	mov	r6, r3

    unsigned char ptext0[plaintext_size];
 800230a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800230e:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	3b01      	subs	r3, #1
 8002316:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 800231a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800231e:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2200      	movs	r2, #0
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	607a      	str	r2, [r7, #4]
 800232a:	f04f 0200 	mov.w	r2, #0
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	00cb      	lsls	r3, r1, #3
 8002336:	6839      	ldr	r1, [r7, #0]
 8002338:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800233c:	6839      	ldr	r1, [r7, #0]
 800233e:	00ca      	lsls	r2, r1, #3
 8002340:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002344:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2200      	movs	r2, #0
 800234c:	469a      	mov	sl, r3
 800234e:	4693      	mov	fp, r2
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	f04f 0300 	mov.w	r3, #0
 8002358:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800235c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002364:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002368:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	3307      	adds	r3, #7
 8002370:	08db      	lsrs	r3, r3, #3
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	ebad 0d03 	sub.w	sp, sp, r3
 8002378:	ab02      	add	r3, sp, #8
 800237a:	3300      	adds	r3, #0
 800237c:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
    unsigned char ptext1[plaintext_size];
 8002380:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002384:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	3b01      	subs	r3, #1
 800238c:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8002390:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002394:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	4698      	mov	r8, r3
 800239e:	4691      	mov	r9, r2
 80023a0:	f04f 0200 	mov.w	r2, #0
 80023a4:	f04f 0300 	mov.w	r3, #0
 80023a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023b4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80023b8:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	2200      	movs	r2, #0
 80023c0:	461c      	mov	r4, r3
 80023c2:	4615      	mov	r5, r2
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	f04f 0300 	mov.w	r3, #0
 80023cc:	00eb      	lsls	r3, r5, #3
 80023ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023d2:	00e2      	lsls	r2, r4, #3
 80023d4:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80023d8:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	3307      	adds	r3, #7
 80023e0:	08db      	lsrs	r3, r3, #3
 80023e2:	00db      	lsls	r3, r3, #3
 80023e4:	ebad 0d03 	sub.w	sp, sp, r3
 80023e8:	ab02      	add	r3, sp, #8
 80023ea:	3300      	adds	r3, #0
 80023ec:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370

    unsigned char i_n1[16] = {0,0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0};
 80023f0:	4b54      	ldr	r3, [pc, #336]	@ (8002544 <ELIMAC+0x274>)
 80023f2:	f507 7457 	add.w	r4, r7, #860	@ 0x35c
 80023f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    unsigned char i_n2[16] = {0,0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0};
 80023fc:	4b51      	ldr	r3, [pc, #324]	@ (8002544 <ELIMAC+0x274>)
 80023fe:	f507 7453 	add.w	r4, r7, #844	@ 0x34c
 8002402:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002404:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    unsigned char i_n1_t[16] = {0,0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0};
 8002408:	4b4e      	ldr	r3, [pc, #312]	@ (8002544 <ELIMAC+0x274>)
 800240a:	f507 744f 	add.w	r4, r7, #828	@ 0x33c
 800240e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002410:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    unsigned char i_n2_t[16] = {0,0,0,0, 0,0,0,0, 0,0,0,0, 0,0,0,0};
 8002414:	4b4b      	ldr	r3, [pc, #300]	@ (8002544 <ELIMAC+0x274>)
 8002416:	f507 744b 	add.w	r4, r7, #812	@ 0x32c
 800241a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800241c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    unsigned char S1[bit_size];
    unsigned char S2[bit_size];

    unsigned int add_nonce_0[4] = {0,0,0,0};
 8002420:	f507 733f 	add.w	r3, r7, #764	@ 0x2fc
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
    unsigned int add_nonce_1[4] = {1,1,1,1};
 800242e:	4b46      	ldr	r3, [pc, #280]	@ (8002548 <ELIMAC+0x278>)
 8002430:	f507 743b 	add.w	r4, r7, #748	@ 0x2ec
 8002434:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002436:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    unsigned int add_nonce_2[4] = {2,2,2,2};
 800243a:	4b44      	ldr	r3, [pc, #272]	@ (800254c <ELIMAC+0x27c>)
 800243c:	f507 7437 	add.w	r4, r7, #732	@ 0x2dc
 8002440:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002442:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    uint32_t rkeys_ffs[88];
    uint32_t rkeys_ffs_H[88];

    for (size_t i = 0; i < plaintext_size; i++)
 8002446:	2300      	movs	r3, #0
 8002448:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 800244c:	e012      	b.n	8002474 <ELIMAC+0x1a4>
    {
        ptext1[i]=0;
 800244e:	f8d7 2370 	ldr.w	r2, [r7, #880]	@ 0x370
 8002452:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002456:	4413      	add	r3, r2
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
        ptext0[i]=0;
 800245c:	f8d7 2378 	ldr.w	r2, [r7, #888]	@ 0x378
 8002460:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002464:	4413      	add	r3, r2
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < plaintext_size; i++)
 800246a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800246e:	3301      	adds	r3, #1
 8002470:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002474:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002478:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8002482:	429a      	cmp	r2, r3
 8002484:	d3e3      	bcc.n	800244e <ELIMAC+0x17e>
    }

    divide_plaintext(plaintext, ptext0, ptext1, plaintext_size);
 8002486:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800248a:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 8002494:	f5a2 705d 	sub.w	r0, r2, #884	@ 0x374
 8002498:	f8d7 2370 	ldr.w	r2, [r7, #880]	@ 0x370
 800249c:	f8d7 1378 	ldr.w	r1, [r7, #888]	@ 0x378
 80024a0:	6800      	ldr	r0, [r0, #0]
 80024a2:	f000 f855 	bl	8002550 <divide_plaintext>

    for (size_t i = 0; i < bit_size; i++)
 80024a6:	2300      	movs	r3, #0
 80024a8:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
 80024ac:	e012      	b.n	80024d4 <ELIMAC+0x204>
    {
        S1[i]=0;
 80024ae:	f507 7247 	add.w	r2, r7, #796	@ 0x31c
 80024b2:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80024b6:	4413      	add	r3, r2
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
        S2[i]=0;
 80024bc:	f507 7243 	add.w	r2, r7, #780	@ 0x30c
 80024c0:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80024c4:	4413      	add	r3, r2
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < bit_size; i++)
 80024ca:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80024ce:	3301      	adds	r3, #1
 80024d0:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
 80024d4:	f8d7 3380 	ldr.w	r3, [r7, #896]	@ 0x380
 80024d8:	2b0f      	cmp	r3, #15
 80024da:	d9e8      	bls.n	80024ae <ELIMAC+0x1de>
    }

    aes128_keyschedule_ffs(rkeys_ffs_H, key1);
 80024dc:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80024e0:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 80024e4:	f107 021c 	add.w	r2, r7, #28
 80024e8:	6819      	ldr	r1, [r3, #0]
 80024ea:	4610      	mov	r0, r2
 80024ec:	f7ff faa2 	bl	8001a34 <aes128_keyschedule_ffs>
    aes128_keyschedule_ffs(rkeys_ffs, key2);
 80024f0:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 80024f4:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 80024f8:	f507 72be 	add.w	r2, r7, #380	@ 0x17c
 80024fc:	6819      	ldr	r1, [r3, #0]
 80024fe:	4610      	mov	r0, r2
 8002500:	f7ff fa98 	bl	8001a34 <aes128_keyschedule_ffs>

    int block_size = plaintext_size/32;
 8002504:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8002508:	f2a3 3375 	subw	r3, r3, #885	@ 0x375
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	b2db      	uxtb	r3, r3
 8002512:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c


    two_Rounds_aes128_encrypt_ffs(tag, tag+16, ptext0, ptext1, rkeys_ffs_H);
 8002516:	f8d7 33b4 	ldr.w	r3, [r7, #948]	@ 0x3b4
 800251a:	f103 0110 	add.w	r1, r3, #16
 800251e:	f107 031c 	add.w	r3, r7, #28
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002528:	f8d7 2378 	ldr.w	r2, [r7, #888]	@ 0x378
 800252c:	f8d7 03b4 	ldr.w	r0, [r7, #948]	@ 0x3b4
 8002530:	f7fe fb44 	bl	8000bbc <two_Rounds_aes128_encrypt_ffs>
 8002534:	46b5      	mov	sp, r6
    xor_nonce( S1,S2, 16);


    aes128_encrypt_ffs(tag, S2, S1,S1, rkeys_ffs);*/

}
 8002536:	bf00      	nop
 8002538:	f507 7763 	add.w	r7, r7, #908	@ 0x38c
 800253c:	46bd      	mov	sp, r7
 800253e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002542:	bf00      	nop
 8002544:	0800699c 	.word	0x0800699c
 8002548:	080069ac 	.word	0x080069ac
 800254c:	080069bc 	.word	0x080069bc

08002550 <divide_plaintext>:
    for (size_t i = 0; i < size; i++){
        plaintext[i]=nonce[i]^ plaintext[i];
    }

}
void divide_plaintext(unsigned char* plaintext, unsigned char* ptext0,  unsigned char* ptext1,unsigned int plaintext_size){
 8002550:	b480      	push	{r7}
 8002552:	b089      	sub	sp, #36	@ 0x24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	603b      	str	r3, [r7, #0]
    int condicion = 1;
 800255e:	2301      	movs	r3, #1
 8002560:	61fb      	str	r3, [r7, #28]
    size_t j=0;
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
    size_t k=0;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < plaintext_size; i++){
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	e02c      	b.n	80025ca <divide_plaintext+0x7a>

        if (i%16==0 && i!=0)
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <divide_plaintext+0x38>
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <divide_plaintext+0x38>
            condicion=condicion^1;
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	f083 0301 	eor.w	r3, r3, #1
 8002586:	61fb      	str	r3, [r7, #28]

        if (condicion)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <divide_plaintext+0x50>
            ptext0[j] = plaintext[i];
 800258e:	68fa      	ldr	r2, [r7, #12]
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	441a      	add	r2, r3
 8002594:	68b9      	ldr	r1, [r7, #8]
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	440b      	add	r3, r1
 800259a:	7812      	ldrb	r2, [r2, #0]
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e007      	b.n	80025b0 <divide_plaintext+0x60>
        else
            ptext1[k] = plaintext[i];
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	441a      	add	r2, r3
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	440b      	add	r3, r1
 80025ac:	7812      	ldrb	r2, [r2, #0]
 80025ae:	701a      	strb	r2, [r3, #0]

        if (condicion)
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <divide_plaintext+0x6e>
            j++;
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	e002      	b.n	80025c4 <divide_plaintext+0x74>
        else
            k++;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	3301      	adds	r3, #1
 80025c2:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < plaintext_size; i++){
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	3301      	adds	r3, #1
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d3ce      	bcc.n	8002570 <divide_plaintext+0x20>
    }
}
 80025d2:	bf00      	nop
 80025d4:	bf00      	nop
 80025d6:	3724      	adds	r7, #36	@ 0x24
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <serial_printf>:
 *      Author: cuauhtemoc
 */

#include "Serial.h"

void serial_printf(UART_HandleTypeDef *huart, uint8_t *pData, uint32_t Timeout){
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b086      	sub	sp, #24
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	607a      	str	r2, [r7, #4]
	uint16_t Size = 0;
 80025ec:	2300      	movs	r3, #0
 80025ee:	82fb      	strh	r3, [r7, #22]
	do{
		Size++;
 80025f0:	8afb      	ldrh	r3, [r7, #22]
 80025f2:	3301      	adds	r3, #1
 80025f4:	82fb      	strh	r3, [r7, #22]
	}while(pData[Size]!='\0');
 80025f6:	8afb      	ldrh	r3, [r7, #22]
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	4413      	add	r3, r2
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f6      	bne.n	80025f0 <serial_printf+0x10>
	HAL_UART_Transmit(huart, pData,Size, HAL_MAX_DELAY);
 8002602:	8afa      	ldrh	r2, [r7, #22]
 8002604:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f002 fd72 	bl	80050f4 <HAL_UART_Transmit>
}
 8002610:	bf00      	nop
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <print_array_2>:

uint32_t stop_timer(void) {
    return DWT->CYCCNT;
}

void print_array_2(uint8_t * plaintext, uint8_t size){
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	70fb      	strb	r3, [r7, #3]

	for (int i= 0; i < size; i++) {
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	e011      	b.n	800264e <print_array_2+0x36>
	  sprintf(buffer,"%02x ", plaintext[i]);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	4413      	add	r3, r2
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	490f      	ldr	r1, [pc, #60]	@ (8002674 <print_array_2+0x5c>)
 8002636:	4810      	ldr	r0, [pc, #64]	@ (8002678 <print_array_2+0x60>)
 8002638:	f003 fd04 	bl	8006044 <siprintf>
	  serial_printf(&huart3, (uint8_t *) buffer, HAL_MAX_DELAY);
 800263c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002640:	490d      	ldr	r1, [pc, #52]	@ (8002678 <print_array_2+0x60>)
 8002642:	480e      	ldr	r0, [pc, #56]	@ (800267c <print_array_2+0x64>)
 8002644:	f7ff ffcc 	bl	80025e0 <serial_printf>
	for (int i= 0; i < size; i++) {
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	3301      	adds	r3, #1
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	78fb      	ldrb	r3, [r7, #3]
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	429a      	cmp	r2, r3
 8002654:	dbe9      	blt.n	800262a <print_array_2+0x12>
	}
	sprintf(buffer,"\n");
 8002656:	490a      	ldr	r1, [pc, #40]	@ (8002680 <print_array_2+0x68>)
 8002658:	4807      	ldr	r0, [pc, #28]	@ (8002678 <print_array_2+0x60>)
 800265a:	f003 fcf3 	bl	8006044 <siprintf>
	serial_printf(&huart3, (uint8_t *) buffer, HAL_MAX_DELAY);
 800265e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002662:	4905      	ldr	r1, [pc, #20]	@ (8002678 <print_array_2+0x60>)
 8002664:	4805      	ldr	r0, [pc, #20]	@ (800267c <print_array_2+0x64>)
 8002666:	f7ff ffbb 	bl	80025e0 <serial_printf>
}
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	080069d4 	.word	0x080069d4
 8002678:	20000888 	.word	0x20000888
 800267c:	200002c0 	.word	0x200002c0
 8002680:	080069dc 	.word	0x080069dc

08002684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800268a:	f000 fc66 	bl	8002f5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800268e:	f000 f851 	bl	8002734 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002692:	f000 f963 	bl	800295c <MX_GPIO_Init>
  MX_ETH_Init();
 8002696:	f000 f8b5 	bl	8002804 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800269a:	f000 f901 	bl	80028a0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800269e:	f000 f92f 	bl	8002900 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */


    for (size_t i = 0; i < plaintext_size; i++){
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]
 80026a6:	e010      	b.n	80026ca <main+0x46>
  	  plaintext[i] =i;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	b2d9      	uxtb	r1, r3
 80026ac:	4a19      	ldr	r2, [pc, #100]	@ (8002714 <main+0x90>)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4413      	add	r3, r2
 80026b2:	460a      	mov	r2, r1
 80026b4:	701a      	strb	r2, [r3, #0]
  	  asociated_data[i]=i;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	b2d9      	uxtb	r1, r3
 80026ba:	4a17      	ldr	r2, [pc, #92]	@ (8002718 <main+0x94>)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4413      	add	r3, r2
 80026c0:	460a      	mov	r2, r1
 80026c2:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < plaintext_size; i++){
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3301      	adds	r3, #1
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b1f      	cmp	r3, #31
 80026ce:	d9eb      	bls.n	80026a8 <main+0x24>
    }

    print_array_2(plaintext, 16);
 80026d0:	2110      	movs	r1, #16
 80026d2:	4810      	ldr	r0, [pc, #64]	@ (8002714 <main+0x90>)
 80026d4:	f7ff ffa0 	bl	8002618 <print_array_2>
  	ELIMAC(plaintext, 32, key1, key2, ROUNDS, tag);
 80026d8:	4b10      	ldr	r3, [pc, #64]	@ (800271c <main+0x98>)
 80026da:	9301      	str	r3, [sp, #4]
 80026dc:	2308      	movs	r3, #8
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002720 <main+0x9c>)
 80026e2:	4a10      	ldr	r2, [pc, #64]	@ (8002724 <main+0xa0>)
 80026e4:	2120      	movs	r1, #32
 80026e6:	480b      	ldr	r0, [pc, #44]	@ (8002714 <main+0x90>)
 80026e8:	f7ff fdf2 	bl	80022d0 <ELIMAC>
  	print_array_2(tag, 16);
 80026ec:	2110      	movs	r1, #16
 80026ee:	480b      	ldr	r0, [pc, #44]	@ (800271c <main+0x98>)
 80026f0:	f7ff ff92 	bl	8002618 <print_array_2>

  	sprintf(buffer,"\n bytes %u ", 32);
 80026f4:	2220      	movs	r2, #32
 80026f6:	490c      	ldr	r1, [pc, #48]	@ (8002728 <main+0xa4>)
 80026f8:	480c      	ldr	r0, [pc, #48]	@ (800272c <main+0xa8>)
 80026fa:	f003 fca3 	bl	8006044 <siprintf>

  	serial_printf(&huart3, (uint8_t *) buffer, HAL_MAX_DELAY);
 80026fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002702:	490a      	ldr	r1, [pc, #40]	@ (800272c <main+0xa8>)
 8002704:	480a      	ldr	r0, [pc, #40]	@ (8002730 <main+0xac>)
 8002706:	f7ff ff6b 	bl	80025e0 <serial_printf>
 800270a:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 800270c:	4618      	mov	r0, r3
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	20000848 	.word	0x20000848
 8002718:	20000868 	.word	0x20000868
 800271c:	20000828 	.word	0x20000828
 8002720:	20000010 	.word	0x20000010
 8002724:	20000000 	.word	0x20000000
 8002728:	080069e0 	.word	0x080069e0
 800272c:	20000888 	.word	0x20000888
 8002730:	200002c0 	.word	0x200002c0

08002734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b094      	sub	sp, #80	@ 0x50
 8002738:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800273a:	f107 0320 	add.w	r3, r7, #32
 800273e:	2230      	movs	r2, #48	@ 0x30
 8002740:	2100      	movs	r1, #0
 8002742:	4618      	mov	r0, r3
 8002744:	f003 fc9e 	bl	8006084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002748:	f107 030c 	add.w	r3, r7, #12
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
 8002756:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002758:	f001 fbb4 	bl	8003ec4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800275c:	4b27      	ldr	r3, [pc, #156]	@ (80027fc <SystemClock_Config+0xc8>)
 800275e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002760:	4a26      	ldr	r2, [pc, #152]	@ (80027fc <SystemClock_Config+0xc8>)
 8002762:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002766:	6413      	str	r3, [r2, #64]	@ 0x40
 8002768:	4b24      	ldr	r3, [pc, #144]	@ (80027fc <SystemClock_Config+0xc8>)
 800276a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002774:	4b22      	ldr	r3, [pc, #136]	@ (8002800 <SystemClock_Config+0xcc>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800277c:	4a20      	ldr	r2, [pc, #128]	@ (8002800 <SystemClock_Config+0xcc>)
 800277e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002782:	6013      	str	r3, [r2, #0]
 8002784:	4b1e      	ldr	r3, [pc, #120]	@ (8002800 <SystemClock_Config+0xcc>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800278c:	607b      	str	r3, [r7, #4]
 800278e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002790:	2301      	movs	r3, #1
 8002792:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002794:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002798:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800279a:	2302      	movs	r3, #2
 800279c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800279e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80027a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027a4:	2304      	movs	r3, #4
 80027a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80027a8:	2348      	movs	r3, #72	@ 0x48
 80027aa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027ac:	2302      	movs	r3, #2
 80027ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80027b0:	2303      	movs	r3, #3
 80027b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027b4:	f107 0320 	add.w	r3, r7, #32
 80027b8:	4618      	mov	r0, r3
 80027ba:	f001 fb93 	bl	8003ee4 <HAL_RCC_OscConfig>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80027c4:	f000 f96c 	bl	8002aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027c8:	230f      	movs	r3, #15
 80027ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027cc:	2302      	movs	r3, #2
 80027ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027de:	f107 030c 	add.w	r3, r7, #12
 80027e2:	2102      	movs	r1, #2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f001 fe21 	bl	800442c <HAL_RCC_ClockConfig>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80027f0:	f000 f956 	bl	8002aa0 <Error_Handler>
  }
}
 80027f4:	bf00      	nop
 80027f6:	3750      	adds	r7, #80	@ 0x50
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40023800 	.word	0x40023800
 8002800:	40007000 	.word	0x40007000

08002804 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8002808:	4b1f      	ldr	r3, [pc, #124]	@ (8002888 <MX_ETH_Init+0x84>)
 800280a:	4a20      	ldr	r2, [pc, #128]	@ (800288c <MX_ETH_Init+0x88>)
 800280c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800280e:	4b20      	ldr	r3, [pc, #128]	@ (8002890 <MX_ETH_Init+0x8c>)
 8002810:	2200      	movs	r2, #0
 8002812:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8002814:	4b1e      	ldr	r3, [pc, #120]	@ (8002890 <MX_ETH_Init+0x8c>)
 8002816:	2280      	movs	r2, #128	@ 0x80
 8002818:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800281a:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <MX_ETH_Init+0x8c>)
 800281c:	22e1      	movs	r2, #225	@ 0xe1
 800281e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8002820:	4b1b      	ldr	r3, [pc, #108]	@ (8002890 <MX_ETH_Init+0x8c>)
 8002822:	2200      	movs	r2, #0
 8002824:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <MX_ETH_Init+0x8c>)
 8002828:	2200      	movs	r2, #0
 800282a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800282c:	4b18      	ldr	r3, [pc, #96]	@ (8002890 <MX_ETH_Init+0x8c>)
 800282e:	2200      	movs	r2, #0
 8002830:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <MX_ETH_Init+0x84>)
 8002834:	4a16      	ldr	r2, [pc, #88]	@ (8002890 <MX_ETH_Init+0x8c>)
 8002836:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8002838:	4b13      	ldr	r3, [pc, #76]	@ (8002888 <MX_ETH_Init+0x84>)
 800283a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800283e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <MX_ETH_Init+0x84>)
 8002842:	4a14      	ldr	r2, [pc, #80]	@ (8002894 <MX_ETH_Init+0x90>)
 8002844:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8002846:	4b10      	ldr	r3, [pc, #64]	@ (8002888 <MX_ETH_Init+0x84>)
 8002848:	4a13      	ldr	r2, [pc, #76]	@ (8002898 <MX_ETH_Init+0x94>)
 800284a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800284c:	4b0e      	ldr	r3, [pc, #56]	@ (8002888 <MX_ETH_Init+0x84>)
 800284e:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8002852:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8002854:	480c      	ldr	r0, [pc, #48]	@ (8002888 <MX_ETH_Init+0x84>)
 8002856:	f000 fce7 	bl	8003228 <HAL_ETH_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8002860:	f000 f91e 	bl	8002aa0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8002864:	2238      	movs	r2, #56	@ 0x38
 8002866:	2100      	movs	r1, #0
 8002868:	480c      	ldr	r0, [pc, #48]	@ (800289c <MX_ETH_Init+0x98>)
 800286a:	f003 fc0b 	bl	8006084 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800286e:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <MX_ETH_Init+0x98>)
 8002870:	2221      	movs	r2, #33	@ 0x21
 8002872:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8002874:	4b09      	ldr	r3, [pc, #36]	@ (800289c <MX_ETH_Init+0x98>)
 8002876:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800287a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800287c:	4b07      	ldr	r3, [pc, #28]	@ (800289c <MX_ETH_Init+0x98>)
 800287e:	2200      	movs	r2, #0
 8002880:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8002882:	bf00      	nop
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000210 	.word	0x20000210
 800288c:	40028000 	.word	0x40028000
 8002890:	20000c88 	.word	0x20000c88
 8002894:	2000011c 	.word	0x2000011c
 8002898:	2000007c 	.word	0x2000007c
 800289c:	200001d8 	.word	0x200001d8

080028a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80028a4:	4b14      	ldr	r3, [pc, #80]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028a6:	4a15      	ldr	r2, [pc, #84]	@ (80028fc <MX_USART3_UART_Init+0x5c>)
 80028a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80028aa:	4b13      	ldr	r3, [pc, #76]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028b2:	4b11      	ldr	r3, [pc, #68]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028b8:	4b0f      	ldr	r3, [pc, #60]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028be:	4b0e      	ldr	r3, [pc, #56]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028c6:	220c      	movs	r2, #12
 80028c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028ca:	4b0b      	ldr	r3, [pc, #44]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80028d0:	4b09      	ldr	r3, [pc, #36]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028d6:	4b08      	ldr	r3, [pc, #32]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028d8:	2200      	movs	r2, #0
 80028da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028dc:	4b06      	ldr	r3, [pc, #24]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028de:	2200      	movs	r2, #0
 80028e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028e2:	4805      	ldr	r0, [pc, #20]	@ (80028f8 <MX_USART3_UART_Init+0x58>)
 80028e4:	f002 fbb8 	bl	8005058 <HAL_UART_Init>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80028ee:	f000 f8d7 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	200002c0 	.word	0x200002c0
 80028fc:	40004800 	.word	0x40004800

08002900 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002904:	4b14      	ldr	r3, [pc, #80]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002906:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800290a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800290c:	4b12      	ldr	r3, [pc, #72]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800290e:	2206      	movs	r2, #6
 8002910:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002912:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002914:	2202      	movs	r2, #2
 8002916:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002918:	4b0f      	ldr	r3, [pc, #60]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800291a:	2200      	movs	r2, #0
 800291c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800291e:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002920:	2202      	movs	r2, #2
 8002922:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002926:	2201      	movs	r2, #1
 8002928:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800292a:	4b0b      	ldr	r3, [pc, #44]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800292c:	2200      	movs	r2, #0
 800292e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002930:	4b09      	ldr	r3, [pc, #36]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002932:	2200      	movs	r2, #0
 8002934:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002936:	4b08      	ldr	r3, [pc, #32]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002938:	2201      	movs	r2, #1
 800293a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800293c:	4b06      	ldr	r3, [pc, #24]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800293e:	2200      	movs	r2, #0
 8002940:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002942:	4805      	ldr	r0, [pc, #20]	@ (8002958 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002944:	f001 f983 	bl	8003c4e <HAL_PCD_Init>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800294e:	f000 f8a7 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000348 	.word	0x20000348

0800295c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08c      	sub	sp, #48	@ 0x30
 8002960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002962:	f107 031c 	add.w	r3, r7, #28
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	605a      	str	r2, [r3, #4]
 800296c:	609a      	str	r2, [r3, #8]
 800296e:	60da      	str	r2, [r3, #12]
 8002970:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002972:	4b47      	ldr	r3, [pc, #284]	@ (8002a90 <MX_GPIO_Init+0x134>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002976:	4a46      	ldr	r2, [pc, #280]	@ (8002a90 <MX_GPIO_Init+0x134>)
 8002978:	f043 0304 	orr.w	r3, r3, #4
 800297c:	6313      	str	r3, [r2, #48]	@ 0x30
 800297e:	4b44      	ldr	r3, [pc, #272]	@ (8002a90 <MX_GPIO_Init+0x134>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800298a:	4b41      	ldr	r3, [pc, #260]	@ (8002a90 <MX_GPIO_Init+0x134>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a40      	ldr	r2, [pc, #256]	@ (8002a90 <MX_GPIO_Init+0x134>)
 8002990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b3e      	ldr	r3, [pc, #248]	@ (8002a90 <MX_GPIO_Init+0x134>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a6:	4a3a      	ldr	r2, [pc, #232]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ae:	4b38      	ldr	r3, [pc, #224]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	4b35      	ldr	r3, [pc, #212]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029be:	4a34      	ldr	r2, [pc, #208]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c6:	4b32      	ldr	r3, [pc, #200]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029d8:	f043 0308 	orr.w	r3, r3, #8
 80029dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029de:	4b2c      	ldr	r3, [pc, #176]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029ea:	4b29      	ldr	r3, [pc, #164]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a28      	ldr	r2, [pc, #160]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b26      	ldr	r3, [pc, #152]	@ (8002a90 <MX_GPIO_Init+0x134>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002a02:	2200      	movs	r2, #0
 8002a04:	f244 0181 	movw	r1, #16513	@ 0x4081
 8002a08:	4822      	ldr	r0, [pc, #136]	@ (8002a94 <MX_GPIO_Init+0x138>)
 8002a0a:	f001 f907 	bl	8003c1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2140      	movs	r1, #64	@ 0x40
 8002a12:	4821      	ldr	r0, [pc, #132]	@ (8002a98 <MX_GPIO_Init+0x13c>)
 8002a14:	f001 f902 	bl	8003c1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002a18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a1e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	481b      	ldr	r0, [pc, #108]	@ (8002a9c <MX_GPIO_Init+0x140>)
 8002a30:	f000 ff48 	bl	80038c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8002a34:	f244 0381 	movw	r3, #16513	@ 0x4081
 8002a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a42:	2300      	movs	r3, #0
 8002a44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a46:	f107 031c 	add.w	r3, r7, #28
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4811      	ldr	r0, [pc, #68]	@ (8002a94 <MX_GPIO_Init+0x138>)
 8002a4e:	f000 ff39 	bl	80038c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002a52:	2340      	movs	r3, #64	@ 0x40
 8002a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a56:	2301      	movs	r3, #1
 8002a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	4619      	mov	r1, r3
 8002a68:	480b      	ldr	r0, [pc, #44]	@ (8002a98 <MX_GPIO_Init+0x13c>)
 8002a6a:	f000 ff2b 	bl	80038c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002a6e:	2380      	movs	r3, #128	@ 0x80
 8002a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a72:	2300      	movs	r3, #0
 8002a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a7a:	f107 031c 	add.w	r3, r7, #28
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4805      	ldr	r0, [pc, #20]	@ (8002a98 <MX_GPIO_Init+0x13c>)
 8002a82:	f000 ff1f 	bl	80038c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a86:	bf00      	nop
 8002a88:	3730      	adds	r7, #48	@ 0x30
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40020400 	.word	0x40020400
 8002a98:	40021800 	.word	0x40021800
 8002a9c:	40020800 	.word	0x40020800

08002aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa4:	b672      	cpsid	i
}
 8002aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa8:	bf00      	nop
 8002aaa:	e7fd      	b.n	8002aa8 <Error_Handler+0x8>

08002aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8002af0 <HAL_MspInit+0x44>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	4a0e      	ldr	r2, [pc, #56]	@ (8002af0 <HAL_MspInit+0x44>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002abe:	4b0c      	ldr	r3, [pc, #48]	@ (8002af0 <HAL_MspInit+0x44>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <HAL_MspInit+0x44>)
 8002acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ace:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <HAL_MspInit+0x44>)
 8002ad0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ad4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ad6:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <HAL_MspInit+0x44>)
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40023800 	.word	0x40023800

08002af4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08e      	sub	sp, #56	@ 0x38
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	605a      	str	r2, [r3, #4]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	60da      	str	r2, [r3, #12]
 8002b0a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a4e      	ldr	r2, [pc, #312]	@ (8002c4c <HAL_ETH_MspInit+0x158>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	f040 8096 	bne.w	8002c44 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002b18:	4b4d      	ldr	r3, [pc, #308]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1c:	4a4c      	ldr	r2, [pc, #304]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b22:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b24:	4b4a      	ldr	r3, [pc, #296]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2c:	623b      	str	r3, [r7, #32]
 8002b2e:	6a3b      	ldr	r3, [r7, #32]
 8002b30:	4b47      	ldr	r3, [pc, #284]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b34:	4a46      	ldr	r2, [pc, #280]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b3c:	4b44      	ldr	r3, [pc, #272]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b44:	61fb      	str	r3, [r7, #28]
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	4b41      	ldr	r3, [pc, #260]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b4c:	4a40      	ldr	r2, [pc, #256]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b4e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b54:	4b3e      	ldr	r3, [pc, #248]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b5c:	61bb      	str	r3, [r7, #24]
 8002b5e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b60:	4b3b      	ldr	r3, [pc, #236]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	4a3a      	ldr	r2, [pc, #232]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b66:	f043 0304 	orr.w	r3, r3, #4
 8002b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b6c:	4b38      	ldr	r3, [pc, #224]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b78:	4b35      	ldr	r3, [pc, #212]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7c:	4a34      	ldr	r2, [pc, #208]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b84:	4b32      	ldr	r3, [pc, #200]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	613b      	str	r3, [r7, #16]
 8002b8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b90:	4b2f      	ldr	r3, [pc, #188]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	4a2e      	ldr	r2, [pc, #184]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b96:	f043 0302 	orr.w	r3, r3, #2
 8002b9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ba8:	4b29      	ldr	r3, [pc, #164]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bac:	4a28      	ldr	r2, [pc, #160]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bb4:	4b26      	ldr	r3, [pc, #152]	@ (8002c50 <HAL_ETH_MspInit+0x15c>)
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bbc:	60bb      	str	r3, [r7, #8]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002bc0:	2332      	movs	r3, #50	@ 0x32
 8002bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002bd0:	230b      	movs	r3, #11
 8002bd2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bd8:	4619      	mov	r1, r3
 8002bda:	481e      	ldr	r0, [pc, #120]	@ (8002c54 <HAL_ETH_MspInit+0x160>)
 8002bdc:	f000 fe72 	bl	80038c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002be0:	2386      	movs	r3, #134	@ 0x86
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be4:	2302      	movs	r3, #2
 8002be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bec:	2303      	movs	r3, #3
 8002bee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002bf0:	230b      	movs	r3, #11
 8002bf2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4817      	ldr	r0, [pc, #92]	@ (8002c58 <HAL_ETH_MspInit+0x164>)
 8002bfc:	f000 fe62 	bl	80038c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002c00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c06:	2302      	movs	r3, #2
 8002c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002c12:	230b      	movs	r3, #11
 8002c14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	480f      	ldr	r0, [pc, #60]	@ (8002c5c <HAL_ETH_MspInit+0x168>)
 8002c1e:	f000 fe51 	bl	80038c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002c22:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c28:	2302      	movs	r3, #2
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c30:	2303      	movs	r3, #3
 8002c32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002c34:	230b      	movs	r3, #11
 8002c36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4808      	ldr	r0, [pc, #32]	@ (8002c60 <HAL_ETH_MspInit+0x16c>)
 8002c40:	f000 fe40 	bl	80038c4 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8002c44:	bf00      	nop
 8002c46:	3738      	adds	r7, #56	@ 0x38
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40028000 	.word	0x40028000
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40020800 	.word	0x40020800
 8002c58:	40020000 	.word	0x40020000
 8002c5c:	40020400 	.word	0x40020400
 8002c60:	40021800 	.word	0x40021800

08002c64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b0aa      	sub	sp, #168	@ 0xa8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c7c:	f107 0310 	add.w	r3, r7, #16
 8002c80:	2284      	movs	r2, #132	@ 0x84
 8002c82:	2100      	movs	r1, #0
 8002c84:	4618      	mov	r0, r3
 8002c86:	f003 f9fd 	bl	8006084 <memset>
  if(huart->Instance==USART3)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a22      	ldr	r2, [pc, #136]	@ (8002d18 <HAL_UART_MspInit+0xb4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d13c      	bne.n	8002d0e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c98:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c9e:	f107 0310 	add.w	r3, r7, #16
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f001 fde8 	bl	8004878 <HAL_RCCEx_PeriphCLKConfig>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002cae:	f7ff fef7 	bl	8002aa0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002cb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cbe:	4b17      	ldr	r3, [pc, #92]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cca:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	4a13      	ldr	r2, [pc, #76]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002cd0:	f043 0308 	orr.w	r3, r3, #8
 8002cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cd6:	4b11      	ldr	r3, [pc, #68]	@ (8002d1c <HAL_UART_MspInit+0xb8>)
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	60bb      	str	r3, [r7, #8]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002ce2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ce6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cea:	2302      	movs	r3, #2
 8002cec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002cfc:	2307      	movs	r3, #7
 8002cfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d02:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002d06:	4619      	mov	r1, r3
 8002d08:	4805      	ldr	r0, [pc, #20]	@ (8002d20 <HAL_UART_MspInit+0xbc>)
 8002d0a:	f000 fddb 	bl	80038c4 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002d0e:	bf00      	nop
 8002d10:	37a8      	adds	r7, #168	@ 0xa8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40004800 	.word	0x40004800
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	40020c00 	.word	0x40020c00

08002d24 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b0ac      	sub	sp, #176	@ 0xb0
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d3c:	f107 0318 	add.w	r3, r7, #24
 8002d40:	2284      	movs	r2, #132	@ 0x84
 8002d42:	2100      	movs	r1, #0
 8002d44:	4618      	mov	r0, r3
 8002d46:	f003 f99d 	bl	8006084 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d52:	d159      	bne.n	8002e08 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002d54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d58:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d60:	f107 0318 	add.w	r3, r7, #24
 8002d64:	4618      	mov	r0, r3
 8002d66:	f001 fd87 	bl	8004878 <HAL_RCCEx_PeriphCLKConfig>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d001      	beq.n	8002d74 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002d70:	f7ff fe96 	bl	8002aa0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d74:	4b26      	ldr	r3, [pc, #152]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d78:	4a25      	ldr	r2, [pc, #148]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d80:	4b23      	ldr	r3, [pc, #140]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002d8c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002d90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d94:	2302      	movs	r3, #2
 8002d96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da0:	2303      	movs	r3, #3
 8002da2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002da6:	230a      	movs	r3, #10
 8002da8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002db0:	4619      	mov	r1, r3
 8002db2:	4818      	ldr	r0, [pc, #96]	@ (8002e14 <HAL_PCD_MspInit+0xf0>)
 8002db4:	f000 fd86 	bl	80038c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002db8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002dcc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4810      	ldr	r0, [pc, #64]	@ (8002e14 <HAL_PCD_MspInit+0xf0>)
 8002dd4:	f000 fd76 	bl	80038c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ddc:	4a0c      	ldr	r2, [pc, #48]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002de2:	6353      	str	r3, [r2, #52]	@ 0x34
 8002de4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df4:	4a06      	ldr	r2, [pc, #24]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002df6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dfc:	4b04      	ldr	r3, [pc, #16]	@ (8002e10 <HAL_PCD_MspInit+0xec>)
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002e08:	bf00      	nop
 8002e0a:	37b0      	adds	r7, #176	@ 0xb0
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020000 	.word	0x40020000

08002e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e1c:	bf00      	nop
 8002e1e:	e7fd      	b.n	8002e1c <NMI_Handler+0x4>

08002e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e24:	bf00      	nop
 8002e26:	e7fd      	b.n	8002e24 <HardFault_Handler+0x4>

08002e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <MemManage_Handler+0x4>

08002e30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e34:	bf00      	nop
 8002e36:	e7fd      	b.n	8002e34 <BusFault_Handler+0x4>

08002e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <UsageFault_Handler+0x4>

08002e40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e6e:	f000 f8b1 	bl	8002fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e80:	4a14      	ldr	r2, [pc, #80]	@ (8002ed4 <_sbrk+0x5c>)
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <_sbrk+0x60>)
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e8c:	4b13      	ldr	r3, [pc, #76]	@ (8002edc <_sbrk+0x64>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d102      	bne.n	8002e9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e94:	4b11      	ldr	r3, [pc, #68]	@ (8002edc <_sbrk+0x64>)
 8002e96:	4a12      	ldr	r2, [pc, #72]	@ (8002ee0 <_sbrk+0x68>)
 8002e98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e9a:	4b10      	ldr	r3, [pc, #64]	@ (8002edc <_sbrk+0x64>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d207      	bcs.n	8002eb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ea8:	f003 f8f4 	bl	8006094 <__errno>
 8002eac:	4603      	mov	r3, r0
 8002eae:	220c      	movs	r2, #12
 8002eb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002eb6:	e009      	b.n	8002ecc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eb8:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <_sbrk+0x64>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ebe:	4b07      	ldr	r3, [pc, #28]	@ (8002edc <_sbrk+0x64>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	4a05      	ldr	r2, [pc, #20]	@ (8002edc <_sbrk+0x64>)
 8002ec8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002eca:	68fb      	ldr	r3, [r7, #12]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20050000 	.word	0x20050000
 8002ed8:	00000400 	.word	0x00000400
 8002edc:	20000c90 	.word	0x20000c90
 8002ee0:	20000de0 	.word	0x20000de0

08002ee4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ee8:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <SystemInit+0x20>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eee:	4a05      	ldr	r2, [pc, #20]	@ (8002f04 <SystemInit+0x20>)
 8002ef0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ef4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ef8:	bf00      	nop
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	e000ed00 	.word	0xe000ed00

08002f08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f0c:	f7ff ffea 	bl	8002ee4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f10:	480c      	ldr	r0, [pc, #48]	@ (8002f44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f12:	490d      	ldr	r1, [pc, #52]	@ (8002f48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f14:	4a0d      	ldr	r2, [pc, #52]	@ (8002f4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f18:	e002      	b.n	8002f20 <LoopCopyDataInit>

08002f1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f1e:	3304      	adds	r3, #4

08002f20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f24:	d3f9      	bcc.n	8002f1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f26:	4a0a      	ldr	r2, [pc, #40]	@ (8002f50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f28:	4c0a      	ldr	r4, [pc, #40]	@ (8002f54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f2c:	e001      	b.n	8002f32 <LoopFillZerobss>

08002f2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f30:	3204      	adds	r2, #4

08002f32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f34:	d3fb      	bcc.n	8002f2e <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8002f36:	f003 f8b3 	bl	80060a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f3a:	f7ff fba3 	bl	8002684 <main>
  bx  lr    
 8002f3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f40:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002f44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f48:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002f4c:	08006a48 	.word	0x08006a48
  ldr r2, =_sbss
 8002f50:	200001bc 	.word	0x200001bc
  ldr r4, =_ebss
 8002f54:	20000de0 	.word	0x20000de0

08002f58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f58:	e7fe      	b.n	8002f58 <ADC_IRQHandler>

08002f5a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f5e:	2003      	movs	r0, #3
 8002f60:	f000 f92e 	bl	80031c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f64:	2000      	movs	r0, #0
 8002f66:	f000 f805 	bl	8002f74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f6a:	f7ff fd9f 	bl	8002aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f7c:	4b12      	ldr	r3, [pc, #72]	@ (8002fc8 <HAL_InitTick+0x54>)
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	4b12      	ldr	r3, [pc, #72]	@ (8002fcc <HAL_InitTick+0x58>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	4619      	mov	r1, r3
 8002f86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f93b 	bl	800320e <HAL_SYSTICK_Config>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d001      	beq.n	8002fa2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e00e      	b.n	8002fc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b0f      	cmp	r3, #15
 8002fa6:	d80a      	bhi.n	8002fbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fa8:	2200      	movs	r2, #0
 8002faa:	6879      	ldr	r1, [r7, #4]
 8002fac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fb0:	f000 f911 	bl	80031d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fb4:	4a06      	ldr	r2, [pc, #24]	@ (8002fd0 <HAL_InitTick+0x5c>)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e000      	b.n	8002fc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	20000020 	.word	0x20000020
 8002fcc:	20000028 	.word	0x20000028
 8002fd0:	20000024 	.word	0x20000024

08002fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fd8:	4b06      	ldr	r3, [pc, #24]	@ (8002ff4 <HAL_IncTick+0x20>)
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <HAL_IncTick+0x24>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	4a04      	ldr	r2, [pc, #16]	@ (8002ff8 <HAL_IncTick+0x24>)
 8002fe6:	6013      	str	r3, [r2, #0]
}
 8002fe8:	bf00      	nop
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	20000028 	.word	0x20000028
 8002ff8:	20000c94 	.word	0x20000c94

08002ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8003000:	4b03      	ldr	r3, [pc, #12]	@ (8003010 <HAL_GetTick+0x14>)
 8003002:	681b      	ldr	r3, [r3, #0]
}
 8003004:	4618      	mov	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000c94 	.word	0x20000c94

08003014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800301c:	f7ff ffee 	bl	8002ffc <HAL_GetTick>
 8003020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800302c:	d005      	beq.n	800303a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800302e:	4b0a      	ldr	r3, [pc, #40]	@ (8003058 <HAL_Delay+0x44>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	461a      	mov	r2, r3
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	4413      	add	r3, r2
 8003038:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800303a:	bf00      	nop
 800303c:	f7ff ffde 	bl	8002ffc <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	429a      	cmp	r2, r3
 800304a:	d8f7      	bhi.n	800303c <HAL_Delay+0x28>
  {
  }
}
 800304c:	bf00      	nop
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000028 	.word	0x20000028

0800305c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800306c:	4b0b      	ldr	r3, [pc, #44]	@ (800309c <__NVIC_SetPriorityGrouping+0x40>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003078:	4013      	ands	r3, r2
 800307a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003084:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <__NVIC_SetPriorityGrouping+0x44>)
 8003086:	4313      	orrs	r3, r2
 8003088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800308a:	4a04      	ldr	r2, [pc, #16]	@ (800309c <__NVIC_SetPriorityGrouping+0x40>)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	60d3      	str	r3, [r2, #12]
}
 8003090:	bf00      	nop
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr
 800309c:	e000ed00 	.word	0xe000ed00
 80030a0:	05fa0000 	.word	0x05fa0000

080030a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030a8:	4b04      	ldr	r3, [pc, #16]	@ (80030bc <__NVIC_GetPriorityGrouping+0x18>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	0a1b      	lsrs	r3, r3, #8
 80030ae:	f003 0307 	and.w	r3, r3, #7
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	6039      	str	r1, [r7, #0]
 80030ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	db0a      	blt.n	80030ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	490c      	ldr	r1, [pc, #48]	@ (800310c <__NVIC_SetPriority+0x4c>)
 80030da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030de:	0112      	lsls	r2, r2, #4
 80030e0:	b2d2      	uxtb	r2, r2
 80030e2:	440b      	add	r3, r1
 80030e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030e8:	e00a      	b.n	8003100 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	4908      	ldr	r1, [pc, #32]	@ (8003110 <__NVIC_SetPriority+0x50>)
 80030f0:	79fb      	ldrb	r3, [r7, #7]
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	3b04      	subs	r3, #4
 80030f8:	0112      	lsls	r2, r2, #4
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	440b      	add	r3, r1
 80030fe:	761a      	strb	r2, [r3, #24]
}
 8003100:	bf00      	nop
 8003102:	370c      	adds	r7, #12
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	e000e100 	.word	0xe000e100
 8003110:	e000ed00 	.word	0xe000ed00

08003114 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003114:	b480      	push	{r7}
 8003116:	b089      	sub	sp, #36	@ 0x24
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	f1c3 0307 	rsb	r3, r3, #7
 800312e:	2b04      	cmp	r3, #4
 8003130:	bf28      	it	cs
 8003132:	2304      	movcs	r3, #4
 8003134:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	3304      	adds	r3, #4
 800313a:	2b06      	cmp	r3, #6
 800313c:	d902      	bls.n	8003144 <NVIC_EncodePriority+0x30>
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	3b03      	subs	r3, #3
 8003142:	e000      	b.n	8003146 <NVIC_EncodePriority+0x32>
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003148:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43da      	mvns	r2, r3
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	401a      	ands	r2, r3
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800315c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	fa01 f303 	lsl.w	r3, r1, r3
 8003166:	43d9      	mvns	r1, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800316c:	4313      	orrs	r3, r2
         );
}
 800316e:	4618      	mov	r0, r3
 8003170:	3724      	adds	r7, #36	@ 0x24
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
	...

0800317c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3b01      	subs	r3, #1
 8003188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800318c:	d301      	bcc.n	8003192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800318e:	2301      	movs	r3, #1
 8003190:	e00f      	b.n	80031b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003192:	4a0a      	ldr	r2, [pc, #40]	@ (80031bc <SysTick_Config+0x40>)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	3b01      	subs	r3, #1
 8003198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800319a:	210f      	movs	r1, #15
 800319c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031a0:	f7ff ff8e 	bl	80030c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031a4:	4b05      	ldr	r3, [pc, #20]	@ (80031bc <SysTick_Config+0x40>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031aa:	4b04      	ldr	r3, [pc, #16]	@ (80031bc <SysTick_Config+0x40>)
 80031ac:	2207      	movs	r2, #7
 80031ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	e000e010 	.word	0xe000e010

080031c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f7ff ff47 	bl	800305c <__NVIC_SetPriorityGrouping>
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b086      	sub	sp, #24
 80031da:	af00      	add	r7, sp, #0
 80031dc:	4603      	mov	r3, r0
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	607a      	str	r2, [r7, #4]
 80031e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031e8:	f7ff ff5c 	bl	80030a4 <__NVIC_GetPriorityGrouping>
 80031ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	6978      	ldr	r0, [r7, #20]
 80031f4:	f7ff ff8e 	bl	8003114 <NVIC_EncodePriority>
 80031f8:	4602      	mov	r2, r0
 80031fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fe:	4611      	mov	r1, r2
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff5d 	bl	80030c0 <__NVIC_SetPriority>
}
 8003206:	bf00      	nop
 8003208:	3718      	adds	r7, #24
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff ffb0 	bl	800317c <SysTick_Config>
 800321c:	4603      	mov	r3, r0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e086      	b.n	8003348 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003240:	2b00      	cmp	r3, #0
 8003242:	d106      	bne.n	8003252 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2223      	movs	r2, #35	@ 0x23
 8003248:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7ff fc51 	bl	8002af4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003252:	4b3f      	ldr	r3, [pc, #252]	@ (8003350 <HAL_ETH_Init+0x128>)
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	4a3e      	ldr	r2, [pc, #248]	@ (8003350 <HAL_ETH_Init+0x128>)
 8003258:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800325c:	6453      	str	r3, [r2, #68]	@ 0x44
 800325e:	4b3c      	ldr	r3, [pc, #240]	@ (8003350 <HAL_ETH_Init+0x128>)
 8003260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003262:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003266:	60bb      	str	r3, [r7, #8]
 8003268:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800326a:	4b3a      	ldr	r3, [pc, #232]	@ (8003354 <HAL_ETH_Init+0x12c>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	4a39      	ldr	r2, [pc, #228]	@ (8003354 <HAL_ETH_Init+0x12c>)
 8003270:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003274:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003276:	4b37      	ldr	r3, [pc, #220]	@ (8003354 <HAL_ETH_Init+0x12c>)
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	4935      	ldr	r1, [pc, #212]	@ (8003354 <HAL_ETH_Init+0x12c>)
 8003280:	4313      	orrs	r3, r2
 8003282:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003284:	4b33      	ldr	r3, [pc, #204]	@ (8003354 <HAL_ETH_Init+0x12c>)
 8003286:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	f043 0301 	orr.w	r3, r3, #1
 800329a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800329e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032a0:	f7ff feac 	bl	8002ffc <HAL_GetTick>
 80032a4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80032a6:	e011      	b.n	80032cc <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80032a8:	f7ff fea8 	bl	8002ffc <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80032b6:	d909      	bls.n	80032cc <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2204      	movs	r2, #4
 80032bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	22e0      	movs	r2, #224	@ 0xe0
 80032c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e03d      	b.n	8003348 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1e4      	bne.n	80032a8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f97a 	bl	80035d8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f000 fa25 	bl	8003734 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fa7b 	bl	80037e6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	461a      	mov	r2, r3
 80032f6:	2100      	movs	r1, #0
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f9e3 	bl	80036c4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800330c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <HAL_ETH_Init+0x130>)
 800331c:	430b      	orrs	r3, r1
 800331e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8003332:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2210      	movs	r2, #16
 8003342:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40023800 	.word	0x40023800
 8003354:	40013800 	.word	0x40013800
 8003358:	00020060 	.word	0x00020060

0800335c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4b53      	ldr	r3, [pc, #332]	@ (80034c0 <ETH_SetMACConfig+0x164>)
 8003372:	4013      	ands	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	7b9b      	ldrb	r3, [r3, #14]
 800337a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	7c12      	ldrb	r2, [r2, #16]
 8003380:	2a00      	cmp	r2, #0
 8003382:	d102      	bne.n	800338a <ETH_SetMACConfig+0x2e>
 8003384:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003388:	e000      	b.n	800338c <ETH_SetMACConfig+0x30>
 800338a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800338c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	7c52      	ldrb	r2, [r2, #17]
 8003392:	2a00      	cmp	r2, #0
 8003394:	d102      	bne.n	800339c <ETH_SetMACConfig+0x40>
 8003396:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800339a:	e000      	b.n	800339e <ETH_SetMACConfig+0x42>
 800339c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800339e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80033a4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	7fdb      	ldrb	r3, [r3, #31]
 80033aa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80033ac:	431a      	orrs	r2, r3
                        macconf->Speed |
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80033b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	7f92      	ldrb	r2, [r2, #30]
 80033b8:	2a00      	cmp	r2, #0
 80033ba:	d102      	bne.n	80033c2 <ETH_SetMACConfig+0x66>
 80033bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033c0:	e000      	b.n	80033c4 <ETH_SetMACConfig+0x68>
 80033c2:	2200      	movs	r2, #0
                        macconf->Speed |
 80033c4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	7f1b      	ldrb	r3, [r3, #28]
 80033ca:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80033cc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80033d2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	791b      	ldrb	r3, [r3, #4]
 80033d8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80033da:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80033dc:	683a      	ldr	r2, [r7, #0]
 80033de:	f892 2020 	ldrb.w	r2, [r2, #32]
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	d102      	bne.n	80033ec <ETH_SetMACConfig+0x90>
 80033e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033ea:	e000      	b.n	80033ee <ETH_SetMACConfig+0x92>
 80033ec:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80033ee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	7bdb      	ldrb	r3, [r3, #15]
 80033f4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80033f6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80033fc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003404:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003406:	4313      	orrs	r3, r2
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	4313      	orrs	r3, r2
 800340c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68fa      	ldr	r2, [r7, #12]
 8003414:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800341e:	2001      	movs	r0, #1
 8003420:	f7ff fdf8 	bl	8003014 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800343a:	4013      	ands	r3, r2
 800343c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003442:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003444:	683a      	ldr	r2, [r7, #0]
 8003446:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800344a:	2a00      	cmp	r2, #0
 800344c:	d101      	bne.n	8003452 <ETH_SetMACConfig+0xf6>
 800344e:	2280      	movs	r2, #128	@ 0x80
 8003450:	e000      	b.n	8003454 <ETH_SetMACConfig+0xf8>
 8003452:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003454:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800345a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003462:	2a01      	cmp	r2, #1
 8003464:	d101      	bne.n	800346a <ETH_SetMACConfig+0x10e>
 8003466:	2208      	movs	r2, #8
 8003468:	e000      	b.n	800346c <ETH_SetMACConfig+0x110>
 800346a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800346c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003474:	2a01      	cmp	r2, #1
 8003476:	d101      	bne.n	800347c <ETH_SetMACConfig+0x120>
 8003478:	2204      	movs	r2, #4
 800347a:	e000      	b.n	800347e <ETH_SetMACConfig+0x122>
 800347c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800347e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003486:	2a01      	cmp	r2, #1
 8003488:	d101      	bne.n	800348e <ETH_SetMACConfig+0x132>
 800348a:	2202      	movs	r2, #2
 800348c:	e000      	b.n	8003490 <ETH_SetMACConfig+0x134>
 800348e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003490:	4313      	orrs	r3, r2
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	4313      	orrs	r3, r2
 8003496:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034a8:	2001      	movs	r0, #1
 80034aa:	f7ff fdb3 	bl	8003014 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	619a      	str	r2, [r3, #24]
}
 80034b6:	bf00      	nop
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	fd20810f 	.word	0xfd20810f

080034c4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	4b3d      	ldr	r3, [pc, #244]	@ (80035d4 <ETH_SetDMAConfig+0x110>)
 80034de:	4013      	ands	r3, r2
 80034e0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	7b1b      	ldrb	r3, [r3, #12]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d102      	bne.n	80034f0 <ETH_SetDMAConfig+0x2c>
 80034ea:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80034ee:	e000      	b.n	80034f2 <ETH_SetDMAConfig+0x2e>
 80034f0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	7b5b      	ldrb	r3, [r3, #13]
 80034f6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80034f8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	7f52      	ldrb	r2, [r2, #29]
 80034fe:	2a00      	cmp	r2, #0
 8003500:	d102      	bne.n	8003508 <ETH_SetDMAConfig+0x44>
 8003502:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003506:	e000      	b.n	800350a <ETH_SetDMAConfig+0x46>
 8003508:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800350a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	7b9b      	ldrb	r3, [r3, #14]
 8003510:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003512:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003518:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	7f1b      	ldrb	r3, [r3, #28]
 800351e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003520:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	7f9b      	ldrb	r3, [r3, #30]
 8003526:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003528:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800352e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003536:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003538:	4313      	orrs	r3, r2
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4313      	orrs	r3, r2
 800353e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003548:	461a      	mov	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800355a:	2001      	movs	r0, #1
 800355c:	f7ff fd5a 	bl	8003014 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003568:	461a      	mov	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	791b      	ldrb	r3, [r3, #4]
 8003572:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003578:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800357e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003584:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800358c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800358e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003594:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003596:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800359c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6812      	ldr	r2, [r2, #0]
 80035a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035a6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035aa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035b8:	2001      	movs	r0, #1
 80035ba:	f7ff fd2b 	bl	8003014 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035c6:	461a      	mov	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6013      	str	r3, [r2, #0]
}
 80035cc:	bf00      	nop
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	f8de3f23 	.word	0xf8de3f23

080035d8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b0a6      	sub	sp, #152	@ 0x98
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80035e6:	2301      	movs	r3, #1
 80035e8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80035ec:	2300      	movs	r3, #0
 80035ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80035f0:	2300      	movs	r3, #0
 80035f2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80035f6:	2301      	movs	r3, #1
 80035f8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80035fc:	2300      	movs	r3, #0
 80035fe:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8003602:	2301      	movs	r3, #1
 8003604:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003608:	2301      	movs	r3, #1
 800360a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800360e:	2300      	movs	r3, #0
 8003610:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003614:	2300      	movs	r3, #0
 8003616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800361a:	2300      	movs	r3, #0
 800361c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800361e:	2300      	movs	r3, #0
 8003620:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003624:	2300      	movs	r3, #0
 8003626:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003628:	2300      	movs	r3, #0
 800362a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800362e:	2300      	movs	r3, #0
 8003630:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003634:	2300      	movs	r3, #0
 8003636:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800363a:	2300      	movs	r3, #0
 800363c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003640:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003644:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003646:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800364a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800364c:	2300      	movs	r3, #0
 800364e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003652:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003656:	4619      	mov	r1, r3
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff fe7f 	bl	800335c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800365e:	2301      	movs	r3, #1
 8003660:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003662:	2301      	movs	r3, #1
 8003664:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003666:	2301      	movs	r3, #1
 8003668:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800366c:	2301      	movs	r3, #1
 800366e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003670:	2300      	movs	r3, #0
 8003672:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003674:	2300      	movs	r3, #0
 8003676:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800367a:	2300      	movs	r3, #0
 800367c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003680:	2300      	movs	r3, #0
 8003682:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003684:	2301      	movs	r3, #1
 8003686:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800368a:	2301      	movs	r3, #1
 800368c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800368e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003692:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003694:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003698:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800369a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800369e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80036a0:	2301      	movs	r3, #1
 80036a2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80036a6:	2300      	movs	r3, #0
 80036a8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80036ae:	f107 0308 	add.w	r3, r7, #8
 80036b2:	4619      	mov	r1, r3
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7ff ff05 	bl	80034c4 <ETH_SetDMAConfig>
}
 80036ba:	bf00      	nop
 80036bc:	3798      	adds	r7, #152	@ 0x98
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b087      	sub	sp, #28
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3305      	adds	r3, #5
 80036d4:	781b      	ldrb	r3, [r3, #0]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	3204      	adds	r2, #4
 80036dc:	7812      	ldrb	r2, [r2, #0]
 80036de:	4313      	orrs	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	4b11      	ldr	r3, [pc, #68]	@ (800372c <ETH_MACAddressConfig+0x68>)
 80036e6:	4413      	add	r3, r2
 80036e8:	461a      	mov	r2, r3
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3303      	adds	r3, #3
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	061a      	lsls	r2, r3, #24
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3302      	adds	r3, #2
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	041b      	lsls	r3, r3, #16
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3301      	adds	r3, #1
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	021b      	lsls	r3, r3, #8
 8003708:	4313      	orrs	r3, r2
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	7812      	ldrb	r2, [r2, #0]
 800370e:	4313      	orrs	r3, r2
 8003710:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4b06      	ldr	r3, [pc, #24]	@ (8003730 <ETH_MACAddressConfig+0x6c>)
 8003716:	4413      	add	r3, r2
 8003718:	461a      	mov	r2, r3
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	6013      	str	r3, [r2, #0]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	40028040 	.word	0x40028040
 8003730:	40028044 	.word	0x40028044

08003734 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	e03e      	b.n	80037c0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	68d9      	ldr	r1, [r3, #12]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	440b      	add	r3, r1
 8003752:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2200      	movs	r2, #0
 800375e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2200      	movs	r2, #0
 800376a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	3206      	adds	r2, #6
 8003774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b02      	cmp	r3, #2
 8003788:	d80c      	bhi.n	80037a4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68d9      	ldr	r1, [r3, #12]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	440b      	add	r3, r1
 800379c:	461a      	mov	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	60da      	str	r2, [r3, #12]
 80037a2:	e004      	b.n	80037ae <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	461a      	mov	r2, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	3301      	adds	r3, #1
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d9bd      	bls.n	8003742 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80037d8:	611a      	str	r2, [r3, #16]
}
 80037da:	bf00      	nop
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr

080037e6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80037e6:	b480      	push	{r7}
 80037e8:	b085      	sub	sp, #20
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80037ee:	2300      	movs	r3, #0
 80037f0:	60fb      	str	r3, [r7, #12]
 80037f2:	e048      	b.n	8003886 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6919      	ldr	r1, [r3, #16]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	00db      	lsls	r3, r3, #3
 8003802:	440b      	add	r3, r1
 8003804:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2200      	movs	r2, #0
 800380a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	2200      	movs	r2, #0
 8003810:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	2200      	movs	r2, #0
 8003816:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2200      	movs	r2, #0
 800381c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	2200      	movs	r2, #0
 8003822:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2200      	movs	r2, #0
 8003828:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003830:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800384a:	68b9      	ldr	r1, [r7, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	3212      	adds	r2, #18
 8003852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d80c      	bhi.n	8003876 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6919      	ldr	r1, [r3, #16]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	1c5a      	adds	r2, r3, #1
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	440b      	add	r3, r1
 800386e:	461a      	mov	r2, r3
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	60da      	str	r2, [r3, #12]
 8003874:	e004      	b.n	8003880 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	461a      	mov	r2, r3
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3301      	adds	r3, #1
 8003884:	60fb      	str	r3, [r7, #12]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d9b3      	bls.n	80037f4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2200      	movs	r2, #0
 80038a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691a      	ldr	r2, [r3, #16]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038b6:	60da      	str	r2, [r3, #12]
}
 80038b8:	bf00      	nop
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b089      	sub	sp, #36	@ 0x24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80038ce:	2300      	movs	r3, #0
 80038d0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80038d2:	2300      	movs	r3, #0
 80038d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80038d6:	2300      	movs	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80038da:	2300      	movs	r3, #0
 80038dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80038de:	2300      	movs	r3, #0
 80038e0:	61fb      	str	r3, [r7, #28]
 80038e2:	e175      	b.n	8003bd0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80038e4:	2201      	movs	r2, #1
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	4013      	ands	r3, r2
 80038f6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	f040 8164 	bne.w	8003bca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	2b01      	cmp	r3, #1
 800390c:	d005      	beq.n	800391a <HAL_GPIO_Init+0x56>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d130      	bne.n	800397c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	2203      	movs	r2, #3
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4013      	ands	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	68da      	ldr	r2, [r3, #12]
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003950:	2201      	movs	r2, #1
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	43db      	mvns	r3, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4013      	ands	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f003 0201 	and.w	r2, r3, #1
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	4313      	orrs	r3, r2
 8003974:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 0303 	and.w	r3, r3, #3
 8003984:	2b03      	cmp	r3, #3
 8003986:	d017      	beq.n	80039b8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	2203      	movs	r2, #3
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	43db      	mvns	r3, r3
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	4013      	ands	r3, r2
 800399e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	689a      	ldr	r2, [r3, #8]
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d123      	bne.n	8003a0c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	08da      	lsrs	r2, r3, #3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	3208      	adds	r2, #8
 80039cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	220f      	movs	r2, #15
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	43db      	mvns	r3, r3
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	4013      	ands	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	691a      	ldr	r2, [r3, #16]
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	08da      	lsrs	r2, r3, #3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3208      	adds	r2, #8
 8003a06:	69b9      	ldr	r1, [r7, #24]
 8003a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	2203      	movs	r2, #3
 8003a18:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 0203 	and.w	r2, r3, #3
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 80be 	beq.w	8003bca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a4e:	4b66      	ldr	r3, [pc, #408]	@ (8003be8 <HAL_GPIO_Init+0x324>)
 8003a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a52:	4a65      	ldr	r2, [pc, #404]	@ (8003be8 <HAL_GPIO_Init+0x324>)
 8003a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a5a:	4b63      	ldr	r3, [pc, #396]	@ (8003be8 <HAL_GPIO_Init+0x324>)
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003a66:	4a61      	ldr	r2, [pc, #388]	@ (8003bec <HAL_GPIO_Init+0x328>)
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	089b      	lsrs	r3, r3, #2
 8003a6c:	3302      	adds	r3, #2
 8003a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f003 0303 	and.w	r3, r3, #3
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	220f      	movs	r2, #15
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	4013      	ands	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a58      	ldr	r2, [pc, #352]	@ (8003bf0 <HAL_GPIO_Init+0x32c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d037      	beq.n	8003b02 <HAL_GPIO_Init+0x23e>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a57      	ldr	r2, [pc, #348]	@ (8003bf4 <HAL_GPIO_Init+0x330>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d031      	beq.n	8003afe <HAL_GPIO_Init+0x23a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a56      	ldr	r2, [pc, #344]	@ (8003bf8 <HAL_GPIO_Init+0x334>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d02b      	beq.n	8003afa <HAL_GPIO_Init+0x236>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a55      	ldr	r2, [pc, #340]	@ (8003bfc <HAL_GPIO_Init+0x338>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d025      	beq.n	8003af6 <HAL_GPIO_Init+0x232>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a54      	ldr	r2, [pc, #336]	@ (8003c00 <HAL_GPIO_Init+0x33c>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d01f      	beq.n	8003af2 <HAL_GPIO_Init+0x22e>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a53      	ldr	r2, [pc, #332]	@ (8003c04 <HAL_GPIO_Init+0x340>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d019      	beq.n	8003aee <HAL_GPIO_Init+0x22a>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a52      	ldr	r2, [pc, #328]	@ (8003c08 <HAL_GPIO_Init+0x344>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d013      	beq.n	8003aea <HAL_GPIO_Init+0x226>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a51      	ldr	r2, [pc, #324]	@ (8003c0c <HAL_GPIO_Init+0x348>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00d      	beq.n	8003ae6 <HAL_GPIO_Init+0x222>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a50      	ldr	r2, [pc, #320]	@ (8003c10 <HAL_GPIO_Init+0x34c>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d007      	beq.n	8003ae2 <HAL_GPIO_Init+0x21e>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a4f      	ldr	r2, [pc, #316]	@ (8003c14 <HAL_GPIO_Init+0x350>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d101      	bne.n	8003ade <HAL_GPIO_Init+0x21a>
 8003ada:	2309      	movs	r3, #9
 8003adc:	e012      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003ade:	230a      	movs	r3, #10
 8003ae0:	e010      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003ae2:	2308      	movs	r3, #8
 8003ae4:	e00e      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003ae6:	2307      	movs	r3, #7
 8003ae8:	e00c      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003aea:	2306      	movs	r3, #6
 8003aec:	e00a      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003aee:	2305      	movs	r3, #5
 8003af0:	e008      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003af2:	2304      	movs	r3, #4
 8003af4:	e006      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003af6:	2303      	movs	r3, #3
 8003af8:	e004      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e002      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <HAL_GPIO_Init+0x240>
 8003b02:	2300      	movs	r3, #0
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	f002 0203 	and.w	r2, r2, #3
 8003b0a:	0092      	lsls	r2, r2, #2
 8003b0c:	4093      	lsls	r3, r2
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003b14:	4935      	ldr	r1, [pc, #212]	@ (8003bec <HAL_GPIO_Init+0x328>)
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	089b      	lsrs	r3, r3, #2
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b22:	4b3d      	ldr	r3, [pc, #244]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b46:	4a34      	ldr	r2, [pc, #208]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b4c:	4b32      	ldr	r3, [pc, #200]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	69ba      	ldr	r2, [r7, #24]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b70:	4a29      	ldr	r2, [pc, #164]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b76:	4b28      	ldr	r3, [pc, #160]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bc4:	4a14      	ldr	r2, [pc, #80]	@ (8003c18 <HAL_GPIO_Init+0x354>)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	2b0f      	cmp	r3, #15
 8003bd4:	f67f ae86 	bls.w	80038e4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	3724      	adds	r7, #36	@ 0x24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40023800 	.word	0x40023800
 8003bec:	40013800 	.word	0x40013800
 8003bf0:	40020000 	.word	0x40020000
 8003bf4:	40020400 	.word	0x40020400
 8003bf8:	40020800 	.word	0x40020800
 8003bfc:	40020c00 	.word	0x40020c00
 8003c00:	40021000 	.word	0x40021000
 8003c04:	40021400 	.word	0x40021400
 8003c08:	40021800 	.word	0x40021800
 8003c0c:	40021c00 	.word	0x40021c00
 8003c10:	40022000 	.word	0x40022000
 8003c14:	40022400 	.word	0x40022400
 8003c18:	40013c00 	.word	0x40013c00

08003c1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	460b      	mov	r3, r1
 8003c26:	807b      	strh	r3, [r7, #2]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c2c:	787b      	ldrb	r3, [r7, #1]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d003      	beq.n	8003c3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c32:	887a      	ldrh	r2, [r7, #2]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003c38:	e003      	b.n	8003c42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003c3a:	887b      	ldrh	r3, [r7, #2]
 8003c3c:	041a      	lsls	r2, r3, #16
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	619a      	str	r2, [r3, #24]
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b086      	sub	sp, #24
 8003c52:	af02      	add	r7, sp, #8
 8003c54:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d101      	bne.n	8003c60 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e108      	b.n	8003e72 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f7ff f852 	bl	8002d24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2203      	movs	r2, #3
 8003c84:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c8e:	d102      	bne.n	8003c96 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f001 ff3c 	bl	8005b18 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6818      	ldr	r0, [r3, #0]
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	7c1a      	ldrb	r2, [r3, #16]
 8003ca8:	f88d 2000 	strb.w	r2, [sp]
 8003cac:	3304      	adds	r3, #4
 8003cae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cb0:	f001 fed8 	bl	8005a64 <USB_CoreInit>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e0d5      	b.n	8003e72 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2100      	movs	r1, #0
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 ff34 	bl	8005b3a <USB_SetCurrentMode>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0c6      	b.n	8003e72 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	73fb      	strb	r3, [r7, #15]
 8003ce8:	e04a      	b.n	8003d80 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003cea:	7bfa      	ldrb	r2, [r7, #15]
 8003cec:	6879      	ldr	r1, [r7, #4]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	00db      	lsls	r3, r3, #3
 8003cf2:	4413      	add	r3, r2
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	440b      	add	r3, r1
 8003cf8:	3315      	adds	r3, #21
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003cfe:	7bfa      	ldrb	r2, [r7, #15]
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	4613      	mov	r3, r2
 8003d04:	00db      	lsls	r3, r3, #3
 8003d06:	4413      	add	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	440b      	add	r3, r1
 8003d0c:	3314      	adds	r3, #20
 8003d0e:	7bfa      	ldrb	r2, [r7, #15]
 8003d10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003d12:	7bfa      	ldrb	r2, [r7, #15]
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
 8003d16:	b298      	uxth	r0, r3
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	332e      	adds	r3, #46	@ 0x2e
 8003d26:	4602      	mov	r2, r0
 8003d28:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d2a:	7bfa      	ldrb	r2, [r7, #15]
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4413      	add	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	3318      	adds	r3, #24
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d3e:	7bfa      	ldrb	r2, [r7, #15]
 8003d40:	6879      	ldr	r1, [r7, #4]
 8003d42:	4613      	mov	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4413      	add	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	440b      	add	r3, r1
 8003d4c:	331c      	adds	r3, #28
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d52:	7bfa      	ldrb	r2, [r7, #15]
 8003d54:	6879      	ldr	r1, [r7, #4]
 8003d56:	4613      	mov	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	4413      	add	r3, r2
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	440b      	add	r3, r1
 8003d60:	3320      	adds	r3, #32
 8003d62:	2200      	movs	r2, #0
 8003d64:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d66:	7bfa      	ldrb	r2, [r7, #15]
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	00db      	lsls	r3, r3, #3
 8003d6e:	4413      	add	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	440b      	add	r3, r1
 8003d74:	3324      	adds	r3, #36	@ 0x24
 8003d76:	2200      	movs	r2, #0
 8003d78:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	791b      	ldrb	r3, [r3, #4]
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d3af      	bcc.n	8003cea <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	73fb      	strb	r3, [r7, #15]
 8003d8e:	e044      	b.n	8003e1a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d90:	7bfa      	ldrb	r2, [r7, #15]
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4613      	mov	r3, r2
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	4413      	add	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	440b      	add	r3, r1
 8003d9e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003da2:	2200      	movs	r2, #0
 8003da4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003da6:	7bfa      	ldrb	r2, [r7, #15]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	4413      	add	r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003db8:	7bfa      	ldrb	r2, [r7, #15]
 8003dba:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003dbc:	7bfa      	ldrb	r2, [r7, #15]
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	4413      	add	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	440b      	add	r3, r1
 8003dca:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003dce:	2200      	movs	r2, #0
 8003dd0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003dd2:	7bfa      	ldrb	r2, [r7, #15]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	00db      	lsls	r3, r3, #3
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003de8:	7bfa      	ldrb	r2, [r7, #15]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	4413      	add	r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003dfe:	7bfa      	ldrb	r2, [r7, #15]
 8003e00:	6879      	ldr	r1, [r7, #4]
 8003e02:	4613      	mov	r3, r2
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	3301      	adds	r3, #1
 8003e18:	73fb      	strb	r3, [r7, #15]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	791b      	ldrb	r3, [r3, #4]
 8003e1e:	7bfa      	ldrb	r2, [r7, #15]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d3b5      	bcc.n	8003d90 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6818      	ldr	r0, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	7c1a      	ldrb	r2, [r3, #16]
 8003e2c:	f88d 2000 	strb.w	r2, [sp]
 8003e30:	3304      	adds	r3, #4
 8003e32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e34:	f001 fece 	bl	8005bd4 <USB_DevInit>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d005      	beq.n	8003e4a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2202      	movs	r2, #2
 8003e42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e013      	b.n	8003e72 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	7b1b      	ldrb	r3, [r3, #12]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d102      	bne.n	8003e66 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 f80b 	bl	8003e7c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f002 f889 	bl	8005f82 <USB_DevDisconnect>

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003eaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <HAL_PCDEx_ActivateLPM+0x44>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3714      	adds	r7, #20
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	10000003 	.word	0x10000003

08003ec4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ec8:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a04      	ldr	r2, [pc, #16]	@ (8003ee0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ece:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ed2:	6013      	str	r3, [r2, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40007000 	.word	0x40007000

08003ee4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003eec:	2300      	movs	r3, #0
 8003eee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e291      	b.n	800441e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 8087 	beq.w	8004016 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f08:	4b96      	ldr	r3, [pc, #600]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 030c 	and.w	r3, r3, #12
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d00c      	beq.n	8003f2e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f14:	4b93      	ldr	r3, [pc, #588]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 030c 	and.w	r3, r3, #12
 8003f1c:	2b08      	cmp	r3, #8
 8003f1e:	d112      	bne.n	8003f46 <HAL_RCC_OscConfig+0x62>
 8003f20:	4b90      	ldr	r3, [pc, #576]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f2c:	d10b      	bne.n	8003f46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f2e:	4b8d      	ldr	r3, [pc, #564]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d06c      	beq.n	8004014 <HAL_RCC_OscConfig+0x130>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d168      	bne.n	8004014 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e26b      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f4e:	d106      	bne.n	8003f5e <HAL_RCC_OscConfig+0x7a>
 8003f50:	4b84      	ldr	r3, [pc, #528]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a83      	ldr	r2, [pc, #524]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f5a:	6013      	str	r3, [r2, #0]
 8003f5c:	e02e      	b.n	8003fbc <HAL_RCC_OscConfig+0xd8>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10c      	bne.n	8003f80 <HAL_RCC_OscConfig+0x9c>
 8003f66:	4b7f      	ldr	r3, [pc, #508]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	4b7c      	ldr	r3, [pc, #496]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a7b      	ldr	r2, [pc, #492]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e01d      	b.n	8003fbc <HAL_RCC_OscConfig+0xd8>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0xc0>
 8003f8a:	4b76      	ldr	r3, [pc, #472]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a75      	ldr	r2, [pc, #468]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	4b73      	ldr	r3, [pc, #460]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a72      	ldr	r2, [pc, #456]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e00b      	b.n	8003fbc <HAL_RCC_OscConfig+0xd8>
 8003fa4:	4b6f      	ldr	r3, [pc, #444]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d013      	beq.n	8003fec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc4:	f7ff f81a 	bl	8002ffc <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fcc:	f7ff f816 	bl	8002ffc <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	@ 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e21f      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	4b61      	ldr	r3, [pc, #388]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCC_OscConfig+0xe8>
 8003fea:	e014      	b.n	8004016 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fec:	f7ff f806 	bl	8002ffc <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff4:	f7ff f802 	bl	8002ffc <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b64      	cmp	r3, #100	@ 0x64
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e20b      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004006:	4b57      	ldr	r3, [pc, #348]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x110>
 8004012:	e000      	b.n	8004016 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d069      	beq.n	80040f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004022:	4b50      	ldr	r3, [pc, #320]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 030c 	and.w	r3, r3, #12
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00b      	beq.n	8004046 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800402e:	4b4d      	ldr	r3, [pc, #308]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
 8004036:	2b08      	cmp	r3, #8
 8004038:	d11c      	bne.n	8004074 <HAL_RCC_OscConfig+0x190>
 800403a:	4b4a      	ldr	r3, [pc, #296]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d116      	bne.n	8004074 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004046:	4b47      	ldr	r3, [pc, #284]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_RCC_OscConfig+0x17a>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d001      	beq.n	800405e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e1df      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405e:	4b41      	ldr	r3, [pc, #260]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	493d      	ldr	r1, [pc, #244]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	e040      	b.n	80040f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d023      	beq.n	80040c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800407c:	4b39      	ldr	r3, [pc, #228]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a38      	ldr	r2, [pc, #224]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004082:	f043 0301 	orr.w	r3, r3, #1
 8004086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fe ffb8 	bl	8002ffc <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004090:	f7fe ffb4 	bl	8002ffc <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e1bd      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a2:	4b30      	ldr	r3, [pc, #192]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0f0      	beq.n	8004090 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	4929      	ldr	r1, [pc, #164]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]
 80040c2:	e018      	b.n	80040f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040c4:	4b27      	ldr	r3, [pc, #156]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a26      	ldr	r2, [pc, #152]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040ca:	f023 0301 	bic.w	r3, r3, #1
 80040ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fe ff94 	bl	8002ffc <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d8:	f7fe ff90 	bl	8002ffc <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e199      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0302 	and.w	r3, r3, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f0      	bne.n	80040d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d038      	beq.n	8004174 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d019      	beq.n	800413e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800410a:	4b16      	ldr	r3, [pc, #88]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 800410c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800410e:	4a15      	ldr	r2, [pc, #84]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004110:	f043 0301 	orr.w	r3, r3, #1
 8004114:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004116:	f7fe ff71 	bl	8002ffc <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800411e:	f7fe ff6d 	bl	8002ffc <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e176      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004130:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0f0      	beq.n	800411e <HAL_RCC_OscConfig+0x23a>
 800413c:	e01a      	b.n	8004174 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800413e:	4b09      	ldr	r3, [pc, #36]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004142:	4a08      	ldr	r2, [pc, #32]	@ (8004164 <HAL_RCC_OscConfig+0x280>)
 8004144:	f023 0301 	bic.w	r3, r3, #1
 8004148:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414a:	f7fe ff57 	bl	8002ffc <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004150:	e00a      	b.n	8004168 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004152:	f7fe ff53 	bl	8002ffc <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d903      	bls.n	8004168 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e15c      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
 8004164:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004168:	4b91      	ldr	r3, [pc, #580]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800416a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1ee      	bne.n	8004152 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0304 	and.w	r3, r3, #4
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 80a4 	beq.w	80042ca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004182:	4b8b      	ldr	r3, [pc, #556]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10d      	bne.n	80041aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800418e:	4b88      	ldr	r3, [pc, #544]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004192:	4a87      	ldr	r2, [pc, #540]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004198:	6413      	str	r3, [r2, #64]	@ 0x40
 800419a:	4b85      	ldr	r3, [pc, #532]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a2:	60bb      	str	r3, [r7, #8]
 80041a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041a6:	2301      	movs	r3, #1
 80041a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041aa:	4b82      	ldr	r3, [pc, #520]	@ (80043b4 <HAL_RCC_OscConfig+0x4d0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d118      	bne.n	80041e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80041b6:	4b7f      	ldr	r3, [pc, #508]	@ (80043b4 <HAL_RCC_OscConfig+0x4d0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a7e      	ldr	r2, [pc, #504]	@ (80043b4 <HAL_RCC_OscConfig+0x4d0>)
 80041bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041c2:	f7fe ff1b 	bl	8002ffc <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041c8:	e008      	b.n	80041dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ca:	f7fe ff17 	bl	8002ffc <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b64      	cmp	r3, #100	@ 0x64
 80041d6:	d901      	bls.n	80041dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e120      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041dc:	4b75      	ldr	r3, [pc, #468]	@ (80043b4 <HAL_RCC_OscConfig+0x4d0>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d0f0      	beq.n	80041ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d106      	bne.n	80041fe <HAL_RCC_OscConfig+0x31a>
 80041f0:	4b6f      	ldr	r3, [pc, #444]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80041f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f4:	4a6e      	ldr	r2, [pc, #440]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80041fc:	e02d      	b.n	800425a <HAL_RCC_OscConfig+0x376>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d10c      	bne.n	8004220 <HAL_RCC_OscConfig+0x33c>
 8004206:	4b6a      	ldr	r3, [pc, #424]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420a:	4a69      	ldr	r2, [pc, #420]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	6713      	str	r3, [r2, #112]	@ 0x70
 8004212:	4b67      	ldr	r3, [pc, #412]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004216:	4a66      	ldr	r2, [pc, #408]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004218:	f023 0304 	bic.w	r3, r3, #4
 800421c:	6713      	str	r3, [r2, #112]	@ 0x70
 800421e:	e01c      	b.n	800425a <HAL_RCC_OscConfig+0x376>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	2b05      	cmp	r3, #5
 8004226:	d10c      	bne.n	8004242 <HAL_RCC_OscConfig+0x35e>
 8004228:	4b61      	ldr	r3, [pc, #388]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800422a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800422c:	4a60      	ldr	r2, [pc, #384]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800422e:	f043 0304 	orr.w	r3, r3, #4
 8004232:	6713      	str	r3, [r2, #112]	@ 0x70
 8004234:	4b5e      	ldr	r3, [pc, #376]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004238:	4a5d      	ldr	r2, [pc, #372]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800423a:	f043 0301 	orr.w	r3, r3, #1
 800423e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004240:	e00b      	b.n	800425a <HAL_RCC_OscConfig+0x376>
 8004242:	4b5b      	ldr	r3, [pc, #364]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004246:	4a5a      	ldr	r2, [pc, #360]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004248:	f023 0301 	bic.w	r3, r3, #1
 800424c:	6713      	str	r3, [r2, #112]	@ 0x70
 800424e:	4b58      	ldr	r3, [pc, #352]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004252:	4a57      	ldr	r2, [pc, #348]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004254:	f023 0304 	bic.w	r3, r3, #4
 8004258:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d015      	beq.n	800428e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004262:	f7fe fecb 	bl	8002ffc <HAL_GetTick>
 8004266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004268:	e00a      	b.n	8004280 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426a:	f7fe fec7 	bl	8002ffc <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004278:	4293      	cmp	r3, r2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e0ce      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004280:	4b4b      	ldr	r3, [pc, #300]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0ee      	beq.n	800426a <HAL_RCC_OscConfig+0x386>
 800428c:	e014      	b.n	80042b8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800428e:	f7fe feb5 	bl	8002ffc <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004294:	e00a      	b.n	80042ac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004296:	f7fe feb1 	bl	8002ffc <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e0b8      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ac:	4b40      	ldr	r3, [pc, #256]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1ee      	bne.n	8004296 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042b8:	7dfb      	ldrb	r3, [r7, #23]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d105      	bne.n	80042ca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042be:	4b3c      	ldr	r3, [pc, #240]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	4a3b      	ldr	r2, [pc, #236]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	699b      	ldr	r3, [r3, #24]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 80a4 	beq.w	800441c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042d4:	4b36      	ldr	r3, [pc, #216]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f003 030c 	and.w	r3, r3, #12
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d06b      	beq.n	80043b8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d149      	bne.n	800437c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e8:	4b31      	ldr	r3, [pc, #196]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a30      	ldr	r2, [pc, #192]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80042ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f4:	f7fe fe82 	bl	8002ffc <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042fc:	f7fe fe7e 	bl	8002ffc <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e087      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430e:	4b28      	ldr	r3, [pc, #160]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d1f0      	bne.n	80042fc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	69da      	ldr	r2, [r3, #28]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004328:	019b      	lsls	r3, r3, #6
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004330:	085b      	lsrs	r3, r3, #1
 8004332:	3b01      	subs	r3, #1
 8004334:	041b      	lsls	r3, r3, #16
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800433c:	061b      	lsls	r3, r3, #24
 800433e:	4313      	orrs	r3, r2
 8004340:	4a1b      	ldr	r2, [pc, #108]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004342:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004346:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004348:	4b19      	ldr	r3, [pc, #100]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a18      	ldr	r2, [pc, #96]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800434e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004354:	f7fe fe52 	bl	8002ffc <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435c:	f7fe fe4e 	bl	8002ffc <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e057      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800436e:	4b10      	ldr	r3, [pc, #64]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0f0      	beq.n	800435c <HAL_RCC_OscConfig+0x478>
 800437a:	e04f      	b.n	800441c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800437c:	4b0c      	ldr	r3, [pc, #48]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0b      	ldr	r2, [pc, #44]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 8004382:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004388:	f7fe fe38 	bl	8002ffc <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004390:	f7fe fe34 	bl	8002ffc <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b02      	cmp	r3, #2
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e03d      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043a2:	4b03      	ldr	r3, [pc, #12]	@ (80043b0 <HAL_RCC_OscConfig+0x4cc>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x4ac>
 80043ae:	e035      	b.n	800441c <HAL_RCC_OscConfig+0x538>
 80043b0:	40023800 	.word	0x40023800
 80043b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80043b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <HAL_RCC_OscConfig+0x544>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d028      	beq.n	8004418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d121      	bne.n	8004418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043de:	429a      	cmp	r2, r3
 80043e0:	d11a      	bne.n	8004418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043e8:	4013      	ands	r3, r2
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d111      	bne.n	8004418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fe:	085b      	lsrs	r3, r3, #1
 8004400:	3b01      	subs	r3, #1
 8004402:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004404:	429a      	cmp	r2, r3
 8004406:	d107      	bne.n	8004418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004412:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004414:	429a      	cmp	r2, r3
 8004416:	d001      	beq.n	800441c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800

0800442c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0d0      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004444:	4b6a      	ldr	r3, [pc, #424]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 030f 	and.w	r3, r3, #15
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	d910      	bls.n	8004474 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004452:	4b67      	ldr	r3, [pc, #412]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 020f 	bic.w	r2, r3, #15
 800445a:	4965      	ldr	r1, [pc, #404]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004462:	4b63      	ldr	r3, [pc, #396]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 030f 	and.w	r3, r3, #15
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0b8      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d020      	beq.n	80044c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800448c:	4b59      	ldr	r3, [pc, #356]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4a58      	ldr	r2, [pc, #352]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 8004492:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004496:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d005      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a4:	4b53      	ldr	r3, [pc, #332]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a52      	ldr	r2, [pc, #328]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b0:	4b50      	ldr	r3, [pc, #320]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	494d      	ldr	r1, [pc, #308]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d040      	beq.n	8004550 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d107      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d6:	4b47      	ldr	r3, [pc, #284]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d115      	bne.n	800450e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e07f      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d107      	bne.n	80044fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ee:	4b41      	ldr	r3, [pc, #260]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d109      	bne.n	800450e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e073      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044fe:	4b3d      	ldr	r3, [pc, #244]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e06b      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800450e:	4b39      	ldr	r3, [pc, #228]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f023 0203 	bic.w	r2, r3, #3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	4936      	ldr	r1, [pc, #216]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 800451c:	4313      	orrs	r3, r2
 800451e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004520:	f7fe fd6c 	bl	8002ffc <HAL_GetTick>
 8004524:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004526:	e00a      	b.n	800453e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004528:	f7fe fd68 	bl	8002ffc <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004536:	4293      	cmp	r3, r2
 8004538:	d901      	bls.n	800453e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e053      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453e:	4b2d      	ldr	r3, [pc, #180]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 020c 	and.w	r2, r3, #12
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	429a      	cmp	r2, r3
 800454e:	d1eb      	bne.n	8004528 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004550:	4b27      	ldr	r3, [pc, #156]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 030f 	and.w	r3, r3, #15
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d210      	bcs.n	8004580 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800455e:	4b24      	ldr	r3, [pc, #144]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 020f 	bic.w	r2, r3, #15
 8004566:	4922      	ldr	r1, [pc, #136]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	4313      	orrs	r3, r2
 800456c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456e:	4b20      	ldr	r3, [pc, #128]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 030f 	and.w	r3, r3, #15
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	429a      	cmp	r2, r3
 800457a:	d001      	beq.n	8004580 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e032      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800458c:	4b19      	ldr	r3, [pc, #100]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	4916      	ldr	r1, [pc, #88]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d009      	beq.n	80045be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045aa:	4b12      	ldr	r3, [pc, #72]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	490e      	ldr	r1, [pc, #56]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045be:	f000 f821 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 80045c2:	4602      	mov	r2, r0
 80045c4:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <HAL_RCC_ClockConfig+0x1c8>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	490a      	ldr	r1, [pc, #40]	@ (80045f8 <HAL_RCC_ClockConfig+0x1cc>)
 80045d0:	5ccb      	ldrb	r3, [r1, r3]
 80045d2:	fa22 f303 	lsr.w	r3, r2, r3
 80045d6:	4a09      	ldr	r2, [pc, #36]	@ (80045fc <HAL_RCC_ClockConfig+0x1d0>)
 80045d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045da:	4b09      	ldr	r3, [pc, #36]	@ (8004600 <HAL_RCC_ClockConfig+0x1d4>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe fcc8 	bl	8002f74 <HAL_InitTick>

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	40023c00 	.word	0x40023c00
 80045f4:	40023800 	.word	0x40023800
 80045f8:	080069ec 	.word	0x080069ec
 80045fc:	20000020 	.word	0x20000020
 8004600:	20000024 	.word	0x20000024

08004604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004608:	b094      	sub	sp, #80	@ 0x50
 800460a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800460c:	2300      	movs	r3, #0
 800460e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004610:	2300      	movs	r3, #0
 8004612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004614:	2300      	movs	r3, #0
 8004616:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800461c:	4b79      	ldr	r3, [pc, #484]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 030c 	and.w	r3, r3, #12
 8004624:	2b08      	cmp	r3, #8
 8004626:	d00d      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x40>
 8004628:	2b08      	cmp	r3, #8
 800462a:	f200 80e1 	bhi.w	80047f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <HAL_RCC_GetSysClockFreq+0x34>
 8004632:	2b04      	cmp	r3, #4
 8004634:	d003      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0x3a>
 8004636:	e0db      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004638:	4b73      	ldr	r3, [pc, #460]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x204>)
 800463a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800463c:	e0db      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800463e:	4b73      	ldr	r3, [pc, #460]	@ (800480c <HAL_RCC_GetSysClockFreq+0x208>)
 8004640:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004642:	e0d8      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004644:	4b6f      	ldr	r3, [pc, #444]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800464c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800464e:	4b6d      	ldr	r3, [pc, #436]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d063      	beq.n	8004722 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800465a:	4b6a      	ldr	r3, [pc, #424]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	099b      	lsrs	r3, r3, #6
 8004660:	2200      	movs	r2, #0
 8004662:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004664:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466c:	633b      	str	r3, [r7, #48]	@ 0x30
 800466e:	2300      	movs	r3, #0
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
 8004672:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004676:	4622      	mov	r2, r4
 8004678:	462b      	mov	r3, r5
 800467a:	f04f 0000 	mov.w	r0, #0
 800467e:	f04f 0100 	mov.w	r1, #0
 8004682:	0159      	lsls	r1, r3, #5
 8004684:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004688:	0150      	lsls	r0, r2, #5
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	4621      	mov	r1, r4
 8004690:	1a51      	subs	r1, r2, r1
 8004692:	6139      	str	r1, [r7, #16]
 8004694:	4629      	mov	r1, r5
 8004696:	eb63 0301 	sbc.w	r3, r3, r1
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046a8:	4659      	mov	r1, fp
 80046aa:	018b      	lsls	r3, r1, #6
 80046ac:	4651      	mov	r1, sl
 80046ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046b2:	4651      	mov	r1, sl
 80046b4:	018a      	lsls	r2, r1, #6
 80046b6:	4651      	mov	r1, sl
 80046b8:	ebb2 0801 	subs.w	r8, r2, r1
 80046bc:	4659      	mov	r1, fp
 80046be:	eb63 0901 	sbc.w	r9, r3, r1
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	f04f 0300 	mov.w	r3, #0
 80046ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046d6:	4690      	mov	r8, r2
 80046d8:	4699      	mov	r9, r3
 80046da:	4623      	mov	r3, r4
 80046dc:	eb18 0303 	adds.w	r3, r8, r3
 80046e0:	60bb      	str	r3, [r7, #8]
 80046e2:	462b      	mov	r3, r5
 80046e4:	eb49 0303 	adc.w	r3, r9, r3
 80046e8:	60fb      	str	r3, [r7, #12]
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046f6:	4629      	mov	r1, r5
 80046f8:	024b      	lsls	r3, r1, #9
 80046fa:	4621      	mov	r1, r4
 80046fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004700:	4621      	mov	r1, r4
 8004702:	024a      	lsls	r2, r1, #9
 8004704:	4610      	mov	r0, r2
 8004706:	4619      	mov	r1, r3
 8004708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800470a:	2200      	movs	r2, #0
 800470c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800470e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004710:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004714:	f7fd fc64 	bl	8001fe0 <__aeabi_uldivmod>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4613      	mov	r3, r2
 800471e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004720:	e058      	b.n	80047d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004722:	4b38      	ldr	r3, [pc, #224]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	099b      	lsrs	r3, r3, #6
 8004728:	2200      	movs	r2, #0
 800472a:	4618      	mov	r0, r3
 800472c:	4611      	mov	r1, r2
 800472e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004732:	623b      	str	r3, [r7, #32]
 8004734:	2300      	movs	r3, #0
 8004736:	627b      	str	r3, [r7, #36]	@ 0x24
 8004738:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800473c:	4642      	mov	r2, r8
 800473e:	464b      	mov	r3, r9
 8004740:	f04f 0000 	mov.w	r0, #0
 8004744:	f04f 0100 	mov.w	r1, #0
 8004748:	0159      	lsls	r1, r3, #5
 800474a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800474e:	0150      	lsls	r0, r2, #5
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4641      	mov	r1, r8
 8004756:	ebb2 0a01 	subs.w	sl, r2, r1
 800475a:	4649      	mov	r1, r9
 800475c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	f04f 0300 	mov.w	r3, #0
 8004768:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800476c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004770:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004774:	ebb2 040a 	subs.w	r4, r2, sl
 8004778:	eb63 050b 	sbc.w	r5, r3, fp
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	00eb      	lsls	r3, r5, #3
 8004786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800478a:	00e2      	lsls	r2, r4, #3
 800478c:	4614      	mov	r4, r2
 800478e:	461d      	mov	r5, r3
 8004790:	4643      	mov	r3, r8
 8004792:	18e3      	adds	r3, r4, r3
 8004794:	603b      	str	r3, [r7, #0]
 8004796:	464b      	mov	r3, r9
 8004798:	eb45 0303 	adc.w	r3, r5, r3
 800479c:	607b      	str	r3, [r7, #4]
 800479e:	f04f 0200 	mov.w	r2, #0
 80047a2:	f04f 0300 	mov.w	r3, #0
 80047a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047aa:	4629      	mov	r1, r5
 80047ac:	028b      	lsls	r3, r1, #10
 80047ae:	4621      	mov	r1, r4
 80047b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047b4:	4621      	mov	r1, r4
 80047b6:	028a      	lsls	r2, r1, #10
 80047b8:	4610      	mov	r0, r2
 80047ba:	4619      	mov	r1, r3
 80047bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047be:	2200      	movs	r2, #0
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	61fa      	str	r2, [r7, #28]
 80047c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047c8:	f7fd fc0a 	bl	8001fe0 <__aeabi_uldivmod>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4613      	mov	r3, r2
 80047d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80047d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	3301      	adds	r3, #1
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ee:	e002      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047f0:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x204>)
 80047f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3750      	adds	r7, #80	@ 0x50
 80047fc:	46bd      	mov	sp, r7
 80047fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004802:	bf00      	nop
 8004804:	40023800 	.word	0x40023800
 8004808:	00f42400 	.word	0x00f42400
 800480c:	007a1200 	.word	0x007a1200

08004810 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <HAL_RCC_GetHCLKFreq+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	20000020 	.word	0x20000020

08004828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800482c:	f7ff fff0 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	0a9b      	lsrs	r3, r3, #10
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	4903      	ldr	r1, [pc, #12]	@ (800484c <HAL_RCC_GetPCLK1Freq+0x24>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004844:	4618      	mov	r0, r3
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40023800 	.word	0x40023800
 800484c:	080069fc 	.word	0x080069fc

08004850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004854:	f7ff ffdc 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004858:	4602      	mov	r2, r0
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <HAL_RCC_GetPCLK2Freq+0x20>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	0b5b      	lsrs	r3, r3, #13
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	4903      	ldr	r1, [pc, #12]	@ (8004874 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004866:	5ccb      	ldrb	r3, [r1, r3]
 8004868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800486c:	4618      	mov	r0, r3
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40023800 	.word	0x40023800
 8004874:	080069fc 	.word	0x080069fc

08004878 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b088      	sub	sp, #32
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004884:	2300      	movs	r3, #0
 8004886:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800488c:	2300      	movs	r3, #0
 800488e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004890:	2300      	movs	r3, #0
 8004892:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d012      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80048a0:	4b69      	ldr	r3, [pc, #420]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	4a68      	ldr	r2, [pc, #416]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80048aa:	6093      	str	r3, [r2, #8]
 80048ac:	4b66      	ldr	r3, [pc, #408]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b4:	4964      	ldr	r1, [pc, #400]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80048c2:	2301      	movs	r3, #1
 80048c4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d017      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e0:	4959      	ldr	r1, [pc, #356]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048f0:	d101      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80048f2:	2301      	movs	r3, #1
 80048f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80048fe:	2301      	movs	r3, #1
 8004900:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d017      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800490e:	4b4e      	ldr	r3, [pc, #312]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004910:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004914:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	494a      	ldr	r1, [pc, #296]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004928:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800492c:	d101      	bne.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800492e:	2301      	movs	r3, #1
 8004930:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800493a:	2301      	movs	r3, #1
 800493c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800494a:	2301      	movs	r3, #1
 800494c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0320 	and.w	r3, r3, #32
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 808b 	beq.w	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800495c:	4b3a      	ldr	r3, [pc, #232]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800495e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004960:	4a39      	ldr	r2, [pc, #228]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004962:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004966:	6413      	str	r3, [r2, #64]	@ 0x40
 8004968:	4b37      	ldr	r3, [pc, #220]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800496a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004970:	60bb      	str	r3, [r7, #8]
 8004972:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004974:	4b35      	ldr	r3, [pc, #212]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a34      	ldr	r2, [pc, #208]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800497a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800497e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004980:	f7fe fb3c 	bl	8002ffc <HAL_GetTick>
 8004984:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004986:	e008      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004988:	f7fe fb38 	bl	8002ffc <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b64      	cmp	r3, #100	@ 0x64
 8004994:	d901      	bls.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e357      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800499a:	4b2c      	ldr	r3, [pc, #176]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0f0      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049a6:	4b28      	ldr	r3, [pc, #160]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049ae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d035      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d02e      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049c4:	4b20      	ldr	r3, [pc, #128]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049cc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d2:	4a1d      	ldr	r2, [pc, #116]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049d8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049da:	4b1b      	ldr	r3, [pc, #108]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049de:	4a1a      	ldr	r2, [pc, #104]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049e4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80049e6:	4a18      	ldr	r2, [pc, #96]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049ec:	4b16      	ldr	r3, [pc, #88]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d114      	bne.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f8:	f7fe fb00 	bl	8002ffc <HAL_GetTick>
 80049fc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fe:	e00a      	b.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a00:	f7fe fafc 	bl	8002ffc <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e319      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a16:	4b0c      	ldr	r3, [pc, #48]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0ee      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a2e:	d111      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004a30:	4b05      	ldr	r3, [pc, #20]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004a3c:	4b04      	ldr	r3, [pc, #16]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004a3e:	400b      	ands	r3, r1
 8004a40:	4901      	ldr	r1, [pc, #4]	@ (8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
 8004a46:	e00b      	b.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40007000 	.word	0x40007000
 8004a50:	0ffffcff 	.word	0x0ffffcff
 8004a54:	4baa      	ldr	r3, [pc, #680]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	4aa9      	ldr	r2, [pc, #676]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a5a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004a5e:	6093      	str	r3, [r2, #8]
 8004a60:	4ba7      	ldr	r3, [pc, #668]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a6c:	49a4      	ldr	r1, [pc, #656]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0310 	and.w	r3, r3, #16
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d010      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a7e:	4ba0      	ldr	r3, [pc, #640]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a84:	4a9e      	ldr	r2, [pc, #632]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a8e:	4b9c      	ldr	r3, [pc, #624]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a90:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	4999      	ldr	r1, [pc, #612]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004aac:	4b94      	ldr	r3, [pc, #592]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004aba:	4991      	ldr	r1, [pc, #580]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ace:	4b8c      	ldr	r3, [pc, #560]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004adc:	4988      	ldr	r1, [pc, #544]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004af0:	4b83      	ldr	r3, [pc, #524]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004afe:	4980      	ldr	r1, [pc, #512]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b12:	4b7b      	ldr	r3, [pc, #492]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b20:	4977      	ldr	r1, [pc, #476]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b34:	4b72      	ldr	r3, [pc, #456]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3a:	f023 0203 	bic.w	r2, r3, #3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b42:	496f      	ldr	r1, [pc, #444]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b56:	4b6a      	ldr	r3, [pc, #424]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b5c:	f023 020c 	bic.w	r2, r3, #12
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b64:	4966      	ldr	r1, [pc, #408]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b78:	4b61      	ldr	r3, [pc, #388]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	495e      	ldr	r1, [pc, #376]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b9a:	4b59      	ldr	r3, [pc, #356]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba8:	4955      	ldr	r1, [pc, #340]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004bbc:	4b50      	ldr	r3, [pc, #320]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bca:	494d      	ldr	r1, [pc, #308]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00a      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004bde:	4b48      	ldr	r3, [pc, #288]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bec:	4944      	ldr	r1, [pc, #272]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d00a      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004c00:	4b3f      	ldr	r3, [pc, #252]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c06:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c0e:	493c      	ldr	r1, [pc, #240]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004c22:	4b37      	ldr	r3, [pc, #220]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c28:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c30:	4933      	ldr	r1, [pc, #204]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00a      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c44:	4b2e      	ldr	r3, [pc, #184]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c52:	492b      	ldr	r1, [pc, #172]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d011      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004c66:	4b26      	ldr	r3, [pc, #152]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c6c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c74:	4922      	ldr	r1, [pc, #136]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c84:	d101      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c86:	2301      	movs	r3, #1
 8004c88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0308 	and.w	r3, r3, #8
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c96:	2301      	movs	r3, #1
 8004c98:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00a      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ca6:	4b16      	ldr	r3, [pc, #88]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb4:	4912      	ldr	r1, [pc, #72]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00b      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004cc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cd8:	4909      	ldr	r1, [pc, #36]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d006      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f000 80d9 	beq.w	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004cf4:	4b02      	ldr	r3, [pc, #8]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a01      	ldr	r2, [pc, #4]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004cfa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004cfe:	e001      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004d00:	40023800 	.word	0x40023800
 8004d04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d06:	f7fe f979 	bl	8002ffc <HAL_GetTick>
 8004d0a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d0c:	e008      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d0e:	f7fe f975 	bl	8002ffc <HAL_GetTick>
 8004d12:	4602      	mov	r2, r0
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	1ad3      	subs	r3, r2, r3
 8004d18:	2b64      	cmp	r3, #100	@ 0x64
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e194      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d20:	4b6c      	ldr	r3, [pc, #432]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1f0      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d021      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d11d      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d40:	4b64      	ldr	r3, [pc, #400]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d46:	0c1b      	lsrs	r3, r3, #16
 8004d48:	f003 0303 	and.w	r3, r3, #3
 8004d4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d4e:	4b61      	ldr	r3, [pc, #388]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d54:	0e1b      	lsrs	r3, r3, #24
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	019a      	lsls	r2, r3, #6
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	041b      	lsls	r3, r3, #16
 8004d66:	431a      	orrs	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	061b      	lsls	r3, r3, #24
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	071b      	lsls	r3, r3, #28
 8004d74:	4957      	ldr	r1, [pc, #348]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d004      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d90:	d00a      	beq.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d02e      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004da6:	d129      	bne.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004da8:	4b4a      	ldr	r3, [pc, #296]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dae:	0c1b      	lsrs	r3, r3, #16
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004db6:	4b47      	ldr	r3, [pc, #284]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004db8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dbc:	0f1b      	lsrs	r3, r3, #28
 8004dbe:	f003 0307 	and.w	r3, r3, #7
 8004dc2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	019a      	lsls	r2, r3, #6
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	041b      	lsls	r3, r3, #16
 8004dce:	431a      	orrs	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	061b      	lsls	r3, r3, #24
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	071b      	lsls	r3, r3, #28
 8004ddc:	493d      	ldr	r1, [pc, #244]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004de4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004de6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dea:	f023 021f 	bic.w	r2, r3, #31
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	3b01      	subs	r3, #1
 8004df4:	4937      	ldr	r1, [pc, #220]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01d      	beq.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e08:	4b32      	ldr	r3, [pc, #200]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e0e:	0e1b      	lsrs	r3, r3, #24
 8004e10:	f003 030f 	and.w	r3, r3, #15
 8004e14:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004e16:	4b2f      	ldr	r3, [pc, #188]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e1c:	0f1b      	lsrs	r3, r3, #28
 8004e1e:	f003 0307 	and.w	r3, r3, #7
 8004e22:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	019a      	lsls	r2, r3, #6
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	041b      	lsls	r3, r3, #16
 8004e30:	431a      	orrs	r2, r3
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	061b      	lsls	r3, r3, #24
 8004e36:	431a      	orrs	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	071b      	lsls	r3, r3, #28
 8004e3c:	4925      	ldr	r1, [pc, #148]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d011      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	019a      	lsls	r2, r3, #6
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	041b      	lsls	r3, r3, #16
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	061b      	lsls	r3, r3, #24
 8004e64:	431a      	orrs	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	071b      	lsls	r3, r3, #28
 8004e6c:	4919      	ldr	r1, [pc, #100]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e74:	4b17      	ldr	r3, [pc, #92]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a16      	ldr	r2, [pc, #88]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e7a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e80:	f7fe f8bc 	bl	8002ffc <HAL_GetTick>
 8004e84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e86:	e008      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e88:	f7fe f8b8 	bl	8002ffc <HAL_GetTick>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	2b64      	cmp	r3, #100	@ 0x64
 8004e94:	d901      	bls.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e0d7      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d0f0      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	f040 80cd 	bne.w	8005048 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004eae:	4b09      	ldr	r3, [pc, #36]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a08      	ldr	r2, [pc, #32]	@ (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eb8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eba:	f7fe f89f 	bl	8002ffc <HAL_GetTick>
 8004ebe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ec0:	e00a      	b.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ec2:	f7fe f89b 	bl	8002ffc <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b64      	cmp	r3, #100	@ 0x64
 8004ece:	d903      	bls.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e0ba      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004ed4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ed8:	4b5e      	ldr	r3, [pc, #376]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ee0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ee4:	d0ed      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d009      	beq.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d02e      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d12a      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f0e:	4b51      	ldr	r3, [pc, #324]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f14:	0c1b      	lsrs	r3, r3, #16
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f1c:	4b4d      	ldr	r3, [pc, #308]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	0f1b      	lsrs	r3, r3, #28
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	019a      	lsls	r2, r3, #6
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	041b      	lsls	r3, r3, #16
 8004f34:	431a      	orrs	r2, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	061b      	lsls	r3, r3, #24
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	071b      	lsls	r3, r3, #28
 8004f42:	4944      	ldr	r1, [pc, #272]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f4a:	4b42      	ldr	r3, [pc, #264]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f50:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	021b      	lsls	r3, r3, #8
 8004f5c:	493d      	ldr	r1, [pc, #244]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d022      	beq.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f78:	d11d      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f7a:	4b36      	ldr	r3, [pc, #216]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	0e1b      	lsrs	r3, r3, #24
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f88:	4b32      	ldr	r3, [pc, #200]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f8e:	0f1b      	lsrs	r3, r3, #28
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	695b      	ldr	r3, [r3, #20]
 8004f9a:	019a      	lsls	r2, r3, #6
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	041b      	lsls	r3, r3, #16
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	061b      	lsls	r3, r3, #24
 8004fa8:	431a      	orrs	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	071b      	lsls	r3, r3, #28
 8004fae:	4929      	ldr	r1, [pc, #164]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d028      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004fc2:	4b24      	ldr	r3, [pc, #144]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc8:	0e1b      	lsrs	r3, r3, #24
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004fd0:	4b20      	ldr	r3, [pc, #128]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd6:	0c1b      	lsrs	r3, r3, #16
 8004fd8:	f003 0303 	and.w	r3, r3, #3
 8004fdc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	019a      	lsls	r2, r3, #6
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	041b      	lsls	r3, r3, #16
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	061b      	lsls	r3, r3, #24
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	69db      	ldr	r3, [r3, #28]
 8004ff4:	071b      	lsls	r3, r3, #28
 8004ff6:	4917      	ldr	r1, [pc, #92]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ffe:	4b15      	ldr	r3, [pc, #84]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005000:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005004:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500c:	4911      	ldr	r1, [pc, #68]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005014:	4b0f      	ldr	r3, [pc, #60]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a0e      	ldr	r2, [pc, #56]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800501a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800501e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005020:	f7fd ffec 	bl	8002ffc <HAL_GetTick>
 8005024:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005026:	e008      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005028:	f7fd ffe8 	bl	8002ffc <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	2b64      	cmp	r3, #100	@ 0x64
 8005034:	d901      	bls.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e007      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800503a:	4b06      	ldr	r3, [pc, #24]	@ (8005054 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005042:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005046:	d1ef      	bne.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3720      	adds	r7, #32
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	40023800 	.word	0x40023800

08005058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e040      	b.n	80050ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800506e:	2b00      	cmp	r3, #0
 8005070:	d106      	bne.n	8005080 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f7fd fdf2 	bl	8002c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2224      	movs	r2, #36	@ 0x24
 8005084:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f022 0201 	bic.w	r2, r2, #1
 8005094:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fb16 	bl	80056d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 f8af 	bl	8005208 <UART_SetConfig>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e01b      	b.n	80050ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f042 0201 	orr.w	r2, r2, #1
 80050e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fb95 	bl	8005814 <UART_CheckIdleState>
 80050ea:	4603      	mov	r3, r0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b08a      	sub	sp, #40	@ 0x28
 80050f8:	af02      	add	r7, sp, #8
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	603b      	str	r3, [r7, #0]
 8005100:	4613      	mov	r3, r2
 8005102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005108:	2b20      	cmp	r3, #32
 800510a:	d177      	bne.n	80051fc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_UART_Transmit+0x24>
 8005112:	88fb      	ldrh	r3, [r7, #6]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e070      	b.n	80051fe <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2221      	movs	r2, #33	@ 0x21
 8005128:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800512a:	f7fd ff67 	bl	8002ffc <HAL_GetTick>
 800512e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	88fa      	ldrh	r2, [r7, #6]
 8005134:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	88fa      	ldrh	r2, [r7, #6]
 800513c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005148:	d108      	bne.n	800515c <HAL_UART_Transmit+0x68>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d104      	bne.n	800515c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005152:	2300      	movs	r3, #0
 8005154:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	61bb      	str	r3, [r7, #24]
 800515a:	e003      	b.n	8005164 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005164:	e02f      	b.n	80051c6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	2200      	movs	r2, #0
 800516e:	2180      	movs	r1, #128	@ 0x80
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 fba6 	bl	80058c2 <UART_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d004      	beq.n	8005186 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e03b      	b.n	80051fe <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10b      	bne.n	80051a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	461a      	mov	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800519a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	3302      	adds	r3, #2
 80051a0:	61bb      	str	r3, [r7, #24]
 80051a2:	e007      	b.n	80051b4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	781a      	ldrb	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	3301      	adds	r3, #1
 80051b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1c9      	bne.n	8005166 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2200      	movs	r2, #0
 80051da:	2140      	movs	r1, #64	@ 0x40
 80051dc:	68f8      	ldr	r0, [r7, #12]
 80051de:	f000 fb70 	bl	80058c2 <UART_WaitOnFlagUntilTimeout>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d004      	beq.n	80051f2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2220      	movs	r2, #32
 80051ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e005      	b.n	80051fe <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2220      	movs	r2, #32
 80051f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80051f8:	2300      	movs	r3, #0
 80051fa:	e000      	b.n	80051fe <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80051fc:	2302      	movs	r3, #2
  }
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3720      	adds	r7, #32
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b088      	sub	sp, #32
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005210:	2300      	movs	r3, #0
 8005212:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689a      	ldr	r2, [r3, #8]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	691b      	ldr	r3, [r3, #16]
 800521c:	431a      	orrs	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	431a      	orrs	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	69db      	ldr	r3, [r3, #28]
 8005228:	4313      	orrs	r3, r2
 800522a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	4ba6      	ldr	r3, [pc, #664]	@ (80054cc <UART_SetConfig+0x2c4>)
 8005234:	4013      	ands	r3, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6812      	ldr	r2, [r2, #0]
 800523a:	6979      	ldr	r1, [r7, #20]
 800523c:	430b      	orrs	r3, r1
 800523e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	430a      	orrs	r2, r1
 8005278:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a94      	ldr	r2, [pc, #592]	@ (80054d0 <UART_SetConfig+0x2c8>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d120      	bne.n	80052c6 <UART_SetConfig+0xbe>
 8005284:	4b93      	ldr	r3, [pc, #588]	@ (80054d4 <UART_SetConfig+0x2cc>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	2b03      	cmp	r3, #3
 8005290:	d816      	bhi.n	80052c0 <UART_SetConfig+0xb8>
 8005292:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <UART_SetConfig+0x90>)
 8005294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005298:	080052a9 	.word	0x080052a9
 800529c:	080052b5 	.word	0x080052b5
 80052a0:	080052af 	.word	0x080052af
 80052a4:	080052bb 	.word	0x080052bb
 80052a8:	2301      	movs	r3, #1
 80052aa:	77fb      	strb	r3, [r7, #31]
 80052ac:	e150      	b.n	8005550 <UART_SetConfig+0x348>
 80052ae:	2302      	movs	r3, #2
 80052b0:	77fb      	strb	r3, [r7, #31]
 80052b2:	e14d      	b.n	8005550 <UART_SetConfig+0x348>
 80052b4:	2304      	movs	r3, #4
 80052b6:	77fb      	strb	r3, [r7, #31]
 80052b8:	e14a      	b.n	8005550 <UART_SetConfig+0x348>
 80052ba:	2308      	movs	r3, #8
 80052bc:	77fb      	strb	r3, [r7, #31]
 80052be:	e147      	b.n	8005550 <UART_SetConfig+0x348>
 80052c0:	2310      	movs	r3, #16
 80052c2:	77fb      	strb	r3, [r7, #31]
 80052c4:	e144      	b.n	8005550 <UART_SetConfig+0x348>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a83      	ldr	r2, [pc, #524]	@ (80054d8 <UART_SetConfig+0x2d0>)
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d132      	bne.n	8005336 <UART_SetConfig+0x12e>
 80052d0:	4b80      	ldr	r3, [pc, #512]	@ (80054d4 <UART_SetConfig+0x2cc>)
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	2b0c      	cmp	r3, #12
 80052dc:	d828      	bhi.n	8005330 <UART_SetConfig+0x128>
 80052de:	a201      	add	r2, pc, #4	@ (adr r2, 80052e4 <UART_SetConfig+0xdc>)
 80052e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052e4:	08005319 	.word	0x08005319
 80052e8:	08005331 	.word	0x08005331
 80052ec:	08005331 	.word	0x08005331
 80052f0:	08005331 	.word	0x08005331
 80052f4:	08005325 	.word	0x08005325
 80052f8:	08005331 	.word	0x08005331
 80052fc:	08005331 	.word	0x08005331
 8005300:	08005331 	.word	0x08005331
 8005304:	0800531f 	.word	0x0800531f
 8005308:	08005331 	.word	0x08005331
 800530c:	08005331 	.word	0x08005331
 8005310:	08005331 	.word	0x08005331
 8005314:	0800532b 	.word	0x0800532b
 8005318:	2300      	movs	r3, #0
 800531a:	77fb      	strb	r3, [r7, #31]
 800531c:	e118      	b.n	8005550 <UART_SetConfig+0x348>
 800531e:	2302      	movs	r3, #2
 8005320:	77fb      	strb	r3, [r7, #31]
 8005322:	e115      	b.n	8005550 <UART_SetConfig+0x348>
 8005324:	2304      	movs	r3, #4
 8005326:	77fb      	strb	r3, [r7, #31]
 8005328:	e112      	b.n	8005550 <UART_SetConfig+0x348>
 800532a:	2308      	movs	r3, #8
 800532c:	77fb      	strb	r3, [r7, #31]
 800532e:	e10f      	b.n	8005550 <UART_SetConfig+0x348>
 8005330:	2310      	movs	r3, #16
 8005332:	77fb      	strb	r3, [r7, #31]
 8005334:	e10c      	b.n	8005550 <UART_SetConfig+0x348>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a68      	ldr	r2, [pc, #416]	@ (80054dc <UART_SetConfig+0x2d4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d120      	bne.n	8005382 <UART_SetConfig+0x17a>
 8005340:	4b64      	ldr	r3, [pc, #400]	@ (80054d4 <UART_SetConfig+0x2cc>)
 8005342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005346:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800534a:	2b30      	cmp	r3, #48	@ 0x30
 800534c:	d013      	beq.n	8005376 <UART_SetConfig+0x16e>
 800534e:	2b30      	cmp	r3, #48	@ 0x30
 8005350:	d814      	bhi.n	800537c <UART_SetConfig+0x174>
 8005352:	2b20      	cmp	r3, #32
 8005354:	d009      	beq.n	800536a <UART_SetConfig+0x162>
 8005356:	2b20      	cmp	r3, #32
 8005358:	d810      	bhi.n	800537c <UART_SetConfig+0x174>
 800535a:	2b00      	cmp	r3, #0
 800535c:	d002      	beq.n	8005364 <UART_SetConfig+0x15c>
 800535e:	2b10      	cmp	r3, #16
 8005360:	d006      	beq.n	8005370 <UART_SetConfig+0x168>
 8005362:	e00b      	b.n	800537c <UART_SetConfig+0x174>
 8005364:	2300      	movs	r3, #0
 8005366:	77fb      	strb	r3, [r7, #31]
 8005368:	e0f2      	b.n	8005550 <UART_SetConfig+0x348>
 800536a:	2302      	movs	r3, #2
 800536c:	77fb      	strb	r3, [r7, #31]
 800536e:	e0ef      	b.n	8005550 <UART_SetConfig+0x348>
 8005370:	2304      	movs	r3, #4
 8005372:	77fb      	strb	r3, [r7, #31]
 8005374:	e0ec      	b.n	8005550 <UART_SetConfig+0x348>
 8005376:	2308      	movs	r3, #8
 8005378:	77fb      	strb	r3, [r7, #31]
 800537a:	e0e9      	b.n	8005550 <UART_SetConfig+0x348>
 800537c:	2310      	movs	r3, #16
 800537e:	77fb      	strb	r3, [r7, #31]
 8005380:	e0e6      	b.n	8005550 <UART_SetConfig+0x348>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a56      	ldr	r2, [pc, #344]	@ (80054e0 <UART_SetConfig+0x2d8>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d120      	bne.n	80053ce <UART_SetConfig+0x1c6>
 800538c:	4b51      	ldr	r3, [pc, #324]	@ (80054d4 <UART_SetConfig+0x2cc>)
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005392:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005396:	2bc0      	cmp	r3, #192	@ 0xc0
 8005398:	d013      	beq.n	80053c2 <UART_SetConfig+0x1ba>
 800539a:	2bc0      	cmp	r3, #192	@ 0xc0
 800539c:	d814      	bhi.n	80053c8 <UART_SetConfig+0x1c0>
 800539e:	2b80      	cmp	r3, #128	@ 0x80
 80053a0:	d009      	beq.n	80053b6 <UART_SetConfig+0x1ae>
 80053a2:	2b80      	cmp	r3, #128	@ 0x80
 80053a4:	d810      	bhi.n	80053c8 <UART_SetConfig+0x1c0>
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d002      	beq.n	80053b0 <UART_SetConfig+0x1a8>
 80053aa:	2b40      	cmp	r3, #64	@ 0x40
 80053ac:	d006      	beq.n	80053bc <UART_SetConfig+0x1b4>
 80053ae:	e00b      	b.n	80053c8 <UART_SetConfig+0x1c0>
 80053b0:	2300      	movs	r3, #0
 80053b2:	77fb      	strb	r3, [r7, #31]
 80053b4:	e0cc      	b.n	8005550 <UART_SetConfig+0x348>
 80053b6:	2302      	movs	r3, #2
 80053b8:	77fb      	strb	r3, [r7, #31]
 80053ba:	e0c9      	b.n	8005550 <UART_SetConfig+0x348>
 80053bc:	2304      	movs	r3, #4
 80053be:	77fb      	strb	r3, [r7, #31]
 80053c0:	e0c6      	b.n	8005550 <UART_SetConfig+0x348>
 80053c2:	2308      	movs	r3, #8
 80053c4:	77fb      	strb	r3, [r7, #31]
 80053c6:	e0c3      	b.n	8005550 <UART_SetConfig+0x348>
 80053c8:	2310      	movs	r3, #16
 80053ca:	77fb      	strb	r3, [r7, #31]
 80053cc:	e0c0      	b.n	8005550 <UART_SetConfig+0x348>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a44      	ldr	r2, [pc, #272]	@ (80054e4 <UART_SetConfig+0x2dc>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d125      	bne.n	8005424 <UART_SetConfig+0x21c>
 80053d8:	4b3e      	ldr	r3, [pc, #248]	@ (80054d4 <UART_SetConfig+0x2cc>)
 80053da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e6:	d017      	beq.n	8005418 <UART_SetConfig+0x210>
 80053e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053ec:	d817      	bhi.n	800541e <UART_SetConfig+0x216>
 80053ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f2:	d00b      	beq.n	800540c <UART_SetConfig+0x204>
 80053f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053f8:	d811      	bhi.n	800541e <UART_SetConfig+0x216>
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <UART_SetConfig+0x1fe>
 80053fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005402:	d006      	beq.n	8005412 <UART_SetConfig+0x20a>
 8005404:	e00b      	b.n	800541e <UART_SetConfig+0x216>
 8005406:	2300      	movs	r3, #0
 8005408:	77fb      	strb	r3, [r7, #31]
 800540a:	e0a1      	b.n	8005550 <UART_SetConfig+0x348>
 800540c:	2302      	movs	r3, #2
 800540e:	77fb      	strb	r3, [r7, #31]
 8005410:	e09e      	b.n	8005550 <UART_SetConfig+0x348>
 8005412:	2304      	movs	r3, #4
 8005414:	77fb      	strb	r3, [r7, #31]
 8005416:	e09b      	b.n	8005550 <UART_SetConfig+0x348>
 8005418:	2308      	movs	r3, #8
 800541a:	77fb      	strb	r3, [r7, #31]
 800541c:	e098      	b.n	8005550 <UART_SetConfig+0x348>
 800541e:	2310      	movs	r3, #16
 8005420:	77fb      	strb	r3, [r7, #31]
 8005422:	e095      	b.n	8005550 <UART_SetConfig+0x348>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a2f      	ldr	r2, [pc, #188]	@ (80054e8 <UART_SetConfig+0x2e0>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d125      	bne.n	800547a <UART_SetConfig+0x272>
 800542e:	4b29      	ldr	r3, [pc, #164]	@ (80054d4 <UART_SetConfig+0x2cc>)
 8005430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005434:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005438:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800543c:	d017      	beq.n	800546e <UART_SetConfig+0x266>
 800543e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005442:	d817      	bhi.n	8005474 <UART_SetConfig+0x26c>
 8005444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005448:	d00b      	beq.n	8005462 <UART_SetConfig+0x25a>
 800544a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800544e:	d811      	bhi.n	8005474 <UART_SetConfig+0x26c>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <UART_SetConfig+0x254>
 8005454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005458:	d006      	beq.n	8005468 <UART_SetConfig+0x260>
 800545a:	e00b      	b.n	8005474 <UART_SetConfig+0x26c>
 800545c:	2301      	movs	r3, #1
 800545e:	77fb      	strb	r3, [r7, #31]
 8005460:	e076      	b.n	8005550 <UART_SetConfig+0x348>
 8005462:	2302      	movs	r3, #2
 8005464:	77fb      	strb	r3, [r7, #31]
 8005466:	e073      	b.n	8005550 <UART_SetConfig+0x348>
 8005468:	2304      	movs	r3, #4
 800546a:	77fb      	strb	r3, [r7, #31]
 800546c:	e070      	b.n	8005550 <UART_SetConfig+0x348>
 800546e:	2308      	movs	r3, #8
 8005470:	77fb      	strb	r3, [r7, #31]
 8005472:	e06d      	b.n	8005550 <UART_SetConfig+0x348>
 8005474:	2310      	movs	r3, #16
 8005476:	77fb      	strb	r3, [r7, #31]
 8005478:	e06a      	b.n	8005550 <UART_SetConfig+0x348>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a1b      	ldr	r2, [pc, #108]	@ (80054ec <UART_SetConfig+0x2e4>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d138      	bne.n	80054f6 <UART_SetConfig+0x2ee>
 8005484:	4b13      	ldr	r3, [pc, #76]	@ (80054d4 <UART_SetConfig+0x2cc>)
 8005486:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800548e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005492:	d017      	beq.n	80054c4 <UART_SetConfig+0x2bc>
 8005494:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005498:	d82a      	bhi.n	80054f0 <UART_SetConfig+0x2e8>
 800549a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800549e:	d00b      	beq.n	80054b8 <UART_SetConfig+0x2b0>
 80054a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054a4:	d824      	bhi.n	80054f0 <UART_SetConfig+0x2e8>
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <UART_SetConfig+0x2aa>
 80054aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ae:	d006      	beq.n	80054be <UART_SetConfig+0x2b6>
 80054b0:	e01e      	b.n	80054f0 <UART_SetConfig+0x2e8>
 80054b2:	2300      	movs	r3, #0
 80054b4:	77fb      	strb	r3, [r7, #31]
 80054b6:	e04b      	b.n	8005550 <UART_SetConfig+0x348>
 80054b8:	2302      	movs	r3, #2
 80054ba:	77fb      	strb	r3, [r7, #31]
 80054bc:	e048      	b.n	8005550 <UART_SetConfig+0x348>
 80054be:	2304      	movs	r3, #4
 80054c0:	77fb      	strb	r3, [r7, #31]
 80054c2:	e045      	b.n	8005550 <UART_SetConfig+0x348>
 80054c4:	2308      	movs	r3, #8
 80054c6:	77fb      	strb	r3, [r7, #31]
 80054c8:	e042      	b.n	8005550 <UART_SetConfig+0x348>
 80054ca:	bf00      	nop
 80054cc:	efff69f3 	.word	0xefff69f3
 80054d0:	40011000 	.word	0x40011000
 80054d4:	40023800 	.word	0x40023800
 80054d8:	40004400 	.word	0x40004400
 80054dc:	40004800 	.word	0x40004800
 80054e0:	40004c00 	.word	0x40004c00
 80054e4:	40005000 	.word	0x40005000
 80054e8:	40011400 	.word	0x40011400
 80054ec:	40007800 	.word	0x40007800
 80054f0:	2310      	movs	r3, #16
 80054f2:	77fb      	strb	r3, [r7, #31]
 80054f4:	e02c      	b.n	8005550 <UART_SetConfig+0x348>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a72      	ldr	r2, [pc, #456]	@ (80056c4 <UART_SetConfig+0x4bc>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d125      	bne.n	800554c <UART_SetConfig+0x344>
 8005500:	4b71      	ldr	r3, [pc, #452]	@ (80056c8 <UART_SetConfig+0x4c0>)
 8005502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005506:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800550a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800550e:	d017      	beq.n	8005540 <UART_SetConfig+0x338>
 8005510:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005514:	d817      	bhi.n	8005546 <UART_SetConfig+0x33e>
 8005516:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800551a:	d00b      	beq.n	8005534 <UART_SetConfig+0x32c>
 800551c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005520:	d811      	bhi.n	8005546 <UART_SetConfig+0x33e>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d003      	beq.n	800552e <UART_SetConfig+0x326>
 8005526:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800552a:	d006      	beq.n	800553a <UART_SetConfig+0x332>
 800552c:	e00b      	b.n	8005546 <UART_SetConfig+0x33e>
 800552e:	2300      	movs	r3, #0
 8005530:	77fb      	strb	r3, [r7, #31]
 8005532:	e00d      	b.n	8005550 <UART_SetConfig+0x348>
 8005534:	2302      	movs	r3, #2
 8005536:	77fb      	strb	r3, [r7, #31]
 8005538:	e00a      	b.n	8005550 <UART_SetConfig+0x348>
 800553a:	2304      	movs	r3, #4
 800553c:	77fb      	strb	r3, [r7, #31]
 800553e:	e007      	b.n	8005550 <UART_SetConfig+0x348>
 8005540:	2308      	movs	r3, #8
 8005542:	77fb      	strb	r3, [r7, #31]
 8005544:	e004      	b.n	8005550 <UART_SetConfig+0x348>
 8005546:	2310      	movs	r3, #16
 8005548:	77fb      	strb	r3, [r7, #31]
 800554a:	e001      	b.n	8005550 <UART_SetConfig+0x348>
 800554c:	2310      	movs	r3, #16
 800554e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	69db      	ldr	r3, [r3, #28]
 8005554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005558:	d15b      	bne.n	8005612 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800555a:	7ffb      	ldrb	r3, [r7, #31]
 800555c:	2b08      	cmp	r3, #8
 800555e:	d828      	bhi.n	80055b2 <UART_SetConfig+0x3aa>
 8005560:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <UART_SetConfig+0x360>)
 8005562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005566:	bf00      	nop
 8005568:	0800558d 	.word	0x0800558d
 800556c:	08005595 	.word	0x08005595
 8005570:	0800559d 	.word	0x0800559d
 8005574:	080055b3 	.word	0x080055b3
 8005578:	080055a3 	.word	0x080055a3
 800557c:	080055b3 	.word	0x080055b3
 8005580:	080055b3 	.word	0x080055b3
 8005584:	080055b3 	.word	0x080055b3
 8005588:	080055ab 	.word	0x080055ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800558c:	f7ff f94c 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8005590:	61b8      	str	r0, [r7, #24]
        break;
 8005592:	e013      	b.n	80055bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005594:	f7ff f95c 	bl	8004850 <HAL_RCC_GetPCLK2Freq>
 8005598:	61b8      	str	r0, [r7, #24]
        break;
 800559a:	e00f      	b.n	80055bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800559c:	4b4b      	ldr	r3, [pc, #300]	@ (80056cc <UART_SetConfig+0x4c4>)
 800559e:	61bb      	str	r3, [r7, #24]
        break;
 80055a0:	e00c      	b.n	80055bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055a2:	f7ff f82f 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 80055a6:	61b8      	str	r0, [r7, #24]
        break;
 80055a8:	e008      	b.n	80055bc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055ae:	61bb      	str	r3, [r7, #24]
        break;
 80055b0:	e004      	b.n	80055bc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	77bb      	strb	r3, [r7, #30]
        break;
 80055ba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d074      	beq.n	80056ac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	005a      	lsls	r2, r3, #1
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	085b      	lsrs	r3, r3, #1
 80055cc:	441a      	add	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b0f      	cmp	r3, #15
 80055dc:	d916      	bls.n	800560c <UART_SetConfig+0x404>
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055e4:	d212      	bcs.n	800560c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	f023 030f 	bic.w	r3, r3, #15
 80055ee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	085b      	lsrs	r3, r3, #1
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	89fb      	ldrh	r3, [r7, #14]
 80055fe:	4313      	orrs	r3, r2
 8005600:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	89fa      	ldrh	r2, [r7, #14]
 8005608:	60da      	str	r2, [r3, #12]
 800560a:	e04f      	b.n	80056ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	77bb      	strb	r3, [r7, #30]
 8005610:	e04c      	b.n	80056ac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005612:	7ffb      	ldrb	r3, [r7, #31]
 8005614:	2b08      	cmp	r3, #8
 8005616:	d828      	bhi.n	800566a <UART_SetConfig+0x462>
 8005618:	a201      	add	r2, pc, #4	@ (adr r2, 8005620 <UART_SetConfig+0x418>)
 800561a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561e:	bf00      	nop
 8005620:	08005645 	.word	0x08005645
 8005624:	0800564d 	.word	0x0800564d
 8005628:	08005655 	.word	0x08005655
 800562c:	0800566b 	.word	0x0800566b
 8005630:	0800565b 	.word	0x0800565b
 8005634:	0800566b 	.word	0x0800566b
 8005638:	0800566b 	.word	0x0800566b
 800563c:	0800566b 	.word	0x0800566b
 8005640:	08005663 	.word	0x08005663
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005644:	f7ff f8f0 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8005648:	61b8      	str	r0, [r7, #24]
        break;
 800564a:	e013      	b.n	8005674 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800564c:	f7ff f900 	bl	8004850 <HAL_RCC_GetPCLK2Freq>
 8005650:	61b8      	str	r0, [r7, #24]
        break;
 8005652:	e00f      	b.n	8005674 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005654:	4b1d      	ldr	r3, [pc, #116]	@ (80056cc <UART_SetConfig+0x4c4>)
 8005656:	61bb      	str	r3, [r7, #24]
        break;
 8005658:	e00c      	b.n	8005674 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800565a:	f7fe ffd3 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 800565e:	61b8      	str	r0, [r7, #24]
        break;
 8005660:	e008      	b.n	8005674 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005666:	61bb      	str	r3, [r7, #24]
        break;
 8005668:	e004      	b.n	8005674 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	77bb      	strb	r3, [r7, #30]
        break;
 8005672:	bf00      	nop
    }

    if (pclk != 0U)
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d018      	beq.n	80056ac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	085a      	lsrs	r2, r3, #1
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	441a      	add	r2, r3
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	fbb2 f3f3 	udiv	r3, r2, r3
 800568c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	2b0f      	cmp	r3, #15
 8005692:	d909      	bls.n	80056a8 <UART_SetConfig+0x4a0>
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800569a:	d205      	bcs.n	80056a8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	b29a      	uxth	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	60da      	str	r2, [r3, #12]
 80056a6:	e001      	b.n	80056ac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80056b8:	7fbb      	ldrb	r3, [r7, #30]
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	40007c00 	.word	0x40007c00
 80056c8:	40023800 	.word	0x40023800
 80056cc:	00f42400 	.word	0x00f42400

080056d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056dc:	f003 0308 	and.w	r3, r3, #8
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d00a      	beq.n	80056fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00a      	beq.n	800571c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d00a      	beq.n	800573e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	430a      	orrs	r2, r1
 800573c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005742:	f003 0304 	and.w	r3, r3, #4
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005764:	f003 0310 	and.w	r3, r3, #16
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00a      	beq.n	8005782 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005786:	f003 0320 	and.w	r3, r3, #32
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00a      	beq.n	80057a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d01a      	beq.n	80057e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ce:	d10a      	bne.n	80057e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	605a      	str	r2, [r3, #4]
  }
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b08c      	sub	sp, #48	@ 0x30
 8005818:	af02      	add	r7, sp, #8
 800581a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005824:	f7fd fbea 	bl	8002ffc <HAL_GetTick>
 8005828:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b08      	cmp	r3, #8
 8005836:	d12e      	bne.n	8005896 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005838:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005840:	2200      	movs	r2, #0
 8005842:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f83b 	bl	80058c2 <UART_WaitOnFlagUntilTimeout>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d021      	beq.n	8005896 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005866:	623b      	str	r3, [r7, #32]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	61fb      	str	r3, [r7, #28]
 8005872:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	69b9      	ldr	r1, [r7, #24]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	617b      	str	r3, [r7, #20]
   return(result);
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e6      	bne.n	8005852 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2220      	movs	r2, #32
 8005888:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e011      	b.n	80058ba <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2220      	movs	r2, #32
 800589a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3728      	adds	r7, #40	@ 0x28
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}

080058c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058c2:	b580      	push	{r7, lr}
 80058c4:	b084      	sub	sp, #16
 80058c6:	af00      	add	r7, sp, #0
 80058c8:	60f8      	str	r0, [r7, #12]
 80058ca:	60b9      	str	r1, [r7, #8]
 80058cc:	603b      	str	r3, [r7, #0]
 80058ce:	4613      	mov	r3, r2
 80058d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058d2:	e04f      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058da:	d04b      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058dc:	f7fd fb8e 	bl	8002ffc <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	69ba      	ldr	r2, [r7, #24]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d302      	bcc.n	80058f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e04e      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0304 	and.w	r3, r3, #4
 8005900:	2b00      	cmp	r3, #0
 8005902:	d037      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	2b80      	cmp	r3, #128	@ 0x80
 8005908:	d034      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	d031      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	69db      	ldr	r3, [r3, #28]
 8005916:	f003 0308 	and.w	r3, r3, #8
 800591a:	2b08      	cmp	r3, #8
 800591c:	d110      	bne.n	8005940 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2208      	movs	r2, #8
 8005924:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f838 	bl	800599c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2208      	movs	r2, #8
 8005930:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e029      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	69db      	ldr	r3, [r3, #28]
 8005946:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800594a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800594e:	d111      	bne.n	8005974 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005958:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f81e 	bl	800599c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e00f      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4013      	ands	r3, r2
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	461a      	mov	r2, r3
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	429a      	cmp	r2, r3
 8005990:	d0a0      	beq.n	80058d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b095      	sub	sp, #84	@ 0x54
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80059c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e6      	bne.n	80059a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3308      	adds	r3, #8
 80059dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059de:	6a3b      	ldr	r3, [r7, #32]
 80059e0:	e853 3f00 	ldrex	r3, [r3]
 80059e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	f023 0301 	bic.w	r3, r3, #1
 80059ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	3308      	adds	r3, #8
 80059f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059fe:	e841 2300 	strex	r3, r2, [r1]
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1e5      	bne.n	80059d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d118      	bne.n	8005a44 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	e853 3f00 	ldrex	r3, [r3]
 8005a1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f023 0310 	bic.w	r3, r3, #16
 8005a26:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a30:	61bb      	str	r3, [r7, #24]
 8005a32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a34:	6979      	ldr	r1, [r7, #20]
 8005a36:	69ba      	ldr	r2, [r7, #24]
 8005a38:	e841 2300 	strex	r3, r2, [r1]
 8005a3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1e6      	bne.n	8005a12 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a58:	bf00      	nop
 8005a5a:	3754      	adds	r7, #84	@ 0x54
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a64:	b084      	sub	sp, #16
 8005a66:	b580      	push	{r7, lr}
 8005a68:	b084      	sub	sp, #16
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	f107 001c 	add.w	r0, r7, #28
 8005a72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a76:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d121      	bne.n	8005ac2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	4b21      	ldr	r3, [pc, #132]	@ (8005b14 <USB_CoreInit+0xb0>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005aa2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d105      	bne.n	8005ab6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fa92 	bl	8005fe0 <USB_CoreReset>
 8005abc:	4603      	mov	r3, r0
 8005abe:	73fb      	strb	r3, [r7, #15]
 8005ac0:	e010      	b.n	8005ae4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 fa86 	bl	8005fe0 <USB_CoreReset>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005adc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005ae4:	7fbb      	ldrb	r3, [r7, #30]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d10b      	bne.n	8005b02 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f043 0206 	orr.w	r2, r3, #6
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f043 0220 	orr.w	r2, r3, #32
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b0e:	b004      	add	sp, #16
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop
 8005b14:	ffbdffbf 	.word	0xffbdffbf

08005b18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	f023 0201 	bic.w	r2, r3, #1
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b3a:	b580      	push	{r7, lr}
 8005b3c:	b084      	sub	sp, #16
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
 8005b42:	460b      	mov	r3, r1
 8005b44:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b56:	78fb      	ldrb	r3, [r7, #3]
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d115      	bne.n	8005b88 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b68:	200a      	movs	r0, #10
 8005b6a:	f7fd fa53 	bl	8003014 <HAL_Delay>
      ms += 10U;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	330a      	adds	r3, #10
 8005b72:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 fa25 	bl	8005fc4 <USB_GetMode>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d01e      	beq.n	8005bbe <USB_SetCurrentMode+0x84>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b84:	d9f0      	bls.n	8005b68 <USB_SetCurrentMode+0x2e>
 8005b86:	e01a      	b.n	8005bbe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d115      	bne.n	8005bba <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b9a:	200a      	movs	r0, #10
 8005b9c:	f7fd fa3a 	bl	8003014 <HAL_Delay>
      ms += 10U;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	330a      	adds	r3, #10
 8005ba4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 fa0c 	bl	8005fc4 <USB_GetMode>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d005      	beq.n	8005bbe <USB_SetCurrentMode+0x84>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8005bb6:	d9f0      	bls.n	8005b9a <USB_SetCurrentMode+0x60>
 8005bb8:	e001      	b.n	8005bbe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e005      	b.n	8005bca <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2bc8      	cmp	r3, #200	@ 0xc8
 8005bc2:	d101      	bne.n	8005bc8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e000      	b.n	8005bca <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
	...

08005bd4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b086      	sub	sp, #24
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	6078      	str	r0, [r7, #4]
 8005bde:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005be2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005be6:	2300      	movs	r3, #0
 8005be8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005bee:	2300      	movs	r3, #0
 8005bf0:	613b      	str	r3, [r7, #16]
 8005bf2:	e009      	b.n	8005c08 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	3340      	adds	r3, #64	@ 0x40
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	2200      	movs	r2, #0
 8005c00:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	3301      	adds	r3, #1
 8005c06:	613b      	str	r3, [r7, #16]
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	2b0e      	cmp	r3, #14
 8005c0c:	d9f2      	bls.n	8005bf4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c0e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d11c      	bne.n	8005c50 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c24:	f043 0302 	orr.w	r3, r3, #2
 8005c28:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c2e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	e005      	b.n	8005c5c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c54:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c62:	461a      	mov	r2, r3
 8005c64:	2300      	movs	r3, #0
 8005c66:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c68:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d10d      	bne.n	8005c8c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d104      	bne.n	8005c82 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c78:	2100      	movs	r1, #0
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f968 	bl	8005f50 <USB_SetDevSpeed>
 8005c80:	e008      	b.n	8005c94 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c82:	2101      	movs	r1, #1
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f963 	bl	8005f50 <USB_SetDevSpeed>
 8005c8a:	e003      	b.n	8005c94 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c8c:	2103      	movs	r1, #3
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 f95e 	bl	8005f50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c94:	2110      	movs	r1, #16
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f8fa 	bl	8005e90 <USB_FlushTxFifo>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 f924 	bl	8005ef4 <USB_FlushRxFifo>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d001      	beq.n	8005cb6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc8:	461a      	mov	r2, r3
 8005cca:	2300      	movs	r3, #0
 8005ccc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cda:	2300      	movs	r3, #0
 8005cdc:	613b      	str	r3, [r7, #16]
 8005cde:	e043      	b.n	8005d68 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	015a      	lsls	r2, r3, #5
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005cf2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cf6:	d118      	bne.n	8005d2a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10a      	bne.n	8005d14 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	e013      	b.n	8005d3c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	015a      	lsls	r2, r3, #5
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d20:	461a      	mov	r2, r3
 8005d22:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d26:	6013      	str	r3, [r2, #0]
 8005d28:	e008      	b.n	8005d3c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	015a      	lsls	r2, r3, #5
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	4413      	add	r3, r2
 8005d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d36:	461a      	mov	r2, r3
 8005d38:	2300      	movs	r3, #0
 8005d3a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d60:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	3301      	adds	r3, #1
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d3b5      	bcc.n	8005ce0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d74:	2300      	movs	r3, #0
 8005d76:	613b      	str	r3, [r7, #16]
 8005d78:	e043      	b.n	8005e02 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	015a      	lsls	r2, r3, #5
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	4413      	add	r3, r2
 8005d82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d90:	d118      	bne.n	8005dc4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d10a      	bne.n	8005dae <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	015a      	lsls	r2, r3, #5
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	4413      	add	r3, r2
 8005da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da4:	461a      	mov	r2, r3
 8005da6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005daa:	6013      	str	r3, [r2, #0]
 8005dac:	e013      	b.n	8005dd6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dba:	461a      	mov	r2, r3
 8005dbc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005dc0:	6013      	str	r3, [r2, #0]
 8005dc2:	e008      	b.n	8005dd6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	015a      	lsls	r2, r3, #5
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	4413      	add	r3, r2
 8005dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de2:	461a      	mov	r2, r3
 8005de4:	2300      	movs	r3, #0
 8005de6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df4:	461a      	mov	r2, r3
 8005df6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dfa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e06:	461a      	mov	r2, r3
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d3b5      	bcc.n	8005d7a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e20:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005e2e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d105      	bne.n	8005e44 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	f043 0210 	orr.w	r2, r3, #16
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	699a      	ldr	r2, [r3, #24]
 8005e48:	4b0f      	ldr	r3, [pc, #60]	@ (8005e88 <USB_DevInit+0x2b4>)
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e50:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d005      	beq.n	8005e64 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	699b      	ldr	r3, [r3, #24]
 8005e5c:	f043 0208 	orr.w	r2, r3, #8
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e64:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d105      	bne.n	8005e78 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	699a      	ldr	r2, [r3, #24]
 8005e70:	4b06      	ldr	r3, [pc, #24]	@ (8005e8c <USB_DevInit+0x2b8>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e78:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e84:	b004      	add	sp, #16
 8005e86:	4770      	bx	lr
 8005e88:	803c3800 	.word	0x803c3800
 8005e8c:	40000004 	.word	0x40000004

08005e90 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005eaa:	d901      	bls.n	8005eb0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e01b      	b.n	8005ee8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	daf2      	bge.n	8005e9e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	019b      	lsls	r3, r3, #6
 8005ec0:	f043 0220 	orr.w	r2, r3, #32
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ed4:	d901      	bls.n	8005eda <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e006      	b.n	8005ee8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b20      	cmp	r3, #32
 8005ee4:	d0f0      	beq.n	8005ec8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3714      	adds	r7, #20
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	3301      	adds	r3, #1
 8005f04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f0c:	d901      	bls.n	8005f12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e018      	b.n	8005f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	daf2      	bge.n	8005f00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2210      	movs	r2, #16
 8005f22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	3301      	adds	r3, #1
 8005f28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f30:	d901      	bls.n	8005f36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e006      	b.n	8005f44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	f003 0310 	and.w	r3, r3, #16
 8005f3e:	2b10      	cmp	r3, #16
 8005f40:	d0f0      	beq.n	8005f24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	460b      	mov	r3, r1
 8005f5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	78fb      	ldrb	r3, [r7, #3]
 8005f6a:	68f9      	ldr	r1, [r7, #12]
 8005f6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f70:	4313      	orrs	r3, r2
 8005f72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b085      	sub	sp, #20
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005f9c:	f023 0303 	bic.w	r3, r3, #3
 8005fa0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fb0:	f043 0302 	orr.w	r3, r3, #2
 8005fb4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	f003 0301 	and.w	r3, r3, #1
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ff8:	d901      	bls.n	8005ffe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e01b      	b.n	8006036 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	2b00      	cmp	r3, #0
 8006004:	daf2      	bge.n	8005fec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	f043 0201 	orr.w	r2, r3, #1
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	3301      	adds	r3, #1
 800601a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006022:	d901      	bls.n	8006028 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e006      	b.n	8006036 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	2b01      	cmp	r3, #1
 8006032:	d0f0      	beq.n	8006016 <USB_CoreReset+0x36>

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3714      	adds	r7, #20
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
	...

08006044 <siprintf>:
 8006044:	b40e      	push	{r1, r2, r3}
 8006046:	b500      	push	{lr}
 8006048:	b09c      	sub	sp, #112	@ 0x70
 800604a:	ab1d      	add	r3, sp, #116	@ 0x74
 800604c:	9002      	str	r0, [sp, #8]
 800604e:	9006      	str	r0, [sp, #24]
 8006050:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006054:	4809      	ldr	r0, [pc, #36]	@ (800607c <siprintf+0x38>)
 8006056:	9107      	str	r1, [sp, #28]
 8006058:	9104      	str	r1, [sp, #16]
 800605a:	4909      	ldr	r1, [pc, #36]	@ (8006080 <siprintf+0x3c>)
 800605c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006060:	9105      	str	r1, [sp, #20]
 8006062:	6800      	ldr	r0, [r0, #0]
 8006064:	9301      	str	r3, [sp, #4]
 8006066:	a902      	add	r1, sp, #8
 8006068:	f000 f994 	bl	8006394 <_svfiprintf_r>
 800606c:	9b02      	ldr	r3, [sp, #8]
 800606e:	2200      	movs	r2, #0
 8006070:	701a      	strb	r2, [r3, #0]
 8006072:	b01c      	add	sp, #112	@ 0x70
 8006074:	f85d eb04 	ldr.w	lr, [sp], #4
 8006078:	b003      	add	sp, #12
 800607a:	4770      	bx	lr
 800607c:	2000002c 	.word	0x2000002c
 8006080:	ffff0208 	.word	0xffff0208

08006084 <memset>:
 8006084:	4402      	add	r2, r0
 8006086:	4603      	mov	r3, r0
 8006088:	4293      	cmp	r3, r2
 800608a:	d100      	bne.n	800608e <memset+0xa>
 800608c:	4770      	bx	lr
 800608e:	f803 1b01 	strb.w	r1, [r3], #1
 8006092:	e7f9      	b.n	8006088 <memset+0x4>

08006094 <__errno>:
 8006094:	4b01      	ldr	r3, [pc, #4]	@ (800609c <__errno+0x8>)
 8006096:	6818      	ldr	r0, [r3, #0]
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	2000002c 	.word	0x2000002c

080060a0 <__libc_init_array>:
 80060a0:	b570      	push	{r4, r5, r6, lr}
 80060a2:	4d0d      	ldr	r5, [pc, #52]	@ (80060d8 <__libc_init_array+0x38>)
 80060a4:	4c0d      	ldr	r4, [pc, #52]	@ (80060dc <__libc_init_array+0x3c>)
 80060a6:	1b64      	subs	r4, r4, r5
 80060a8:	10a4      	asrs	r4, r4, #2
 80060aa:	2600      	movs	r6, #0
 80060ac:	42a6      	cmp	r6, r4
 80060ae:	d109      	bne.n	80060c4 <__libc_init_array+0x24>
 80060b0:	4d0b      	ldr	r5, [pc, #44]	@ (80060e0 <__libc_init_array+0x40>)
 80060b2:	4c0c      	ldr	r4, [pc, #48]	@ (80060e4 <__libc_init_array+0x44>)
 80060b4:	f000 fc66 	bl	8006984 <_init>
 80060b8:	1b64      	subs	r4, r4, r5
 80060ba:	10a4      	asrs	r4, r4, #2
 80060bc:	2600      	movs	r6, #0
 80060be:	42a6      	cmp	r6, r4
 80060c0:	d105      	bne.n	80060ce <__libc_init_array+0x2e>
 80060c2:	bd70      	pop	{r4, r5, r6, pc}
 80060c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060c8:	4798      	blx	r3
 80060ca:	3601      	adds	r6, #1
 80060cc:	e7ee      	b.n	80060ac <__libc_init_array+0xc>
 80060ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80060d2:	4798      	blx	r3
 80060d4:	3601      	adds	r6, #1
 80060d6:	e7f2      	b.n	80060be <__libc_init_array+0x1e>
 80060d8:	08006a40 	.word	0x08006a40
 80060dc:	08006a40 	.word	0x08006a40
 80060e0:	08006a40 	.word	0x08006a40
 80060e4:	08006a44 	.word	0x08006a44

080060e8 <__retarget_lock_acquire_recursive>:
 80060e8:	4770      	bx	lr

080060ea <__retarget_lock_release_recursive>:
 80060ea:	4770      	bx	lr

080060ec <_free_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4605      	mov	r5, r0
 80060f0:	2900      	cmp	r1, #0
 80060f2:	d041      	beq.n	8006178 <_free_r+0x8c>
 80060f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060f8:	1f0c      	subs	r4, r1, #4
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	bfb8      	it	lt
 80060fe:	18e4      	addlt	r4, r4, r3
 8006100:	f000 f8e0 	bl	80062c4 <__malloc_lock>
 8006104:	4a1d      	ldr	r2, [pc, #116]	@ (800617c <_free_r+0x90>)
 8006106:	6813      	ldr	r3, [r2, #0]
 8006108:	b933      	cbnz	r3, 8006118 <_free_r+0x2c>
 800610a:	6063      	str	r3, [r4, #4]
 800610c:	6014      	str	r4, [r2, #0]
 800610e:	4628      	mov	r0, r5
 8006110:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006114:	f000 b8dc 	b.w	80062d0 <__malloc_unlock>
 8006118:	42a3      	cmp	r3, r4
 800611a:	d908      	bls.n	800612e <_free_r+0x42>
 800611c:	6820      	ldr	r0, [r4, #0]
 800611e:	1821      	adds	r1, r4, r0
 8006120:	428b      	cmp	r3, r1
 8006122:	bf01      	itttt	eq
 8006124:	6819      	ldreq	r1, [r3, #0]
 8006126:	685b      	ldreq	r3, [r3, #4]
 8006128:	1809      	addeq	r1, r1, r0
 800612a:	6021      	streq	r1, [r4, #0]
 800612c:	e7ed      	b.n	800610a <_free_r+0x1e>
 800612e:	461a      	mov	r2, r3
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	b10b      	cbz	r3, 8006138 <_free_r+0x4c>
 8006134:	42a3      	cmp	r3, r4
 8006136:	d9fa      	bls.n	800612e <_free_r+0x42>
 8006138:	6811      	ldr	r1, [r2, #0]
 800613a:	1850      	adds	r0, r2, r1
 800613c:	42a0      	cmp	r0, r4
 800613e:	d10b      	bne.n	8006158 <_free_r+0x6c>
 8006140:	6820      	ldr	r0, [r4, #0]
 8006142:	4401      	add	r1, r0
 8006144:	1850      	adds	r0, r2, r1
 8006146:	4283      	cmp	r3, r0
 8006148:	6011      	str	r1, [r2, #0]
 800614a:	d1e0      	bne.n	800610e <_free_r+0x22>
 800614c:	6818      	ldr	r0, [r3, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	6053      	str	r3, [r2, #4]
 8006152:	4408      	add	r0, r1
 8006154:	6010      	str	r0, [r2, #0]
 8006156:	e7da      	b.n	800610e <_free_r+0x22>
 8006158:	d902      	bls.n	8006160 <_free_r+0x74>
 800615a:	230c      	movs	r3, #12
 800615c:	602b      	str	r3, [r5, #0]
 800615e:	e7d6      	b.n	800610e <_free_r+0x22>
 8006160:	6820      	ldr	r0, [r4, #0]
 8006162:	1821      	adds	r1, r4, r0
 8006164:	428b      	cmp	r3, r1
 8006166:	bf04      	itt	eq
 8006168:	6819      	ldreq	r1, [r3, #0]
 800616a:	685b      	ldreq	r3, [r3, #4]
 800616c:	6063      	str	r3, [r4, #4]
 800616e:	bf04      	itt	eq
 8006170:	1809      	addeq	r1, r1, r0
 8006172:	6021      	streq	r1, [r4, #0]
 8006174:	6054      	str	r4, [r2, #4]
 8006176:	e7ca      	b.n	800610e <_free_r+0x22>
 8006178:	bd38      	pop	{r3, r4, r5, pc}
 800617a:	bf00      	nop
 800617c:	20000ddc 	.word	0x20000ddc

08006180 <sbrk_aligned>:
 8006180:	b570      	push	{r4, r5, r6, lr}
 8006182:	4e0f      	ldr	r6, [pc, #60]	@ (80061c0 <sbrk_aligned+0x40>)
 8006184:	460c      	mov	r4, r1
 8006186:	6831      	ldr	r1, [r6, #0]
 8006188:	4605      	mov	r5, r0
 800618a:	b911      	cbnz	r1, 8006192 <sbrk_aligned+0x12>
 800618c:	f000 fba6 	bl	80068dc <_sbrk_r>
 8006190:	6030      	str	r0, [r6, #0]
 8006192:	4621      	mov	r1, r4
 8006194:	4628      	mov	r0, r5
 8006196:	f000 fba1 	bl	80068dc <_sbrk_r>
 800619a:	1c43      	adds	r3, r0, #1
 800619c:	d103      	bne.n	80061a6 <sbrk_aligned+0x26>
 800619e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80061a2:	4620      	mov	r0, r4
 80061a4:	bd70      	pop	{r4, r5, r6, pc}
 80061a6:	1cc4      	adds	r4, r0, #3
 80061a8:	f024 0403 	bic.w	r4, r4, #3
 80061ac:	42a0      	cmp	r0, r4
 80061ae:	d0f8      	beq.n	80061a2 <sbrk_aligned+0x22>
 80061b0:	1a21      	subs	r1, r4, r0
 80061b2:	4628      	mov	r0, r5
 80061b4:	f000 fb92 	bl	80068dc <_sbrk_r>
 80061b8:	3001      	adds	r0, #1
 80061ba:	d1f2      	bne.n	80061a2 <sbrk_aligned+0x22>
 80061bc:	e7ef      	b.n	800619e <sbrk_aligned+0x1e>
 80061be:	bf00      	nop
 80061c0:	20000dd8 	.word	0x20000dd8

080061c4 <_malloc_r>:
 80061c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061c8:	1ccd      	adds	r5, r1, #3
 80061ca:	f025 0503 	bic.w	r5, r5, #3
 80061ce:	3508      	adds	r5, #8
 80061d0:	2d0c      	cmp	r5, #12
 80061d2:	bf38      	it	cc
 80061d4:	250c      	movcc	r5, #12
 80061d6:	2d00      	cmp	r5, #0
 80061d8:	4606      	mov	r6, r0
 80061da:	db01      	blt.n	80061e0 <_malloc_r+0x1c>
 80061dc:	42a9      	cmp	r1, r5
 80061de:	d904      	bls.n	80061ea <_malloc_r+0x26>
 80061e0:	230c      	movs	r3, #12
 80061e2:	6033      	str	r3, [r6, #0]
 80061e4:	2000      	movs	r0, #0
 80061e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80062c0 <_malloc_r+0xfc>
 80061ee:	f000 f869 	bl	80062c4 <__malloc_lock>
 80061f2:	f8d8 3000 	ldr.w	r3, [r8]
 80061f6:	461c      	mov	r4, r3
 80061f8:	bb44      	cbnz	r4, 800624c <_malloc_r+0x88>
 80061fa:	4629      	mov	r1, r5
 80061fc:	4630      	mov	r0, r6
 80061fe:	f7ff ffbf 	bl	8006180 <sbrk_aligned>
 8006202:	1c43      	adds	r3, r0, #1
 8006204:	4604      	mov	r4, r0
 8006206:	d158      	bne.n	80062ba <_malloc_r+0xf6>
 8006208:	f8d8 4000 	ldr.w	r4, [r8]
 800620c:	4627      	mov	r7, r4
 800620e:	2f00      	cmp	r7, #0
 8006210:	d143      	bne.n	800629a <_malloc_r+0xd6>
 8006212:	2c00      	cmp	r4, #0
 8006214:	d04b      	beq.n	80062ae <_malloc_r+0xea>
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	4639      	mov	r1, r7
 800621a:	4630      	mov	r0, r6
 800621c:	eb04 0903 	add.w	r9, r4, r3
 8006220:	f000 fb5c 	bl	80068dc <_sbrk_r>
 8006224:	4581      	cmp	r9, r0
 8006226:	d142      	bne.n	80062ae <_malloc_r+0xea>
 8006228:	6821      	ldr	r1, [r4, #0]
 800622a:	1a6d      	subs	r5, r5, r1
 800622c:	4629      	mov	r1, r5
 800622e:	4630      	mov	r0, r6
 8006230:	f7ff ffa6 	bl	8006180 <sbrk_aligned>
 8006234:	3001      	adds	r0, #1
 8006236:	d03a      	beq.n	80062ae <_malloc_r+0xea>
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	442b      	add	r3, r5
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	f8d8 3000 	ldr.w	r3, [r8]
 8006242:	685a      	ldr	r2, [r3, #4]
 8006244:	bb62      	cbnz	r2, 80062a0 <_malloc_r+0xdc>
 8006246:	f8c8 7000 	str.w	r7, [r8]
 800624a:	e00f      	b.n	800626c <_malloc_r+0xa8>
 800624c:	6822      	ldr	r2, [r4, #0]
 800624e:	1b52      	subs	r2, r2, r5
 8006250:	d420      	bmi.n	8006294 <_malloc_r+0xd0>
 8006252:	2a0b      	cmp	r2, #11
 8006254:	d917      	bls.n	8006286 <_malloc_r+0xc2>
 8006256:	1961      	adds	r1, r4, r5
 8006258:	42a3      	cmp	r3, r4
 800625a:	6025      	str	r5, [r4, #0]
 800625c:	bf18      	it	ne
 800625e:	6059      	strne	r1, [r3, #4]
 8006260:	6863      	ldr	r3, [r4, #4]
 8006262:	bf08      	it	eq
 8006264:	f8c8 1000 	streq.w	r1, [r8]
 8006268:	5162      	str	r2, [r4, r5]
 800626a:	604b      	str	r3, [r1, #4]
 800626c:	4630      	mov	r0, r6
 800626e:	f000 f82f 	bl	80062d0 <__malloc_unlock>
 8006272:	f104 000b 	add.w	r0, r4, #11
 8006276:	1d23      	adds	r3, r4, #4
 8006278:	f020 0007 	bic.w	r0, r0, #7
 800627c:	1ac2      	subs	r2, r0, r3
 800627e:	bf1c      	itt	ne
 8006280:	1a1b      	subne	r3, r3, r0
 8006282:	50a3      	strne	r3, [r4, r2]
 8006284:	e7af      	b.n	80061e6 <_malloc_r+0x22>
 8006286:	6862      	ldr	r2, [r4, #4]
 8006288:	42a3      	cmp	r3, r4
 800628a:	bf0c      	ite	eq
 800628c:	f8c8 2000 	streq.w	r2, [r8]
 8006290:	605a      	strne	r2, [r3, #4]
 8006292:	e7eb      	b.n	800626c <_malloc_r+0xa8>
 8006294:	4623      	mov	r3, r4
 8006296:	6864      	ldr	r4, [r4, #4]
 8006298:	e7ae      	b.n	80061f8 <_malloc_r+0x34>
 800629a:	463c      	mov	r4, r7
 800629c:	687f      	ldr	r7, [r7, #4]
 800629e:	e7b6      	b.n	800620e <_malloc_r+0x4a>
 80062a0:	461a      	mov	r2, r3
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	42a3      	cmp	r3, r4
 80062a6:	d1fb      	bne.n	80062a0 <_malloc_r+0xdc>
 80062a8:	2300      	movs	r3, #0
 80062aa:	6053      	str	r3, [r2, #4]
 80062ac:	e7de      	b.n	800626c <_malloc_r+0xa8>
 80062ae:	230c      	movs	r3, #12
 80062b0:	6033      	str	r3, [r6, #0]
 80062b2:	4630      	mov	r0, r6
 80062b4:	f000 f80c 	bl	80062d0 <__malloc_unlock>
 80062b8:	e794      	b.n	80061e4 <_malloc_r+0x20>
 80062ba:	6005      	str	r5, [r0, #0]
 80062bc:	e7d6      	b.n	800626c <_malloc_r+0xa8>
 80062be:	bf00      	nop
 80062c0:	20000ddc 	.word	0x20000ddc

080062c4 <__malloc_lock>:
 80062c4:	4801      	ldr	r0, [pc, #4]	@ (80062cc <__malloc_lock+0x8>)
 80062c6:	f7ff bf0f 	b.w	80060e8 <__retarget_lock_acquire_recursive>
 80062ca:	bf00      	nop
 80062cc:	20000dd4 	.word	0x20000dd4

080062d0 <__malloc_unlock>:
 80062d0:	4801      	ldr	r0, [pc, #4]	@ (80062d8 <__malloc_unlock+0x8>)
 80062d2:	f7ff bf0a 	b.w	80060ea <__retarget_lock_release_recursive>
 80062d6:	bf00      	nop
 80062d8:	20000dd4 	.word	0x20000dd4

080062dc <__ssputs_r>:
 80062dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e0:	688e      	ldr	r6, [r1, #8]
 80062e2:	461f      	mov	r7, r3
 80062e4:	42be      	cmp	r6, r7
 80062e6:	680b      	ldr	r3, [r1, #0]
 80062e8:	4682      	mov	sl, r0
 80062ea:	460c      	mov	r4, r1
 80062ec:	4690      	mov	r8, r2
 80062ee:	d82d      	bhi.n	800634c <__ssputs_r+0x70>
 80062f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80062f8:	d026      	beq.n	8006348 <__ssputs_r+0x6c>
 80062fa:	6965      	ldr	r5, [r4, #20]
 80062fc:	6909      	ldr	r1, [r1, #16]
 80062fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006302:	eba3 0901 	sub.w	r9, r3, r1
 8006306:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800630a:	1c7b      	adds	r3, r7, #1
 800630c:	444b      	add	r3, r9
 800630e:	106d      	asrs	r5, r5, #1
 8006310:	429d      	cmp	r5, r3
 8006312:	bf38      	it	cc
 8006314:	461d      	movcc	r5, r3
 8006316:	0553      	lsls	r3, r2, #21
 8006318:	d527      	bpl.n	800636a <__ssputs_r+0x8e>
 800631a:	4629      	mov	r1, r5
 800631c:	f7ff ff52 	bl	80061c4 <_malloc_r>
 8006320:	4606      	mov	r6, r0
 8006322:	b360      	cbz	r0, 800637e <__ssputs_r+0xa2>
 8006324:	6921      	ldr	r1, [r4, #16]
 8006326:	464a      	mov	r2, r9
 8006328:	f000 fae8 	bl	80068fc <memcpy>
 800632c:	89a3      	ldrh	r3, [r4, #12]
 800632e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006332:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006336:	81a3      	strh	r3, [r4, #12]
 8006338:	6126      	str	r6, [r4, #16]
 800633a:	6165      	str	r5, [r4, #20]
 800633c:	444e      	add	r6, r9
 800633e:	eba5 0509 	sub.w	r5, r5, r9
 8006342:	6026      	str	r6, [r4, #0]
 8006344:	60a5      	str	r5, [r4, #8]
 8006346:	463e      	mov	r6, r7
 8006348:	42be      	cmp	r6, r7
 800634a:	d900      	bls.n	800634e <__ssputs_r+0x72>
 800634c:	463e      	mov	r6, r7
 800634e:	6820      	ldr	r0, [r4, #0]
 8006350:	4632      	mov	r2, r6
 8006352:	4641      	mov	r1, r8
 8006354:	f000 faa8 	bl	80068a8 <memmove>
 8006358:	68a3      	ldr	r3, [r4, #8]
 800635a:	1b9b      	subs	r3, r3, r6
 800635c:	60a3      	str	r3, [r4, #8]
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	4433      	add	r3, r6
 8006362:	6023      	str	r3, [r4, #0]
 8006364:	2000      	movs	r0, #0
 8006366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636a:	462a      	mov	r2, r5
 800636c:	f000 fad4 	bl	8006918 <_realloc_r>
 8006370:	4606      	mov	r6, r0
 8006372:	2800      	cmp	r0, #0
 8006374:	d1e0      	bne.n	8006338 <__ssputs_r+0x5c>
 8006376:	6921      	ldr	r1, [r4, #16]
 8006378:	4650      	mov	r0, sl
 800637a:	f7ff feb7 	bl	80060ec <_free_r>
 800637e:	230c      	movs	r3, #12
 8006380:	f8ca 3000 	str.w	r3, [sl]
 8006384:	89a3      	ldrh	r3, [r4, #12]
 8006386:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638a:	81a3      	strh	r3, [r4, #12]
 800638c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006390:	e7e9      	b.n	8006366 <__ssputs_r+0x8a>
	...

08006394 <_svfiprintf_r>:
 8006394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006398:	4698      	mov	r8, r3
 800639a:	898b      	ldrh	r3, [r1, #12]
 800639c:	061b      	lsls	r3, r3, #24
 800639e:	b09d      	sub	sp, #116	@ 0x74
 80063a0:	4607      	mov	r7, r0
 80063a2:	460d      	mov	r5, r1
 80063a4:	4614      	mov	r4, r2
 80063a6:	d510      	bpl.n	80063ca <_svfiprintf_r+0x36>
 80063a8:	690b      	ldr	r3, [r1, #16]
 80063aa:	b973      	cbnz	r3, 80063ca <_svfiprintf_r+0x36>
 80063ac:	2140      	movs	r1, #64	@ 0x40
 80063ae:	f7ff ff09 	bl	80061c4 <_malloc_r>
 80063b2:	6028      	str	r0, [r5, #0]
 80063b4:	6128      	str	r0, [r5, #16]
 80063b6:	b930      	cbnz	r0, 80063c6 <_svfiprintf_r+0x32>
 80063b8:	230c      	movs	r3, #12
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063c0:	b01d      	add	sp, #116	@ 0x74
 80063c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c6:	2340      	movs	r3, #64	@ 0x40
 80063c8:	616b      	str	r3, [r5, #20]
 80063ca:	2300      	movs	r3, #0
 80063cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ce:	2320      	movs	r3, #32
 80063d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80063d8:	2330      	movs	r3, #48	@ 0x30
 80063da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006578 <_svfiprintf_r+0x1e4>
 80063de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063e2:	f04f 0901 	mov.w	r9, #1
 80063e6:	4623      	mov	r3, r4
 80063e8:	469a      	mov	sl, r3
 80063ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ee:	b10a      	cbz	r2, 80063f4 <_svfiprintf_r+0x60>
 80063f0:	2a25      	cmp	r2, #37	@ 0x25
 80063f2:	d1f9      	bne.n	80063e8 <_svfiprintf_r+0x54>
 80063f4:	ebba 0b04 	subs.w	fp, sl, r4
 80063f8:	d00b      	beq.n	8006412 <_svfiprintf_r+0x7e>
 80063fa:	465b      	mov	r3, fp
 80063fc:	4622      	mov	r2, r4
 80063fe:	4629      	mov	r1, r5
 8006400:	4638      	mov	r0, r7
 8006402:	f7ff ff6b 	bl	80062dc <__ssputs_r>
 8006406:	3001      	adds	r0, #1
 8006408:	f000 80a7 	beq.w	800655a <_svfiprintf_r+0x1c6>
 800640c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800640e:	445a      	add	r2, fp
 8006410:	9209      	str	r2, [sp, #36]	@ 0x24
 8006412:	f89a 3000 	ldrb.w	r3, [sl]
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 809f 	beq.w	800655a <_svfiprintf_r+0x1c6>
 800641c:	2300      	movs	r3, #0
 800641e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006422:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006426:	f10a 0a01 	add.w	sl, sl, #1
 800642a:	9304      	str	r3, [sp, #16]
 800642c:	9307      	str	r3, [sp, #28]
 800642e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006432:	931a      	str	r3, [sp, #104]	@ 0x68
 8006434:	4654      	mov	r4, sl
 8006436:	2205      	movs	r2, #5
 8006438:	f814 1b01 	ldrb.w	r1, [r4], #1
 800643c:	484e      	ldr	r0, [pc, #312]	@ (8006578 <_svfiprintf_r+0x1e4>)
 800643e:	f7fb fd7f 	bl	8001f40 <memchr>
 8006442:	9a04      	ldr	r2, [sp, #16]
 8006444:	b9d8      	cbnz	r0, 800647e <_svfiprintf_r+0xea>
 8006446:	06d0      	lsls	r0, r2, #27
 8006448:	bf44      	itt	mi
 800644a:	2320      	movmi	r3, #32
 800644c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006450:	0711      	lsls	r1, r2, #28
 8006452:	bf44      	itt	mi
 8006454:	232b      	movmi	r3, #43	@ 0x2b
 8006456:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800645a:	f89a 3000 	ldrb.w	r3, [sl]
 800645e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006460:	d015      	beq.n	800648e <_svfiprintf_r+0xfa>
 8006462:	9a07      	ldr	r2, [sp, #28]
 8006464:	4654      	mov	r4, sl
 8006466:	2000      	movs	r0, #0
 8006468:	f04f 0c0a 	mov.w	ip, #10
 800646c:	4621      	mov	r1, r4
 800646e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006472:	3b30      	subs	r3, #48	@ 0x30
 8006474:	2b09      	cmp	r3, #9
 8006476:	d94b      	bls.n	8006510 <_svfiprintf_r+0x17c>
 8006478:	b1b0      	cbz	r0, 80064a8 <_svfiprintf_r+0x114>
 800647a:	9207      	str	r2, [sp, #28]
 800647c:	e014      	b.n	80064a8 <_svfiprintf_r+0x114>
 800647e:	eba0 0308 	sub.w	r3, r0, r8
 8006482:	fa09 f303 	lsl.w	r3, r9, r3
 8006486:	4313      	orrs	r3, r2
 8006488:	9304      	str	r3, [sp, #16]
 800648a:	46a2      	mov	sl, r4
 800648c:	e7d2      	b.n	8006434 <_svfiprintf_r+0xa0>
 800648e:	9b03      	ldr	r3, [sp, #12]
 8006490:	1d19      	adds	r1, r3, #4
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	9103      	str	r1, [sp, #12]
 8006496:	2b00      	cmp	r3, #0
 8006498:	bfbb      	ittet	lt
 800649a:	425b      	neglt	r3, r3
 800649c:	f042 0202 	orrlt.w	r2, r2, #2
 80064a0:	9307      	strge	r3, [sp, #28]
 80064a2:	9307      	strlt	r3, [sp, #28]
 80064a4:	bfb8      	it	lt
 80064a6:	9204      	strlt	r2, [sp, #16]
 80064a8:	7823      	ldrb	r3, [r4, #0]
 80064aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80064ac:	d10a      	bne.n	80064c4 <_svfiprintf_r+0x130>
 80064ae:	7863      	ldrb	r3, [r4, #1]
 80064b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80064b2:	d132      	bne.n	800651a <_svfiprintf_r+0x186>
 80064b4:	9b03      	ldr	r3, [sp, #12]
 80064b6:	1d1a      	adds	r2, r3, #4
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	9203      	str	r2, [sp, #12]
 80064bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80064c0:	3402      	adds	r4, #2
 80064c2:	9305      	str	r3, [sp, #20]
 80064c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006588 <_svfiprintf_r+0x1f4>
 80064c8:	7821      	ldrb	r1, [r4, #0]
 80064ca:	2203      	movs	r2, #3
 80064cc:	4650      	mov	r0, sl
 80064ce:	f7fb fd37 	bl	8001f40 <memchr>
 80064d2:	b138      	cbz	r0, 80064e4 <_svfiprintf_r+0x150>
 80064d4:	9b04      	ldr	r3, [sp, #16]
 80064d6:	eba0 000a 	sub.w	r0, r0, sl
 80064da:	2240      	movs	r2, #64	@ 0x40
 80064dc:	4082      	lsls	r2, r0
 80064de:	4313      	orrs	r3, r2
 80064e0:	3401      	adds	r4, #1
 80064e2:	9304      	str	r3, [sp, #16]
 80064e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064e8:	4824      	ldr	r0, [pc, #144]	@ (800657c <_svfiprintf_r+0x1e8>)
 80064ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064ee:	2206      	movs	r2, #6
 80064f0:	f7fb fd26 	bl	8001f40 <memchr>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	d036      	beq.n	8006566 <_svfiprintf_r+0x1d2>
 80064f8:	4b21      	ldr	r3, [pc, #132]	@ (8006580 <_svfiprintf_r+0x1ec>)
 80064fa:	bb1b      	cbnz	r3, 8006544 <_svfiprintf_r+0x1b0>
 80064fc:	9b03      	ldr	r3, [sp, #12]
 80064fe:	3307      	adds	r3, #7
 8006500:	f023 0307 	bic.w	r3, r3, #7
 8006504:	3308      	adds	r3, #8
 8006506:	9303      	str	r3, [sp, #12]
 8006508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800650a:	4433      	add	r3, r6
 800650c:	9309      	str	r3, [sp, #36]	@ 0x24
 800650e:	e76a      	b.n	80063e6 <_svfiprintf_r+0x52>
 8006510:	fb0c 3202 	mla	r2, ip, r2, r3
 8006514:	460c      	mov	r4, r1
 8006516:	2001      	movs	r0, #1
 8006518:	e7a8      	b.n	800646c <_svfiprintf_r+0xd8>
 800651a:	2300      	movs	r3, #0
 800651c:	3401      	adds	r4, #1
 800651e:	9305      	str	r3, [sp, #20]
 8006520:	4619      	mov	r1, r3
 8006522:	f04f 0c0a 	mov.w	ip, #10
 8006526:	4620      	mov	r0, r4
 8006528:	f810 2b01 	ldrb.w	r2, [r0], #1
 800652c:	3a30      	subs	r2, #48	@ 0x30
 800652e:	2a09      	cmp	r2, #9
 8006530:	d903      	bls.n	800653a <_svfiprintf_r+0x1a6>
 8006532:	2b00      	cmp	r3, #0
 8006534:	d0c6      	beq.n	80064c4 <_svfiprintf_r+0x130>
 8006536:	9105      	str	r1, [sp, #20]
 8006538:	e7c4      	b.n	80064c4 <_svfiprintf_r+0x130>
 800653a:	fb0c 2101 	mla	r1, ip, r1, r2
 800653e:	4604      	mov	r4, r0
 8006540:	2301      	movs	r3, #1
 8006542:	e7f0      	b.n	8006526 <_svfiprintf_r+0x192>
 8006544:	ab03      	add	r3, sp, #12
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	462a      	mov	r2, r5
 800654a:	4b0e      	ldr	r3, [pc, #56]	@ (8006584 <_svfiprintf_r+0x1f0>)
 800654c:	a904      	add	r1, sp, #16
 800654e:	4638      	mov	r0, r7
 8006550:	f3af 8000 	nop.w
 8006554:	1c42      	adds	r2, r0, #1
 8006556:	4606      	mov	r6, r0
 8006558:	d1d6      	bne.n	8006508 <_svfiprintf_r+0x174>
 800655a:	89ab      	ldrh	r3, [r5, #12]
 800655c:	065b      	lsls	r3, r3, #25
 800655e:	f53f af2d 	bmi.w	80063bc <_svfiprintf_r+0x28>
 8006562:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006564:	e72c      	b.n	80063c0 <_svfiprintf_r+0x2c>
 8006566:	ab03      	add	r3, sp, #12
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	462a      	mov	r2, r5
 800656c:	4b05      	ldr	r3, [pc, #20]	@ (8006584 <_svfiprintf_r+0x1f0>)
 800656e:	a904      	add	r1, sp, #16
 8006570:	4638      	mov	r0, r7
 8006572:	f000 f879 	bl	8006668 <_printf_i>
 8006576:	e7ed      	b.n	8006554 <_svfiprintf_r+0x1c0>
 8006578:	08006a04 	.word	0x08006a04
 800657c:	08006a0e 	.word	0x08006a0e
 8006580:	00000000 	.word	0x00000000
 8006584:	080062dd 	.word	0x080062dd
 8006588:	08006a0a 	.word	0x08006a0a

0800658c <_printf_common>:
 800658c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006590:	4616      	mov	r6, r2
 8006592:	4698      	mov	r8, r3
 8006594:	688a      	ldr	r2, [r1, #8]
 8006596:	690b      	ldr	r3, [r1, #16]
 8006598:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800659c:	4293      	cmp	r3, r2
 800659e:	bfb8      	it	lt
 80065a0:	4613      	movlt	r3, r2
 80065a2:	6033      	str	r3, [r6, #0]
 80065a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065a8:	4607      	mov	r7, r0
 80065aa:	460c      	mov	r4, r1
 80065ac:	b10a      	cbz	r2, 80065b2 <_printf_common+0x26>
 80065ae:	3301      	adds	r3, #1
 80065b0:	6033      	str	r3, [r6, #0]
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	0699      	lsls	r1, r3, #26
 80065b6:	bf42      	ittt	mi
 80065b8:	6833      	ldrmi	r3, [r6, #0]
 80065ba:	3302      	addmi	r3, #2
 80065bc:	6033      	strmi	r3, [r6, #0]
 80065be:	6825      	ldr	r5, [r4, #0]
 80065c0:	f015 0506 	ands.w	r5, r5, #6
 80065c4:	d106      	bne.n	80065d4 <_printf_common+0x48>
 80065c6:	f104 0a19 	add.w	sl, r4, #25
 80065ca:	68e3      	ldr	r3, [r4, #12]
 80065cc:	6832      	ldr	r2, [r6, #0]
 80065ce:	1a9b      	subs	r3, r3, r2
 80065d0:	42ab      	cmp	r3, r5
 80065d2:	dc26      	bgt.n	8006622 <_printf_common+0x96>
 80065d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065d8:	6822      	ldr	r2, [r4, #0]
 80065da:	3b00      	subs	r3, #0
 80065dc:	bf18      	it	ne
 80065de:	2301      	movne	r3, #1
 80065e0:	0692      	lsls	r2, r2, #26
 80065e2:	d42b      	bmi.n	800663c <_printf_common+0xb0>
 80065e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065e8:	4641      	mov	r1, r8
 80065ea:	4638      	mov	r0, r7
 80065ec:	47c8      	blx	r9
 80065ee:	3001      	adds	r0, #1
 80065f0:	d01e      	beq.n	8006630 <_printf_common+0xa4>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	6922      	ldr	r2, [r4, #16]
 80065f6:	f003 0306 	and.w	r3, r3, #6
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	bf02      	ittt	eq
 80065fe:	68e5      	ldreq	r5, [r4, #12]
 8006600:	6833      	ldreq	r3, [r6, #0]
 8006602:	1aed      	subeq	r5, r5, r3
 8006604:	68a3      	ldr	r3, [r4, #8]
 8006606:	bf0c      	ite	eq
 8006608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800660c:	2500      	movne	r5, #0
 800660e:	4293      	cmp	r3, r2
 8006610:	bfc4      	itt	gt
 8006612:	1a9b      	subgt	r3, r3, r2
 8006614:	18ed      	addgt	r5, r5, r3
 8006616:	2600      	movs	r6, #0
 8006618:	341a      	adds	r4, #26
 800661a:	42b5      	cmp	r5, r6
 800661c:	d11a      	bne.n	8006654 <_printf_common+0xc8>
 800661e:	2000      	movs	r0, #0
 8006620:	e008      	b.n	8006634 <_printf_common+0xa8>
 8006622:	2301      	movs	r3, #1
 8006624:	4652      	mov	r2, sl
 8006626:	4641      	mov	r1, r8
 8006628:	4638      	mov	r0, r7
 800662a:	47c8      	blx	r9
 800662c:	3001      	adds	r0, #1
 800662e:	d103      	bne.n	8006638 <_printf_common+0xac>
 8006630:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006638:	3501      	adds	r5, #1
 800663a:	e7c6      	b.n	80065ca <_printf_common+0x3e>
 800663c:	18e1      	adds	r1, r4, r3
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	2030      	movs	r0, #48	@ 0x30
 8006642:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006646:	4422      	add	r2, r4
 8006648:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800664c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006650:	3302      	adds	r3, #2
 8006652:	e7c7      	b.n	80065e4 <_printf_common+0x58>
 8006654:	2301      	movs	r3, #1
 8006656:	4622      	mov	r2, r4
 8006658:	4641      	mov	r1, r8
 800665a:	4638      	mov	r0, r7
 800665c:	47c8      	blx	r9
 800665e:	3001      	adds	r0, #1
 8006660:	d0e6      	beq.n	8006630 <_printf_common+0xa4>
 8006662:	3601      	adds	r6, #1
 8006664:	e7d9      	b.n	800661a <_printf_common+0x8e>
	...

08006668 <_printf_i>:
 8006668:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800666c:	7e0f      	ldrb	r7, [r1, #24]
 800666e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006670:	2f78      	cmp	r7, #120	@ 0x78
 8006672:	4691      	mov	r9, r2
 8006674:	4680      	mov	r8, r0
 8006676:	460c      	mov	r4, r1
 8006678:	469a      	mov	sl, r3
 800667a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800667e:	d807      	bhi.n	8006690 <_printf_i+0x28>
 8006680:	2f62      	cmp	r7, #98	@ 0x62
 8006682:	d80a      	bhi.n	800669a <_printf_i+0x32>
 8006684:	2f00      	cmp	r7, #0
 8006686:	f000 80d2 	beq.w	800682e <_printf_i+0x1c6>
 800668a:	2f58      	cmp	r7, #88	@ 0x58
 800668c:	f000 80b9 	beq.w	8006802 <_printf_i+0x19a>
 8006690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006694:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006698:	e03a      	b.n	8006710 <_printf_i+0xa8>
 800669a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800669e:	2b15      	cmp	r3, #21
 80066a0:	d8f6      	bhi.n	8006690 <_printf_i+0x28>
 80066a2:	a101      	add	r1, pc, #4	@ (adr r1, 80066a8 <_printf_i+0x40>)
 80066a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066a8:	08006701 	.word	0x08006701
 80066ac:	08006715 	.word	0x08006715
 80066b0:	08006691 	.word	0x08006691
 80066b4:	08006691 	.word	0x08006691
 80066b8:	08006691 	.word	0x08006691
 80066bc:	08006691 	.word	0x08006691
 80066c0:	08006715 	.word	0x08006715
 80066c4:	08006691 	.word	0x08006691
 80066c8:	08006691 	.word	0x08006691
 80066cc:	08006691 	.word	0x08006691
 80066d0:	08006691 	.word	0x08006691
 80066d4:	08006815 	.word	0x08006815
 80066d8:	0800673f 	.word	0x0800673f
 80066dc:	080067cf 	.word	0x080067cf
 80066e0:	08006691 	.word	0x08006691
 80066e4:	08006691 	.word	0x08006691
 80066e8:	08006837 	.word	0x08006837
 80066ec:	08006691 	.word	0x08006691
 80066f0:	0800673f 	.word	0x0800673f
 80066f4:	08006691 	.word	0x08006691
 80066f8:	08006691 	.word	0x08006691
 80066fc:	080067d7 	.word	0x080067d7
 8006700:	6833      	ldr	r3, [r6, #0]
 8006702:	1d1a      	adds	r2, r3, #4
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6032      	str	r2, [r6, #0]
 8006708:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800670c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006710:	2301      	movs	r3, #1
 8006712:	e09d      	b.n	8006850 <_printf_i+0x1e8>
 8006714:	6833      	ldr	r3, [r6, #0]
 8006716:	6820      	ldr	r0, [r4, #0]
 8006718:	1d19      	adds	r1, r3, #4
 800671a:	6031      	str	r1, [r6, #0]
 800671c:	0606      	lsls	r6, r0, #24
 800671e:	d501      	bpl.n	8006724 <_printf_i+0xbc>
 8006720:	681d      	ldr	r5, [r3, #0]
 8006722:	e003      	b.n	800672c <_printf_i+0xc4>
 8006724:	0645      	lsls	r5, r0, #25
 8006726:	d5fb      	bpl.n	8006720 <_printf_i+0xb8>
 8006728:	f9b3 5000 	ldrsh.w	r5, [r3]
 800672c:	2d00      	cmp	r5, #0
 800672e:	da03      	bge.n	8006738 <_printf_i+0xd0>
 8006730:	232d      	movs	r3, #45	@ 0x2d
 8006732:	426d      	negs	r5, r5
 8006734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006738:	4859      	ldr	r0, [pc, #356]	@ (80068a0 <_printf_i+0x238>)
 800673a:	230a      	movs	r3, #10
 800673c:	e011      	b.n	8006762 <_printf_i+0xfa>
 800673e:	6821      	ldr	r1, [r4, #0]
 8006740:	6833      	ldr	r3, [r6, #0]
 8006742:	0608      	lsls	r0, r1, #24
 8006744:	f853 5b04 	ldr.w	r5, [r3], #4
 8006748:	d402      	bmi.n	8006750 <_printf_i+0xe8>
 800674a:	0649      	lsls	r1, r1, #25
 800674c:	bf48      	it	mi
 800674e:	b2ad      	uxthmi	r5, r5
 8006750:	2f6f      	cmp	r7, #111	@ 0x6f
 8006752:	4853      	ldr	r0, [pc, #332]	@ (80068a0 <_printf_i+0x238>)
 8006754:	6033      	str	r3, [r6, #0]
 8006756:	bf14      	ite	ne
 8006758:	230a      	movne	r3, #10
 800675a:	2308      	moveq	r3, #8
 800675c:	2100      	movs	r1, #0
 800675e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006762:	6866      	ldr	r6, [r4, #4]
 8006764:	60a6      	str	r6, [r4, #8]
 8006766:	2e00      	cmp	r6, #0
 8006768:	bfa2      	ittt	ge
 800676a:	6821      	ldrge	r1, [r4, #0]
 800676c:	f021 0104 	bicge.w	r1, r1, #4
 8006770:	6021      	strge	r1, [r4, #0]
 8006772:	b90d      	cbnz	r5, 8006778 <_printf_i+0x110>
 8006774:	2e00      	cmp	r6, #0
 8006776:	d04b      	beq.n	8006810 <_printf_i+0x1a8>
 8006778:	4616      	mov	r6, r2
 800677a:	fbb5 f1f3 	udiv	r1, r5, r3
 800677e:	fb03 5711 	mls	r7, r3, r1, r5
 8006782:	5dc7      	ldrb	r7, [r0, r7]
 8006784:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006788:	462f      	mov	r7, r5
 800678a:	42bb      	cmp	r3, r7
 800678c:	460d      	mov	r5, r1
 800678e:	d9f4      	bls.n	800677a <_printf_i+0x112>
 8006790:	2b08      	cmp	r3, #8
 8006792:	d10b      	bne.n	80067ac <_printf_i+0x144>
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	07df      	lsls	r7, r3, #31
 8006798:	d508      	bpl.n	80067ac <_printf_i+0x144>
 800679a:	6923      	ldr	r3, [r4, #16]
 800679c:	6861      	ldr	r1, [r4, #4]
 800679e:	4299      	cmp	r1, r3
 80067a0:	bfde      	ittt	le
 80067a2:	2330      	movle	r3, #48	@ 0x30
 80067a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067a8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80067ac:	1b92      	subs	r2, r2, r6
 80067ae:	6122      	str	r2, [r4, #16]
 80067b0:	f8cd a000 	str.w	sl, [sp]
 80067b4:	464b      	mov	r3, r9
 80067b6:	aa03      	add	r2, sp, #12
 80067b8:	4621      	mov	r1, r4
 80067ba:	4640      	mov	r0, r8
 80067bc:	f7ff fee6 	bl	800658c <_printf_common>
 80067c0:	3001      	adds	r0, #1
 80067c2:	d14a      	bne.n	800685a <_printf_i+0x1f2>
 80067c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067c8:	b004      	add	sp, #16
 80067ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	f043 0320 	orr.w	r3, r3, #32
 80067d4:	6023      	str	r3, [r4, #0]
 80067d6:	4833      	ldr	r0, [pc, #204]	@ (80068a4 <_printf_i+0x23c>)
 80067d8:	2778      	movs	r7, #120	@ 0x78
 80067da:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	6831      	ldr	r1, [r6, #0]
 80067e2:	061f      	lsls	r7, r3, #24
 80067e4:	f851 5b04 	ldr.w	r5, [r1], #4
 80067e8:	d402      	bmi.n	80067f0 <_printf_i+0x188>
 80067ea:	065f      	lsls	r7, r3, #25
 80067ec:	bf48      	it	mi
 80067ee:	b2ad      	uxthmi	r5, r5
 80067f0:	6031      	str	r1, [r6, #0]
 80067f2:	07d9      	lsls	r1, r3, #31
 80067f4:	bf44      	itt	mi
 80067f6:	f043 0320 	orrmi.w	r3, r3, #32
 80067fa:	6023      	strmi	r3, [r4, #0]
 80067fc:	b11d      	cbz	r5, 8006806 <_printf_i+0x19e>
 80067fe:	2310      	movs	r3, #16
 8006800:	e7ac      	b.n	800675c <_printf_i+0xf4>
 8006802:	4827      	ldr	r0, [pc, #156]	@ (80068a0 <_printf_i+0x238>)
 8006804:	e7e9      	b.n	80067da <_printf_i+0x172>
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	f023 0320 	bic.w	r3, r3, #32
 800680c:	6023      	str	r3, [r4, #0]
 800680e:	e7f6      	b.n	80067fe <_printf_i+0x196>
 8006810:	4616      	mov	r6, r2
 8006812:	e7bd      	b.n	8006790 <_printf_i+0x128>
 8006814:	6833      	ldr	r3, [r6, #0]
 8006816:	6825      	ldr	r5, [r4, #0]
 8006818:	6961      	ldr	r1, [r4, #20]
 800681a:	1d18      	adds	r0, r3, #4
 800681c:	6030      	str	r0, [r6, #0]
 800681e:	062e      	lsls	r6, r5, #24
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	d501      	bpl.n	8006828 <_printf_i+0x1c0>
 8006824:	6019      	str	r1, [r3, #0]
 8006826:	e002      	b.n	800682e <_printf_i+0x1c6>
 8006828:	0668      	lsls	r0, r5, #25
 800682a:	d5fb      	bpl.n	8006824 <_printf_i+0x1bc>
 800682c:	8019      	strh	r1, [r3, #0]
 800682e:	2300      	movs	r3, #0
 8006830:	6123      	str	r3, [r4, #16]
 8006832:	4616      	mov	r6, r2
 8006834:	e7bc      	b.n	80067b0 <_printf_i+0x148>
 8006836:	6833      	ldr	r3, [r6, #0]
 8006838:	1d1a      	adds	r2, r3, #4
 800683a:	6032      	str	r2, [r6, #0]
 800683c:	681e      	ldr	r6, [r3, #0]
 800683e:	6862      	ldr	r2, [r4, #4]
 8006840:	2100      	movs	r1, #0
 8006842:	4630      	mov	r0, r6
 8006844:	f7fb fb7c 	bl	8001f40 <memchr>
 8006848:	b108      	cbz	r0, 800684e <_printf_i+0x1e6>
 800684a:	1b80      	subs	r0, r0, r6
 800684c:	6060      	str	r0, [r4, #4]
 800684e:	6863      	ldr	r3, [r4, #4]
 8006850:	6123      	str	r3, [r4, #16]
 8006852:	2300      	movs	r3, #0
 8006854:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006858:	e7aa      	b.n	80067b0 <_printf_i+0x148>
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	4632      	mov	r2, r6
 800685e:	4649      	mov	r1, r9
 8006860:	4640      	mov	r0, r8
 8006862:	47d0      	blx	sl
 8006864:	3001      	adds	r0, #1
 8006866:	d0ad      	beq.n	80067c4 <_printf_i+0x15c>
 8006868:	6823      	ldr	r3, [r4, #0]
 800686a:	079b      	lsls	r3, r3, #30
 800686c:	d413      	bmi.n	8006896 <_printf_i+0x22e>
 800686e:	68e0      	ldr	r0, [r4, #12]
 8006870:	9b03      	ldr	r3, [sp, #12]
 8006872:	4298      	cmp	r0, r3
 8006874:	bfb8      	it	lt
 8006876:	4618      	movlt	r0, r3
 8006878:	e7a6      	b.n	80067c8 <_printf_i+0x160>
 800687a:	2301      	movs	r3, #1
 800687c:	4632      	mov	r2, r6
 800687e:	4649      	mov	r1, r9
 8006880:	4640      	mov	r0, r8
 8006882:	47d0      	blx	sl
 8006884:	3001      	adds	r0, #1
 8006886:	d09d      	beq.n	80067c4 <_printf_i+0x15c>
 8006888:	3501      	adds	r5, #1
 800688a:	68e3      	ldr	r3, [r4, #12]
 800688c:	9903      	ldr	r1, [sp, #12]
 800688e:	1a5b      	subs	r3, r3, r1
 8006890:	42ab      	cmp	r3, r5
 8006892:	dcf2      	bgt.n	800687a <_printf_i+0x212>
 8006894:	e7eb      	b.n	800686e <_printf_i+0x206>
 8006896:	2500      	movs	r5, #0
 8006898:	f104 0619 	add.w	r6, r4, #25
 800689c:	e7f5      	b.n	800688a <_printf_i+0x222>
 800689e:	bf00      	nop
 80068a0:	08006a15 	.word	0x08006a15
 80068a4:	08006a26 	.word	0x08006a26

080068a8 <memmove>:
 80068a8:	4288      	cmp	r0, r1
 80068aa:	b510      	push	{r4, lr}
 80068ac:	eb01 0402 	add.w	r4, r1, r2
 80068b0:	d902      	bls.n	80068b8 <memmove+0x10>
 80068b2:	4284      	cmp	r4, r0
 80068b4:	4623      	mov	r3, r4
 80068b6:	d807      	bhi.n	80068c8 <memmove+0x20>
 80068b8:	1e43      	subs	r3, r0, #1
 80068ba:	42a1      	cmp	r1, r4
 80068bc:	d008      	beq.n	80068d0 <memmove+0x28>
 80068be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068c6:	e7f8      	b.n	80068ba <memmove+0x12>
 80068c8:	4402      	add	r2, r0
 80068ca:	4601      	mov	r1, r0
 80068cc:	428a      	cmp	r2, r1
 80068ce:	d100      	bne.n	80068d2 <memmove+0x2a>
 80068d0:	bd10      	pop	{r4, pc}
 80068d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068da:	e7f7      	b.n	80068cc <memmove+0x24>

080068dc <_sbrk_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4d06      	ldr	r5, [pc, #24]	@ (80068f8 <_sbrk_r+0x1c>)
 80068e0:	2300      	movs	r3, #0
 80068e2:	4604      	mov	r4, r0
 80068e4:	4608      	mov	r0, r1
 80068e6:	602b      	str	r3, [r5, #0]
 80068e8:	f7fc fac6 	bl	8002e78 <_sbrk>
 80068ec:	1c43      	adds	r3, r0, #1
 80068ee:	d102      	bne.n	80068f6 <_sbrk_r+0x1a>
 80068f0:	682b      	ldr	r3, [r5, #0]
 80068f2:	b103      	cbz	r3, 80068f6 <_sbrk_r+0x1a>
 80068f4:	6023      	str	r3, [r4, #0]
 80068f6:	bd38      	pop	{r3, r4, r5, pc}
 80068f8:	20000dd0 	.word	0x20000dd0

080068fc <memcpy>:
 80068fc:	440a      	add	r2, r1
 80068fe:	4291      	cmp	r1, r2
 8006900:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006904:	d100      	bne.n	8006908 <memcpy+0xc>
 8006906:	4770      	bx	lr
 8006908:	b510      	push	{r4, lr}
 800690a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800690e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006912:	4291      	cmp	r1, r2
 8006914:	d1f9      	bne.n	800690a <memcpy+0xe>
 8006916:	bd10      	pop	{r4, pc}

08006918 <_realloc_r>:
 8006918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800691c:	4680      	mov	r8, r0
 800691e:	4615      	mov	r5, r2
 8006920:	460c      	mov	r4, r1
 8006922:	b921      	cbnz	r1, 800692e <_realloc_r+0x16>
 8006924:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006928:	4611      	mov	r1, r2
 800692a:	f7ff bc4b 	b.w	80061c4 <_malloc_r>
 800692e:	b92a      	cbnz	r2, 800693c <_realloc_r+0x24>
 8006930:	f7ff fbdc 	bl	80060ec <_free_r>
 8006934:	2400      	movs	r4, #0
 8006936:	4620      	mov	r0, r4
 8006938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800693c:	f000 f81a 	bl	8006974 <_malloc_usable_size_r>
 8006940:	4285      	cmp	r5, r0
 8006942:	4606      	mov	r6, r0
 8006944:	d802      	bhi.n	800694c <_realloc_r+0x34>
 8006946:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800694a:	d8f4      	bhi.n	8006936 <_realloc_r+0x1e>
 800694c:	4629      	mov	r1, r5
 800694e:	4640      	mov	r0, r8
 8006950:	f7ff fc38 	bl	80061c4 <_malloc_r>
 8006954:	4607      	mov	r7, r0
 8006956:	2800      	cmp	r0, #0
 8006958:	d0ec      	beq.n	8006934 <_realloc_r+0x1c>
 800695a:	42b5      	cmp	r5, r6
 800695c:	462a      	mov	r2, r5
 800695e:	4621      	mov	r1, r4
 8006960:	bf28      	it	cs
 8006962:	4632      	movcs	r2, r6
 8006964:	f7ff ffca 	bl	80068fc <memcpy>
 8006968:	4621      	mov	r1, r4
 800696a:	4640      	mov	r0, r8
 800696c:	f7ff fbbe 	bl	80060ec <_free_r>
 8006970:	463c      	mov	r4, r7
 8006972:	e7e0      	b.n	8006936 <_realloc_r+0x1e>

08006974 <_malloc_usable_size_r>:
 8006974:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006978:	1f18      	subs	r0, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	bfbc      	itt	lt
 800697e:	580b      	ldrlt	r3, [r1, r0]
 8006980:	18c0      	addlt	r0, r0, r3
 8006982:	4770      	bx	lr

08006984 <_init>:
 8006984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006986:	bf00      	nop
 8006988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800698a:	bc08      	pop	{r3}
 800698c:	469e      	mov	lr, r3
 800698e:	4770      	bx	lr

08006990 <_fini>:
 8006990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006992:	bf00      	nop
 8006994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006996:	bc08      	pop	{r3}
 8006998:	469e      	mov	lr, r3
 800699a:	4770      	bx	lr
