---
Architectures:
  {
    gfx908:sramecc+:
      {
        ISAVersion: { ArchString: gfx908, Xnack: false, Sramecc: true },
        InstructionInfos:
          {
            buffer_atomic_add:
              {
                Instruction: buffer_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_add_f32:
              {
                Instruction: buffer_atomic_add_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_add_x2:
              {
                Instruction: buffer_atomic_add_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_and:
              {
                Instruction: buffer_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_and_x2:
              {
                Instruction: buffer_atomic_and_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_cmpswap:
              {
                Instruction: buffer_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_cmpswap_x2:
              {
                Instruction: buffer_atomic_cmpswap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_dec:
              {
                Instruction: buffer_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_dec_x2:
              {
                Instruction: buffer_atomic_dec_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_inc:
              {
                Instruction: buffer_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_inc_x2:
              {
                Instruction: buffer_atomic_inc_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_or:
              {
                Instruction: buffer_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_or_x2:
              {
                Instruction: buffer_atomic_or_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_pk_add_f16:
              {
                Instruction: buffer_atomic_pk_add_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_smax:
              {
                Instruction: buffer_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_smax_x2:
              {
                Instruction: buffer_atomic_smax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_smin:
              {
                Instruction: buffer_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_smin_x2:
              {
                Instruction: buffer_atomic_smin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_sub:
              {
                Instruction: buffer_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_sub_x2:
              {
                Instruction: buffer_atomic_sub_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_swap:
              {
                Instruction: buffer_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_swap_x2:
              {
                Instruction: buffer_atomic_swap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_umax:
              {
                Instruction: buffer_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_umax_x2:
              {
                Instruction: buffer_atomic_umax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_umin:
              {
                Instruction: buffer_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_umin_x2:
              {
                Instruction: buffer_atomic_umin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_xor:
              {
                Instruction: buffer_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_atomic_xor_x2:
              {
                Instruction: buffer_atomic_xor_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_dword:
              {
                Instruction: buffer_load_dword,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_dwordx2:
              {
                Instruction: buffer_load_dwordx2,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_dwordx3:
              {
                Instruction: buffer_load_dwordx3,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_dwordx4:
              {
                Instruction: buffer_load_dwordx4,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_format_d16_hi_x:
              {
                Instruction: buffer_load_format_d16_hi_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_d16_x:
              {
                Instruction: buffer_load_format_d16_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_d16_xy:
              {
                Instruction: buffer_load_format_d16_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_d16_xyz:
              {
                Instruction: buffer_load_format_d16_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_d16_xyzw:
              {
                Instruction: buffer_load_format_d16_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_x:
              {
                Instruction: buffer_load_format_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_xy:
              {
                Instruction: buffer_load_format_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_xyz:
              {
                Instruction: buffer_load_format_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_format_xyzw:
              {
                Instruction: buffer_load_format_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_load_sbyte:
              {
                Instruction: buffer_load_sbyte,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_sbyte_d16:
              {
                Instruction: buffer_load_sbyte_d16,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_sbyte_d16_hi:
              {
                Instruction: buffer_load_sbyte_d16_hi,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_short_d16:
              {
                Instruction: buffer_load_short_d16,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_short_d16_hi:
              {
                Instruction: buffer_load_short_d16_hi,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_sshort:
              {
                Instruction: buffer_load_sshort,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_ubyte:
              {
                Instruction: buffer_load_ubyte,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_ubyte_d16:
              {
                Instruction: buffer_load_ubyte_d16,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_ubyte_d16_hi:
              {
                Instruction: buffer_load_ubyte_d16_hi,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_load_ushort:
              {
                Instruction: buffer_load_ushort,
                WaitCount: 1,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_byte:
              {
                Instruction: buffer_store_byte,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_byte_d16_hi:
              {
                Instruction: buffer_store_byte_d16_hi,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_dword:
              {
                Instruction: buffer_store_dword,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_dwordx2:
              {
                Instruction: buffer_store_dwordx2,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_dwordx3:
              {
                Instruction: buffer_store_dwordx3,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_dwordx4:
              {
                Instruction: buffer_store_dwordx4,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_format_d16_hi_x:
              {
                Instruction: buffer_store_format_d16_hi_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_d16_x:
              {
                Instruction: buffer_store_format_d16_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_d16_xy:
              {
                Instruction: buffer_store_format_d16_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_d16_xyz:
              {
                Instruction: buffer_store_format_d16_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_d16_xyzw:
              {
                Instruction: buffer_store_format_d16_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_x:
              {
                Instruction: buffer_store_format_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_xy:
              {
                Instruction: buffer_store_format_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_xyz:
              {
                Instruction: buffer_store_format_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_format_xyzw:
              {
                Instruction: buffer_store_format_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_lds_dword:
              {
                Instruction: buffer_store_lds_dword,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_store_short:
              {
                Instruction: buffer_store_short,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_store_short_d16_hi:
              {
                Instruction: buffer_store_short_d16_hi,
                WaitCount: 1,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            buffer_wbinvl1:
              {
                Instruction: buffer_wbinvl1,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            buffer_wbinvl1_vol:
              {
                Instruction: buffer_wbinvl1_vol,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_f32:
              {
                Instruction: ds_add_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_rtn_f32:
              {
                Instruction: ds_add_rtn_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_rtn_u32:
              {
                Instruction: ds_add_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_rtn_u64:
              {
                Instruction: ds_add_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_u32:
              {
                Instruction: ds_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_add_u64:
              {
                Instruction: ds_add_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_and_b32:
              {
                Instruction: ds_and_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_and_b64:
              {
                Instruction: ds_and_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_and_rtn_b32:
              {
                Instruction: ds_and_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_and_rtn_b64:
              {
                Instruction: ds_and_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_append:
              {
                Instruction: ds_append,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_bpermute_b32:
              {
                Instruction: ds_bpermute_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_b32:
              {
                Instruction: ds_cmpst_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_b64:
              {
                Instruction: ds_cmpst_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_f32:
              {
                Instruction: ds_cmpst_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_f64:
              {
                Instruction: ds_cmpst_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_rtn_b32:
              {
                Instruction: ds_cmpst_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_rtn_b64:
              {
                Instruction: ds_cmpst_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_rtn_f32:
              {
                Instruction: ds_cmpst_rtn_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_cmpst_rtn_f64:
              {
                Instruction: ds_cmpst_rtn_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_condxchg32_rtn_b64:
              {
                Instruction: ds_condxchg32_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_consume:
              {
                Instruction: ds_consume,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_dec_rtn_u32:
              {
                Instruction: ds_dec_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_dec_rtn_u64:
              {
                Instruction: ds_dec_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_dec_u32:
              {
                Instruction: ds_dec_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_dec_u64:
              {
                Instruction: ds_dec_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_barrier:
              {
                Instruction: ds_gws_barrier,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_init:
              {
                Instruction: ds_gws_init,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_sema_br:
              {
                Instruction: ds_gws_sema_br,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_sema_p:
              {
                Instruction: ds_gws_sema_p,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_sema_release_all:
              {
                Instruction: ds_gws_sema_release_all,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_gws_sema_v:
              {
                Instruction: ds_gws_sema_v,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_inc_rtn_u32:
              {
                Instruction: ds_inc_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_inc_rtn_u64:
              {
                Instruction: ds_inc_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_inc_u32:
              {
                Instruction: ds_inc_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_inc_u64:
              {
                Instruction: ds_inc_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_f32:
              {
                Instruction: ds_max_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_f64:
              {
                Instruction: ds_max_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_i32:
              {
                Instruction: ds_max_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_i64:
              {
                Instruction: ds_max_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_f32:
              {
                Instruction: ds_max_rtn_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_f64:
              {
                Instruction: ds_max_rtn_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_i32:
              {
                Instruction: ds_max_rtn_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_i64:
              {
                Instruction: ds_max_rtn_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_u32:
              {
                Instruction: ds_max_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_rtn_u64:
              {
                Instruction: ds_max_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_u32:
              {
                Instruction: ds_max_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_max_u64:
              {
                Instruction: ds_max_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_f32:
              {
                Instruction: ds_min_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_f64:
              {
                Instruction: ds_min_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_i32:
              {
                Instruction: ds_min_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_i64:
              {
                Instruction: ds_min_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_f32:
              {
                Instruction: ds_min_rtn_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_f64:
              {
                Instruction: ds_min_rtn_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_i32:
              {
                Instruction: ds_min_rtn_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_i64:
              {
                Instruction: ds_min_rtn_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_u32:
              {
                Instruction: ds_min_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_rtn_u64:
              {
                Instruction: ds_min_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_u32:
              {
                Instruction: ds_min_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_min_u64:
              {
                Instruction: ds_min_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_mskor_b32:
              {
                Instruction: ds_mskor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_mskor_b64:
              {
                Instruction: ds_mskor_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_mskor_rtn_b32:
              {
                Instruction: ds_mskor_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_mskor_rtn_b64:
              {
                Instruction: ds_mskor_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_nop:
              {
                Instruction: ds_nop,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_or_b32:
              {
                Instruction: ds_or_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_or_b64:
              {
                Instruction: ds_or_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_or_rtn_b32:
              {
                Instruction: ds_or_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_or_rtn_b64:
              {
                Instruction: ds_or_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_ordered_count:
              {
                Instruction: ds_ordered_count,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_permute_b32:
              {
                Instruction: ds_permute_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_read2_b32:
              {
                Instruction: ds_read2_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_read2_b64:
              {
                Instruction: ds_read2_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_read2st64_b32:
              {
                Instruction: ds_read2st64_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_read2st64_b64:
              {
                Instruction: ds_read2st64_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_read_addtid_b32:
              {
                Instruction: ds_read_addtid_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_b128:
              {
                Instruction: ds_read_b128,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_b32:
              {
                Instruction: ds_read_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_b64:
              {
                Instruction: ds_read_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_b96:
              {
                Instruction: ds_read_b96,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_i16:
              {
                Instruction: ds_read_i16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_i8:
              {
                Instruction: ds_read_i8,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_i8_d16:
              {
                Instruction: ds_read_i8_d16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_i8_d16_hi:
              {
                Instruction: ds_read_i8_d16_hi,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u16:
              {
                Instruction: ds_read_u16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u16_d16:
              {
                Instruction: ds_read_u16_d16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u16_d16_hi:
              {
                Instruction: ds_read_u16_d16_hi,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u8:
              {
                Instruction: ds_read_u8,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u8_d16:
              {
                Instruction: ds_read_u8_d16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_read_u8_d16_hi:
              {
                Instruction: ds_read_u8_d16_hi,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_rsub_rtn_u32:
              {
                Instruction: ds_rsub_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_rsub_rtn_u64:
              {
                Instruction: ds_rsub_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_rsub_u32:
              {
                Instruction: ds_rsub_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_rsub_u64:
              {
                Instruction: ds_rsub_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_sub_rtn_u32:
              {
                Instruction: ds_sub_rtn_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_sub_rtn_u64:
              {
                Instruction: ds_sub_rtn_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_sub_u32:
              {
                Instruction: ds_sub_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_sub_u64:
              {
                Instruction: ds_sub_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_swizzle_b32:
              {
                Instruction: ds_swizzle_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrap_rtn_b32:
              {
                Instruction: ds_wrap_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_write2_b32:
              {
                Instruction: ds_write2_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_write2_b64:
              {
                Instruction: ds_write2_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_write2st64_b32:
              {
                Instruction: ds_write2st64_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_write2st64_b64:
              {
                Instruction: ds_write2st64_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 255,
              },
            ds_write_addtid_b32:
              {
                Instruction: ds_write_addtid_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b128:
              {
                Instruction: ds_write_b128,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b16:
              {
                Instruction: ds_write_b16,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b16_d16_hi:
              {
                Instruction: ds_write_b16_d16_hi,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b32:
              {
                Instruction: ds_write_b32,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b64:
              {
                Instruction: ds_write_b64,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b8:
              {
                Instruction: ds_write_b8,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b8_d16_hi:
              {
                Instruction: ds_write_b8_d16_hi,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_write_b96:
              {
                Instruction: ds_write_b96,
                WaitCount: 1,
                WaitQueues: [DSQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 65535,
              },
            ds_wrxchg2_rtn_b32:
              {
                Instruction: ds_wrxchg2_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrxchg2_rtn_b64:
              {
                Instruction: ds_wrxchg2_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrxchg2st64_rtn_b32:
              {
                Instruction: ds_wrxchg2st64_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrxchg2st64_rtn_b64:
              {
                Instruction: ds_wrxchg2st64_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrxchg_rtn_b32:
              {
                Instruction: ds_wrxchg_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_wrxchg_rtn_b64:
              {
                Instruction: ds_wrxchg_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_xor_b32:
              {
                Instruction: ds_xor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_xor_b64:
              {
                Instruction: ds_xor_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_xor_rtn_b32:
              {
                Instruction: ds_xor_rtn_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            ds_xor_rtn_b64:
              {
                Instruction: ds_xor_rtn_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            exp:
              {
                Instruction: exp,
                WaitCount: 1,
                WaitQueues: [EXPQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_add:
              {
                Instruction: flat_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_add_x2:
              {
                Instruction: flat_atomic_add_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_and:
              {
                Instruction: flat_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_and_x2:
              {
                Instruction: flat_atomic_and_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_cmpswap:
              {
                Instruction: flat_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_cmpswap_x2:
              {
                Instruction: flat_atomic_cmpswap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_dec:
              {
                Instruction: flat_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_dec_x2:
              {
                Instruction: flat_atomic_dec_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_inc:
              {
                Instruction: flat_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_inc_x2:
              {
                Instruction: flat_atomic_inc_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_or:
              {
                Instruction: flat_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_or_x2:
              {
                Instruction: flat_atomic_or_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_smax:
              {
                Instruction: flat_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_smax_x2:
              {
                Instruction: flat_atomic_smax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_smin:
              {
                Instruction: flat_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_smin_x2:
              {
                Instruction: flat_atomic_smin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_sub:
              {
                Instruction: flat_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_sub_x2:
              {
                Instruction: flat_atomic_sub_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_swap:
              {
                Instruction: flat_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_swap_x2:
              {
                Instruction: flat_atomic_swap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_umax:
              {
                Instruction: flat_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_umax_x2:
              {
                Instruction: flat_atomic_umax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_umin:
              {
                Instruction: flat_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_umin_x2:
              {
                Instruction: flat_atomic_umin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_xor:
              {
                Instruction: flat_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_atomic_xor_x2:
              {
                Instruction: flat_atomic_xor_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_dword:
              {
                Instruction: flat_load_dword,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_dwordx2:
              {
                Instruction: flat_load_dwordx2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_dwordx3:
              {
                Instruction: flat_load_dwordx3,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_dwordx4:
              {
                Instruction: flat_load_dwordx4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_sbyte:
              {
                Instruction: flat_load_sbyte,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_sbyte_d16:
              {
                Instruction: flat_load_sbyte_d16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_sbyte_d16_hi:
              {
                Instruction: flat_load_sbyte_d16_hi,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_short_d16:
              {
                Instruction: flat_load_short_d16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_short_d16_hi:
              {
                Instruction: flat_load_short_d16_hi,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_sshort:
              {
                Instruction: flat_load_sshort,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_ubyte:
              {
                Instruction: flat_load_ubyte,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_ubyte_d16:
              {
                Instruction: flat_load_ubyte_d16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_ubyte_d16_hi:
              {
                Instruction: flat_load_ubyte_d16_hi,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_load_ushort:
              {
                Instruction: flat_load_ushort,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_byte:
              {
                Instruction: flat_store_byte,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_byte_d16_hi:
              {
                Instruction: flat_store_byte_d16_hi,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_dword:
              {
                Instruction: flat_store_dword,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_dwordx2:
              {
                Instruction: flat_store_dwordx2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_dwordx3:
              {
                Instruction: flat_store_dwordx3,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_dwordx4:
              {
                Instruction: flat_store_dwordx4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_short:
              {
                Instruction: flat_store_short,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            flat_store_short_d16_hi:
              {
                Instruction: flat_store_short_d16_hi,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_add:
              {
                Instruction: global_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_add_f32:
              {
                Instruction: global_atomic_add_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_add_x2:
              {
                Instruction: global_atomic_add_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_and:
              {
                Instruction: global_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_and_x2:
              {
                Instruction: global_atomic_and_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_cmpswap:
              {
                Instruction: global_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_cmpswap_x2:
              {
                Instruction: global_atomic_cmpswap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_dec:
              {
                Instruction: global_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_dec_x2:
              {
                Instruction: global_atomic_dec_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_inc:
              {
                Instruction: global_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_inc_x2:
              {
                Instruction: global_atomic_inc_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_or:
              {
                Instruction: global_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_or_x2:
              {
                Instruction: global_atomic_or_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_pk_add_f16:
              {
                Instruction: global_atomic_pk_add_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_smax:
              {
                Instruction: global_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_smax_x2:
              {
                Instruction: global_atomic_smax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_smin:
              {
                Instruction: global_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_smin_x2:
              {
                Instruction: global_atomic_smin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_sub:
              {
                Instruction: global_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_sub_x2:
              {
                Instruction: global_atomic_sub_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_swap:
              {
                Instruction: global_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_swap_x2:
              {
                Instruction: global_atomic_swap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_umax:
              {
                Instruction: global_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_umax_x2:
              {
                Instruction: global_atomic_umax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_umin:
              {
                Instruction: global_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_umin_x2:
              {
                Instruction: global_atomic_umin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_xor:
              {
                Instruction: global_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_atomic_xor_x2:
              {
                Instruction: global_atomic_xor_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            global_load_dword:
              {
                Instruction: global_load_dword,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_dwordx2:
              {
                Instruction: global_load_dwordx2,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_dwordx3:
              {
                Instruction: global_load_dwordx3,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_dwordx4:
              {
                Instruction: global_load_dwordx4,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_sbyte:
              {
                Instruction: global_load_sbyte,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_sbyte_d16:
              {
                Instruction: global_load_sbyte_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_sbyte_d16_hi:
              {
                Instruction: global_load_sbyte_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_short_d16:
              {
                Instruction: global_load_short_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_short_d16_hi:
              {
                Instruction: global_load_short_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_sshort:
              {
                Instruction: global_load_sshort,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_ubyte:
              {
                Instruction: global_load_ubyte,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_ubyte_d16:
              {
                Instruction: global_load_ubyte_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_ubyte_d16_hi:
              {
                Instruction: global_load_ubyte_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_load_ushort:
              {
                Instruction: global_load_ushort,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_byte:
              {
                Instruction: global_store_byte,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_byte_d16_hi:
              {
                Instruction: global_store_byte_d16_hi,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_dword:
              {
                Instruction: global_store_dword,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_dwordx2:
              {
                Instruction: global_store_dwordx2,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_dwordx3:
              {
                Instruction: global_store_dwordx3,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_dwordx4:
              {
                Instruction: global_store_dwordx4,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_short:
              {
                Instruction: global_store_short,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            global_store_short_d16_hi:
              {
                Instruction: global_store_short_d16_hi,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            image_atomic_add:
              {
                Instruction: image_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_and:
              {
                Instruction: image_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_cmpswap:
              {
                Instruction: image_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_dec:
              {
                Instruction: image_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_inc:
              {
                Instruction: image_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_or:
              {
                Instruction: image_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_smax:
              {
                Instruction: image_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_smin:
              {
                Instruction: image_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_sub:
              {
                Instruction: image_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_swap:
              {
                Instruction: image_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_umax:
              {
                Instruction: image_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_umin:
              {
                Instruction: image_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_atomic_xor:
              {
                Instruction: image_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4:
              {
                Instruction: image_gather4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_b:
              {
                Instruction: image_gather4_b,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_b_cl:
              {
                Instruction: image_gather4_b_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_b_cl_o:
              {
                Instruction: image_gather4_b_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_b_o:
              {
                Instruction: image_gather4_b_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c:
              {
                Instruction: image_gather4_c,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_b:
              {
                Instruction: image_gather4_c_b,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_b_cl:
              {
                Instruction: image_gather4_c_b_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_b_cl_o:
              {
                Instruction: image_gather4_c_b_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_b_o:
              {
                Instruction: image_gather4_c_b_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_cl:
              {
                Instruction: image_gather4_c_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_cl_o:
              {
                Instruction: image_gather4_c_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_l:
              {
                Instruction: image_gather4_c_l,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_l_o:
              {
                Instruction: image_gather4_c_l_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_lz:
              {
                Instruction: image_gather4_c_lz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_lz_o:
              {
                Instruction: image_gather4_c_lz_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_c_o:
              {
                Instruction: image_gather4_c_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_cl:
              {
                Instruction: image_gather4_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_cl_o:
              {
                Instruction: image_gather4_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_l:
              {
                Instruction: image_gather4_l,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_l_o:
              {
                Instruction: image_gather4_l_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_lz:
              {
                Instruction: image_gather4_lz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_lz_o:
              {
                Instruction: image_gather4_lz_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4_o:
              {
                Instruction: image_gather4_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4h:
              {
                Instruction: image_gather4h,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather4h_pck:
              {
                Instruction: image_gather4h_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_gather8h_pck:
              {
                Instruction: image_gather8h_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_get_lod:
              {
                Instruction: image_get_lod,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_get_resinfo:
              {
                Instruction: image_get_resinfo,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load:
              {
                Instruction: image_load,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load_mip:
              {
                Instruction: image_load_mip,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load_mip_pck:
              {
                Instruction: image_load_mip_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load_mip_pck_sgn:
              {
                Instruction: image_load_mip_pck_sgn,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load_pck:
              {
                Instruction: image_load_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_load_pck_sgn:
              {
                Instruction: image_load_pck_sgn,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample:
              {
                Instruction: image_sample,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_b:
              {
                Instruction: image_sample_b,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_b_cl:
              {
                Instruction: image_sample_b_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_b_cl_o:
              {
                Instruction: image_sample_b_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_b_o:
              {
                Instruction: image_sample_b_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c:
              {
                Instruction: image_sample_c,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_b:
              {
                Instruction: image_sample_c_b,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_b_cl:
              {
                Instruction: image_sample_c_b_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_b_cl_o:
              {
                Instruction: image_sample_c_b_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_b_o:
              {
                Instruction: image_sample_c_b_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cd:
              {
                Instruction: image_sample_c_cd,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cd_cl:
              {
                Instruction: image_sample_c_cd_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cd_cl_o:
              {
                Instruction: image_sample_c_cd_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cd_o:
              {
                Instruction: image_sample_c_cd_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cl:
              {
                Instruction: image_sample_c_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_cl_o:
              {
                Instruction: image_sample_c_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_d:
              {
                Instruction: image_sample_c_d,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_d_cl:
              {
                Instruction: image_sample_c_d_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_d_cl_o:
              {
                Instruction: image_sample_c_d_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_d_o:
              {
                Instruction: image_sample_c_d_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_l:
              {
                Instruction: image_sample_c_l,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_l_o:
              {
                Instruction: image_sample_c_l_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_lz:
              {
                Instruction: image_sample_c_lz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_lz_o:
              {
                Instruction: image_sample_c_lz_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_c_o:
              {
                Instruction: image_sample_c_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cd:
              {
                Instruction: image_sample_cd,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cd_cl:
              {
                Instruction: image_sample_cd_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cd_cl_o:
              {
                Instruction: image_sample_cd_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cd_o:
              {
                Instruction: image_sample_cd_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cl:
              {
                Instruction: image_sample_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_cl_o:
              {
                Instruction: image_sample_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_d:
              {
                Instruction: image_sample_d,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_d_cl:
              {
                Instruction: image_sample_d_cl,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_d_cl_o:
              {
                Instruction: image_sample_d_cl_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_d_o:
              {
                Instruction: image_sample_d_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_l:
              {
                Instruction: image_sample_l,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_l_o:
              {
                Instruction: image_sample_l_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_lz:
              {
                Instruction: image_sample_lz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_lz_o:
              {
                Instruction: image_sample_lz_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_sample_o:
              {
                Instruction: image_sample_o,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_store:
              {
                Instruction: image_store,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_store_mip:
              {
                Instruction: image_store_mip,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_store_mip_pck:
              {
                Instruction: image_store_mip_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            image_store_pck:
              {
                Instruction: image_store_pck,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_abs_i32:
              {
                Instruction: s_abs_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_absdiff_i32:
              {
                Instruction: s_absdiff_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_add_i32:
              {
                Instruction: s_add_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_add_u32:
              {
                Instruction: s_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_addc_u32:
              {
                Instruction: s_addc_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_addk_i32:
              {
                Instruction: s_addk_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_and_b32:
              {
                Instruction: s_and_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_and_b64:
              {
                Instruction: s_and_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_and_saveexec_b64:
              {
                Instruction: s_and_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn1_saveexec_b64:
              {
                Instruction: s_andn1_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn1_wrexec_b64:
              {
                Instruction: s_andn1_wrexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn2_b32:
              {
                Instruction: s_andn2_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn2_b64:
              {
                Instruction: s_andn2_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn2_saveexec_b64:
              {
                Instruction: s_andn2_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_andn2_wrexec_b64:
              {
                Instruction: s_andn2_wrexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ashr_i32:
              {
                Instruction: s_ashr_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ashr_i64:
              {
                Instruction: s_ashr_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atc_probe:
              {
                Instruction: s_atc_probe,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atc_probe_buffer:
              {
                Instruction: s_atc_probe_buffer,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_add:
              {
                Instruction: s_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_add_x2:
              {
                Instruction: s_atomic_add_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_and:
              {
                Instruction: s_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_and_x2:
              {
                Instruction: s_atomic_and_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_cmpswap:
              {
                Instruction: s_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_cmpswap_x2:
              {
                Instruction: s_atomic_cmpswap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_dec:
              {
                Instruction: s_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_dec_x2:
              {
                Instruction: s_atomic_dec_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_inc:
              {
                Instruction: s_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_inc_x2:
              {
                Instruction: s_atomic_inc_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_or:
              {
                Instruction: s_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_or_x2:
              {
                Instruction: s_atomic_or_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_smax:
              {
                Instruction: s_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_smax_x2:
              {
                Instruction: s_atomic_smax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_smin:
              {
                Instruction: s_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_smin_x2:
              {
                Instruction: s_atomic_smin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_sub:
              {
                Instruction: s_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_sub_x2:
              {
                Instruction: s_atomic_sub_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_swap:
              {
                Instruction: s_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_swap_x2:
              {
                Instruction: s_atomic_swap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_umax:
              {
                Instruction: s_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_umax_x2:
              {
                Instruction: s_atomic_umax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_umin:
              {
                Instruction: s_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_umin_x2:
              {
                Instruction: s_atomic_umin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_xor:
              {
                Instruction: s_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_atomic_xor_x2:
              {
                Instruction: s_atomic_xor_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_barrier:
              {
                Instruction: s_barrier,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bcnt0_i32_b32:
              {
                Instruction: s_bcnt0_i32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bcnt0_i32_b64:
              {
                Instruction: s_bcnt0_i32_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bcnt1_i32_b32:
              {
                Instruction: s_bcnt1_i32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bcnt1_i32_b64:
              {
                Instruction: s_bcnt1_i32_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfe_i32:
              {
                Instruction: s_bfe_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfe_i64:
              {
                Instruction: s_bfe_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfe_u32:
              {
                Instruction: s_bfe_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfe_u64:
              {
                Instruction: s_bfe_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfm_b32:
              {
                Instruction: s_bfm_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bfm_b64:
              {
                Instruction: s_bfm_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitcmp0_b32:
              {
                Instruction: s_bitcmp0_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitcmp0_b64:
              {
                Instruction: s_bitcmp0_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitcmp1_b32:
              {
                Instruction: s_bitcmp1_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitcmp1_b64:
              {
                Instruction: s_bitcmp1_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitreplicate_b64_b32:
              {
                Instruction: s_bitreplicate_b64_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitset0_b32:
              {
                Instruction: s_bitset0_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitset0_b64:
              {
                Instruction: s_bitset0_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitset1_b32:
              {
                Instruction: s_bitset1_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_bitset1_b64:
              {
                Instruction: s_bitset1_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_branch:
              {
                Instruction: s_branch,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_brev_b32:
              {
                Instruction: s_brev_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_brev_b64:
              {
                Instruction: s_brev_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_add:
              {
                Instruction: s_buffer_atomic_add,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_add_x2:
              {
                Instruction: s_buffer_atomic_add_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_and:
              {
                Instruction: s_buffer_atomic_and,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_and_x2:
              {
                Instruction: s_buffer_atomic_and_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_cmpswap:
              {
                Instruction: s_buffer_atomic_cmpswap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_cmpswap_x2:
              {
                Instruction: s_buffer_atomic_cmpswap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_dec:
              {
                Instruction: s_buffer_atomic_dec,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_dec_x2:
              {
                Instruction: s_buffer_atomic_dec_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_inc:
              {
                Instruction: s_buffer_atomic_inc,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_inc_x2:
              {
                Instruction: s_buffer_atomic_inc_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_or:
              {
                Instruction: s_buffer_atomic_or,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_or_x2:
              {
                Instruction: s_buffer_atomic_or_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_smax:
              {
                Instruction: s_buffer_atomic_smax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_smax_x2:
              {
                Instruction: s_buffer_atomic_smax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_smin:
              {
                Instruction: s_buffer_atomic_smin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_smin_x2:
              {
                Instruction: s_buffer_atomic_smin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_sub:
              {
                Instruction: s_buffer_atomic_sub,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_sub_x2:
              {
                Instruction: s_buffer_atomic_sub_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_swap:
              {
                Instruction: s_buffer_atomic_swap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_swap_x2:
              {
                Instruction: s_buffer_atomic_swap_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_umax:
              {
                Instruction: s_buffer_atomic_umax,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_umax_x2:
              {
                Instruction: s_buffer_atomic_umax_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_umin:
              {
                Instruction: s_buffer_atomic_umin,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_umin_x2:
              {
                Instruction: s_buffer_atomic_umin_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_xor:
              {
                Instruction: s_buffer_atomic_xor,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_atomic_xor_x2:
              {
                Instruction: s_buffer_atomic_xor_x2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_load_dword:
              {
                Instruction: s_buffer_load_dword,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_load_dwordx16:
              {
                Instruction: s_buffer_load_dwordx16,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_load_dwordx2:
              {
                Instruction: s_buffer_load_dwordx2,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_load_dwordx4:
              {
                Instruction: s_buffer_load_dwordx4,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_load_dwordx8:
              {
                Instruction: s_buffer_load_dwordx8,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_store_dword:
              {
                Instruction: s_buffer_store_dword,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_store_dwordx2:
              {
                Instruction: s_buffer_store_dwordx2,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_buffer_store_dwordx4:
              {
                Instruction: s_buffer_store_dwordx4,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_call_b64:
              {
                Instruction: s_call_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_cdbgsys:
              {
                Instruction: s_cbranch_cdbgsys,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_cdbgsys_and_user:
              {
                Instruction: s_cbranch_cdbgsys_and_user,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_cdbgsys_or_user:
              {
                Instruction: s_cbranch_cdbgsys_or_user,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_cdbguser:
              {
                Instruction: s_cbranch_cdbguser,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_execnz:
              {
                Instruction: s_cbranch_execnz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_execz:
              {
                Instruction: s_cbranch_execz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_g_fork:
              {
                Instruction: s_cbranch_g_fork,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_i_fork:
              {
                Instruction: s_cbranch_i_fork,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_join:
              {
                Instruction: s_cbranch_join,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_scc0:
              {
                Instruction: s_cbranch_scc0,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_scc1:
              {
                Instruction: s_cbranch_scc1,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_vccnz:
              {
                Instruction: s_cbranch_vccnz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cbranch_vccz:
              {
                Instruction: s_cbranch_vccz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_cmov_b32:
              {
                Instruction: s_cmov_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmov_b64:
              {
                Instruction: s_cmov_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmovk_i32:
              {
                Instruction: s_cmovk_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_eq_i32:
              {
                Instruction: s_cmp_eq_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_eq_u32:
              {
                Instruction: s_cmp_eq_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_eq_u64:
              {
                Instruction: s_cmp_eq_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_ge_i32:
              {
                Instruction: s_cmp_ge_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_ge_u32:
              {
                Instruction: s_cmp_ge_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_gt_i32:
              {
                Instruction: s_cmp_gt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_gt_u32:
              {
                Instruction: s_cmp_gt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_le_i32:
              {
                Instruction: s_cmp_le_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_le_u32:
              {
                Instruction: s_cmp_le_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_lg_i32:
              {
                Instruction: s_cmp_lg_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_lg_u32:
              {
                Instruction: s_cmp_lg_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_lg_u64:
              {
                Instruction: s_cmp_lg_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_lt_i32:
              {
                Instruction: s_cmp_lt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmp_lt_u32:
              {
                Instruction: s_cmp_lt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_eq_i32:
              {
                Instruction: s_cmpk_eq_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_eq_u32:
              {
                Instruction: s_cmpk_eq_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_ge_i32:
              {
                Instruction: s_cmpk_ge_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_ge_u32:
              {
                Instruction: s_cmpk_ge_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_gt_i32:
              {
                Instruction: s_cmpk_gt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_gt_u32:
              {
                Instruction: s_cmpk_gt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_le_i32:
              {
                Instruction: s_cmpk_le_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_le_u32:
              {
                Instruction: s_cmpk_le_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_lg_i32:
              {
                Instruction: s_cmpk_lg_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_lg_u32:
              {
                Instruction: s_cmpk_lg_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_lt_i32:
              {
                Instruction: s_cmpk_lt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cmpk_lt_u32:
              {
                Instruction: s_cmpk_lt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cselect_b32:
              {
                Instruction: s_cselect_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_cselect_b64:
              {
                Instruction: s_cselect_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_discard:
              {
                Instruction: s_dcache_discard,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_discard_x2:
              {
                Instruction: s_dcache_discard_x2,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_inv:
              {
                Instruction: s_dcache_inv,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_inv_vol:
              {
                Instruction: s_dcache_inv_vol,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_wb:
              {
                Instruction: s_dcache_wb,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_dcache_wb_vol:
              {
                Instruction: s_dcache_wb_vol,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_decperflevel:
              {
                Instruction: s_decperflevel,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_endpgm:
              {
                Instruction: s_endpgm,
                WaitCount: -1,
                WaitQueues: [FinalInstruction],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_endpgm_ordered_ps_done:
              {
                Instruction: s_endpgm_ordered_ps_done,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_endpgm_saved:
              {
                Instruction: s_endpgm_saved,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ff0_i32_b32:
              {
                Instruction: s_ff0_i32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ff0_i32_b64:
              {
                Instruction: s_ff0_i32_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ff1_i32_b32:
              {
                Instruction: s_ff1_i32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_ff1_i32_b64:
              {
                Instruction: s_ff1_i32_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_flbit_i32:
              {
                Instruction: s_flbit_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_flbit_i32_b32:
              {
                Instruction: s_flbit_i32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_flbit_i32_b64:
              {
                Instruction: s_flbit_i32_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_flbit_i32_i64:
              {
                Instruction: s_flbit_i32_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_getpc_b64:
              {
                Instruction: s_getpc_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_getreg_b32:
              {
                Instruction: s_getreg_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_icache_inv:
              {
                Instruction: s_icache_inv,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_incperflevel:
              {
                Instruction: s_incperflevel,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_load_dword:
              {
                Instruction: s_load_dword,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_load_dwordx16:
              {
                Instruction: s_load_dwordx16,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_load_dwordx2:
              {
                Instruction: s_load_dwordx2,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_load_dwordx4:
              {
                Instruction: s_load_dwordx4,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_load_dwordx8:
              {
                Instruction: s_load_dwordx8,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl1_add_u32:
              {
                Instruction: s_lshl1_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl2_add_u32:
              {
                Instruction: s_lshl2_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl3_add_u32:
              {
                Instruction: s_lshl3_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl4_add_u32:
              {
                Instruction: s_lshl4_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl_b32:
              {
                Instruction: s_lshl_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshl_b64:
              {
                Instruction: s_lshl_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshr_b32:
              {
                Instruction: s_lshr_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_lshr_b64:
              {
                Instruction: s_lshr_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_max_i32:
              {
                Instruction: s_max_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_max_u32:
              {
                Instruction: s_max_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_memrealtime:
              {
                Instruction: s_memrealtime,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_memtime:
              {
                Instruction: s_memtime,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_min_i32:
              {
                Instruction: s_min_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_min_u32:
              {
                Instruction: s_min_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mov_b32:
              {
                Instruction: s_mov_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mov_b64:
              {
                Instruction: s_mov_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_movk_i32:
              {
                Instruction: s_movk_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_movreld_b32:
              {
                Instruction: s_movreld_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_movreld_b64:
              {
                Instruction: s_movreld_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_movrels_b32:
              {
                Instruction: s_movrels_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_movrels_b64:
              {
                Instruction: s_movrels_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mul_hi_i32:
              {
                Instruction: s_mul_hi_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mul_hi_u32:
              {
                Instruction: s_mul_hi_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mul_i32:
              {
                Instruction: s_mul_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_mulk_i32:
              {
                Instruction: s_mulk_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nand_b32:
              {
                Instruction: s_nand_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nand_b64:
              {
                Instruction: s_nand_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nand_saveexec_b64:
              {
                Instruction: s_nand_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nop:
              {
                Instruction: s_nop,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nor_b32:
              {
                Instruction: s_nor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nor_b64:
              {
                Instruction: s_nor_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_nor_saveexec_b64:
              {
                Instruction: s_nor_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_not_b32:
              {
                Instruction: s_not_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_not_b64:
              {
                Instruction: s_not_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_or_b32:
              {
                Instruction: s_or_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_or_b64:
              {
                Instruction: s_or_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_or_saveexec_b64:
              {
                Instruction: s_or_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_orn1_saveexec_b64:
              {
                Instruction: s_orn1_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_orn2_b32:
              {
                Instruction: s_orn2_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_orn2_b64:
              {
                Instruction: s_orn2_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_orn2_saveexec_b64:
              {
                Instruction: s_orn2_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_pack_hh_b32_b16:
              {
                Instruction: s_pack_hh_b32_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_pack_lh_b32_b16:
              {
                Instruction: s_pack_lh_b32_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_pack_ll_b32_b16:
              {
                Instruction: s_pack_ll_b32_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_quadmask_b32:
              {
                Instruction: s_quadmask_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_quadmask_b64:
              {
                Instruction: s_quadmask_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_rfe_b64:
              {
                Instruction: s_rfe_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_rfe_restore_b64:
              {
                Instruction: s_rfe_restore_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_scratch_load_dword:
              {
                Instruction: s_scratch_load_dword,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_scratch_load_dwordx2:
              {
                Instruction: s_scratch_load_dwordx2,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_scratch_load_dwordx4:
              {
                Instruction: s_scratch_load_dwordx4,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_scratch_store_dword:
              {
                Instruction: s_scratch_store_dword,
                WaitCount: 1,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_scratch_store_dwordx2:
              {
                Instruction: s_scratch_store_dwordx2,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_scratch_store_dwordx4:
              {
                Instruction: s_scratch_store_dwordx4,
                WaitCount: 2,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sendmsg:
              {
                Instruction: s_sendmsg,
                WaitCount: 1,
                WaitQueues: [SendMsgQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sendmsghalt:
              {
                Instruction: s_sendmsghalt,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_set_gpr_idx_idx:
              {
                Instruction: s_set_gpr_idx_idx,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_set_gpr_idx_mode:
              {
                Instruction: s_set_gpr_idx_mode,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_set_gpr_idx_off:
              {
                Instruction: s_set_gpr_idx_off,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_set_gpr_idx_on:
              {
                Instruction: s_set_gpr_idx_on,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sethalt:
              {
                Instruction: s_sethalt,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_setkill:
              {
                Instruction: s_setkill,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_setpc_b64:
              {
                Instruction: s_setpc_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_setprio:
              {
                Instruction: s_setprio,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_setreg_b32:
              {
                Instruction: s_setreg_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_setreg_imm32_b32:
              {
                Instruction: s_setreg_imm32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_setvskip:
              {
                Instruction: s_setvskip,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sext_i32_i16:
              {
                Instruction: s_sext_i32_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sext_i32_i8:
              {
                Instruction: s_sext_i32_i8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sleep:
              {
                Instruction: s_sleep,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_store_dword:
              {
                Instruction: s_store_dword,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_store_dwordx2:
              {
                Instruction: s_store_dwordx2,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_store_dwordx4:
              {
                Instruction: s_store_dwordx4,
                WaitCount: 0,
                WaitQueues: [SMemQueue],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sub_i32:
              {
                Instruction: s_sub_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_sub_u32:
              {
                Instruction: s_sub_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_subb_u32:
              {
                Instruction: s_subb_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: true,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_swappc_b64:
              {
                Instruction: s_swappc_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_trap:
              {
                Instruction: s_trap,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: true,
                MaxLiteral: 0,
              },
            s_ttracedata:
              {
                Instruction: s_ttracedata,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_waitcnt:
              {
                Instruction: s_waitcnt,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_wakeup:
              {
                Instruction: s_wakeup,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_wqm_b32:
              {
                Instruction: s_wqm_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_wqm_b64:
              {
                Instruction: s_wqm_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xnor_b32:
              {
                Instruction: s_xnor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xnor_b64:
              {
                Instruction: s_xnor_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xnor_saveexec_b64:
              {
                Instruction: s_xnor_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xor_b32:
              {
                Instruction: s_xor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xor_b64:
              {
                Instruction: s_xor_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            s_xor_saveexec_b64:
              {
                Instruction: s_xor_saveexec_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            scratch_load_dword:
              {
                Instruction: scratch_load_dword,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_dwordx2:
              {
                Instruction: scratch_load_dwordx2,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_dwordx3:
              {
                Instruction: scratch_load_dwordx3,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_dwordx4:
              {
                Instruction: scratch_load_dwordx4,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_sbyte:
              {
                Instruction: scratch_load_sbyte,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_sbyte_d16:
              {
                Instruction: scratch_load_sbyte_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_sbyte_d16_hi:
              {
                Instruction: scratch_load_sbyte_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_short_d16:
              {
                Instruction: scratch_load_short_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_short_d16_hi:
              {
                Instruction: scratch_load_short_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_sshort:
              {
                Instruction: scratch_load_sshort,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_ubyte:
              {
                Instruction: scratch_load_ubyte,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_ubyte_d16:
              {
                Instruction: scratch_load_ubyte_d16,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_ubyte_d16_hi:
              {
                Instruction: scratch_load_ubyte_d16_hi,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_load_ushort:
              {
                Instruction: scratch_load_ushort,
                WaitCount: 0,
                WaitQueues: [LoadQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_byte:
              {
                Instruction: scratch_store_byte,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_byte_d16_hi:
              {
                Instruction: scratch_store_byte_d16_hi,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_dword:
              {
                Instruction: scratch_store_dword,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_dwordx2:
              {
                Instruction: scratch_store_dwordx2,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_dwordx3:
              {
                Instruction: scratch_store_dwordx3,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_dwordx4:
              {
                Instruction: scratch_store_dwordx4,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_short:
              {
                Instruction: scratch_store_short,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            scratch_store_short_d16_hi:
              {
                Instruction: scratch_store_short_d16_hi,
                WaitCount: 0,
                WaitQueues: [StoreQueue],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 4095,
              },
            tbuffer_load_format_d16_x:
              {
                Instruction: tbuffer_load_format_d16_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_d16_xy:
              {
                Instruction: tbuffer_load_format_d16_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_d16_xyz:
              {
                Instruction: tbuffer_load_format_d16_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_d16_xyzw:
              {
                Instruction: tbuffer_load_format_d16_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_x:
              {
                Instruction: tbuffer_load_format_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_xy:
              {
                Instruction: tbuffer_load_format_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_xyz:
              {
                Instruction: tbuffer_load_format_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_load_format_xyzw:
              {
                Instruction: tbuffer_load_format_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_d16_x:
              {
                Instruction: tbuffer_store_format_d16_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_d16_xy:
              {
                Instruction: tbuffer_store_format_d16_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_d16_xyz:
              {
                Instruction: tbuffer_store_format_d16_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_d16_xyzw:
              {
                Instruction: tbuffer_store_format_d16_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_x:
              {
                Instruction: tbuffer_store_format_x,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_xy:
              {
                Instruction: tbuffer_store_format_xy,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_xyz:
              {
                Instruction: tbuffer_store_format_xyz,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            tbuffer_store_format_xyzw:
              {
                Instruction: tbuffer_store_format_xyzw,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_accvgpr_read:
              {
                Instruction: v_accvgpr_read,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_accvgpr_read_b32:
              {
                Instruction: v_accvgpr_read_b32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_accvgpr_write:
              {
                Instruction: v_accvgpr_write,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_accvgpr_write_b32:
              {
                Instruction: v_accvgpr_write_b32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add3_u32:
              {
                Instruction: v_add3_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_co_u32:
              {
                Instruction: v_add_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_f16:
              {
                Instruction: v_add_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_f32:
              {
                Instruction: v_add_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_f64:
              {
                Instruction: v_add_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_i16:
              {
                Instruction: v_add_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_i32:
              {
                Instruction: v_add_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_lshl_u32:
              {
                Instruction: v_add_lshl_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_u16:
              {
                Instruction: v_add_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_add_u32:
              {
                Instruction: v_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_addc_co_u32:
              {
                Instruction: v_addc_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_alignbit_b32:
              {
                Instruction: v_alignbit_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_alignbyte_b32:
              {
                Instruction: v_alignbyte_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_and_b32:
              {
                Instruction: v_and_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_and_or_b32:
              {
                Instruction: v_and_or_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ashrrev_i16:
              {
                Instruction: v_ashrrev_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ashrrev_i32:
              {
                Instruction: v_ashrrev_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ashrrev_i64:
              {
                Instruction: v_ashrrev_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bcnt_u32_b32:
              {
                Instruction: v_bcnt_u32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bfe_i32:
              {
                Instruction: v_bfe_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bfe_u32:
              {
                Instruction: v_bfe_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bfi_b32:
              {
                Instruction: v_bfi_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bfm_b32:
              {
                Instruction: v_bfm_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_bfrev_b32:
              {
                Instruction: v_bfrev_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ceil_f16:
              {
                Instruction: v_ceil_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ceil_f32:
              {
                Instruction: v_ceil_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ceil_f64:
              {
                Instruction: v_ceil_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_clrexcp:
              {
                Instruction: v_clrexcp,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_class_f16:
              {
                Instruction: v_cmp_class_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_class_f32:
              {
                Instruction: v_cmp_class_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_class_f64:
              {
                Instruction: v_cmp_class_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_f16:
              {
                Instruction: v_cmp_eq_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_f32:
              {
                Instruction: v_cmp_eq_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_f64:
              {
                Instruction: v_cmp_eq_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_i16:
              {
                Instruction: v_cmp_eq_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_i32:
              {
                Instruction: v_cmp_eq_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_i64:
              {
                Instruction: v_cmp_eq_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_u16:
              {
                Instruction: v_cmp_eq_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_u32:
              {
                Instruction: v_cmp_eq_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_eq_u64:
              {
                Instruction: v_cmp_eq_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_f16:
              {
                Instruction: v_cmp_f_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_f32:
              {
                Instruction: v_cmp_f_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_f64:
              {
                Instruction: v_cmp_f_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_i16:
              {
                Instruction: v_cmp_f_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_i32:
              {
                Instruction: v_cmp_f_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_i64:
              {
                Instruction: v_cmp_f_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_u16:
              {
                Instruction: v_cmp_f_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_u32:
              {
                Instruction: v_cmp_f_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_f_u64:
              {
                Instruction: v_cmp_f_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_f16:
              {
                Instruction: v_cmp_ge_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_f32:
              {
                Instruction: v_cmp_ge_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_f64:
              {
                Instruction: v_cmp_ge_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_i16:
              {
                Instruction: v_cmp_ge_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_i32:
              {
                Instruction: v_cmp_ge_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_i64:
              {
                Instruction: v_cmp_ge_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_u16:
              {
                Instruction: v_cmp_ge_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_u32:
              {
                Instruction: v_cmp_ge_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ge_u64:
              {
                Instruction: v_cmp_ge_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_f16:
              {
                Instruction: v_cmp_gt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_f32:
              {
                Instruction: v_cmp_gt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_f64:
              {
                Instruction: v_cmp_gt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_i16:
              {
                Instruction: v_cmp_gt_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_i32:
              {
                Instruction: v_cmp_gt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_i64:
              {
                Instruction: v_cmp_gt_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_u16:
              {
                Instruction: v_cmp_gt_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_u32:
              {
                Instruction: v_cmp_gt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_gt_u64:
              {
                Instruction: v_cmp_gt_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_f16:
              {
                Instruction: v_cmp_le_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_f32:
              {
                Instruction: v_cmp_le_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_f64:
              {
                Instruction: v_cmp_le_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_i16:
              {
                Instruction: v_cmp_le_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_i32:
              {
                Instruction: v_cmp_le_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_i64:
              {
                Instruction: v_cmp_le_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_u16:
              {
                Instruction: v_cmp_le_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_u32:
              {
                Instruction: v_cmp_le_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_le_u64:
              {
                Instruction: v_cmp_le_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lg_f16:
              {
                Instruction: v_cmp_lg_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lg_f32:
              {
                Instruction: v_cmp_lg_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lg_f64:
              {
                Instruction: v_cmp_lg_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_f16:
              {
                Instruction: v_cmp_lt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_f32:
              {
                Instruction: v_cmp_lt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_f64:
              {
                Instruction: v_cmp_lt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_i16:
              {
                Instruction: v_cmp_lt_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_i32:
              {
                Instruction: v_cmp_lt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_i64:
              {
                Instruction: v_cmp_lt_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_u16:
              {
                Instruction: v_cmp_lt_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_u32:
              {
                Instruction: v_cmp_lt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_lt_u64:
              {
                Instruction: v_cmp_lt_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_i16:
              {
                Instruction: v_cmp_ne_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_i32:
              {
                Instruction: v_cmp_ne_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_i64:
              {
                Instruction: v_cmp_ne_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_u16:
              {
                Instruction: v_cmp_ne_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_u32:
              {
                Instruction: v_cmp_ne_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ne_u64:
              {
                Instruction: v_cmp_ne_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_neq_f16:
              {
                Instruction: v_cmp_neq_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_neq_f32:
              {
                Instruction: v_cmp_neq_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_neq_f64:
              {
                Instruction: v_cmp_neq_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nge_f16:
              {
                Instruction: v_cmp_nge_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nge_f32:
              {
                Instruction: v_cmp_nge_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nge_f64:
              {
                Instruction: v_cmp_nge_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ngt_f16:
              {
                Instruction: v_cmp_ngt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ngt_f32:
              {
                Instruction: v_cmp_ngt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_ngt_f64:
              {
                Instruction: v_cmp_ngt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nle_f16:
              {
                Instruction: v_cmp_nle_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nle_f32:
              {
                Instruction: v_cmp_nle_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nle_f64:
              {
                Instruction: v_cmp_nle_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlg_f16:
              {
                Instruction: v_cmp_nlg_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlg_f32:
              {
                Instruction: v_cmp_nlg_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlg_f64:
              {
                Instruction: v_cmp_nlg_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlt_f16:
              {
                Instruction: v_cmp_nlt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlt_f32:
              {
                Instruction: v_cmp_nlt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_nlt_f64:
              {
                Instruction: v_cmp_nlt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_o_f16:
              {
                Instruction: v_cmp_o_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_o_f32:
              {
                Instruction: v_cmp_o_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_o_f64:
              {
                Instruction: v_cmp_o_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_i16:
              {
                Instruction: v_cmp_t_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_i32:
              {
                Instruction: v_cmp_t_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_i64:
              {
                Instruction: v_cmp_t_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_u16:
              {
                Instruction: v_cmp_t_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_u32:
              {
                Instruction: v_cmp_t_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_t_u64:
              {
                Instruction: v_cmp_t_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_tru_f16:
              {
                Instruction: v_cmp_tru_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_tru_f32:
              {
                Instruction: v_cmp_tru_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_tru_f64:
              {
                Instruction: v_cmp_tru_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_u_f16:
              {
                Instruction: v_cmp_u_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_u_f32:
              {
                Instruction: v_cmp_u_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmp_u_f64:
              {
                Instruction: v_cmp_u_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_class_f16:
              {
                Instruction: v_cmpx_class_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_class_f32:
              {
                Instruction: v_cmpx_class_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_class_f64:
              {
                Instruction: v_cmpx_class_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_f16:
              {
                Instruction: v_cmpx_eq_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_f32:
              {
                Instruction: v_cmpx_eq_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_f64:
              {
                Instruction: v_cmpx_eq_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_i16:
              {
                Instruction: v_cmpx_eq_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_i32:
              {
                Instruction: v_cmpx_eq_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_i64:
              {
                Instruction: v_cmpx_eq_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_u16:
              {
                Instruction: v_cmpx_eq_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_u32:
              {
                Instruction: v_cmpx_eq_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_eq_u64:
              {
                Instruction: v_cmpx_eq_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_f16:
              {
                Instruction: v_cmpx_f_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_f32:
              {
                Instruction: v_cmpx_f_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_f64:
              {
                Instruction: v_cmpx_f_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_i16:
              {
                Instruction: v_cmpx_f_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_i32:
              {
                Instruction: v_cmpx_f_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_i64:
              {
                Instruction: v_cmpx_f_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_u16:
              {
                Instruction: v_cmpx_f_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_u32:
              {
                Instruction: v_cmpx_f_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_f_u64:
              {
                Instruction: v_cmpx_f_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_f16:
              {
                Instruction: v_cmpx_ge_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_f32:
              {
                Instruction: v_cmpx_ge_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_f64:
              {
                Instruction: v_cmpx_ge_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_i16:
              {
                Instruction: v_cmpx_ge_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_i32:
              {
                Instruction: v_cmpx_ge_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_i64:
              {
                Instruction: v_cmpx_ge_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_u16:
              {
                Instruction: v_cmpx_ge_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_u32:
              {
                Instruction: v_cmpx_ge_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ge_u64:
              {
                Instruction: v_cmpx_ge_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_f16:
              {
                Instruction: v_cmpx_gt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_f32:
              {
                Instruction: v_cmpx_gt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_f64:
              {
                Instruction: v_cmpx_gt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_i16:
              {
                Instruction: v_cmpx_gt_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_i32:
              {
                Instruction: v_cmpx_gt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_i64:
              {
                Instruction: v_cmpx_gt_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_u16:
              {
                Instruction: v_cmpx_gt_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_u32:
              {
                Instruction: v_cmpx_gt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_gt_u64:
              {
                Instruction: v_cmpx_gt_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_f16:
              {
                Instruction: v_cmpx_le_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_f32:
              {
                Instruction: v_cmpx_le_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_f64:
              {
                Instruction: v_cmpx_le_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_i16:
              {
                Instruction: v_cmpx_le_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_i32:
              {
                Instruction: v_cmpx_le_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_i64:
              {
                Instruction: v_cmpx_le_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_u16:
              {
                Instruction: v_cmpx_le_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_u32:
              {
                Instruction: v_cmpx_le_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_le_u64:
              {
                Instruction: v_cmpx_le_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lg_f16:
              {
                Instruction: v_cmpx_lg_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lg_f32:
              {
                Instruction: v_cmpx_lg_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lg_f64:
              {
                Instruction: v_cmpx_lg_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_f16:
              {
                Instruction: v_cmpx_lt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_f32:
              {
                Instruction: v_cmpx_lt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_f64:
              {
                Instruction: v_cmpx_lt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_i16:
              {
                Instruction: v_cmpx_lt_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_i32:
              {
                Instruction: v_cmpx_lt_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_i64:
              {
                Instruction: v_cmpx_lt_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_u16:
              {
                Instruction: v_cmpx_lt_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_u32:
              {
                Instruction: v_cmpx_lt_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_lt_u64:
              {
                Instruction: v_cmpx_lt_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_i16:
              {
                Instruction: v_cmpx_ne_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_i32:
              {
                Instruction: v_cmpx_ne_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_i64:
              {
                Instruction: v_cmpx_ne_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_u16:
              {
                Instruction: v_cmpx_ne_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_u32:
              {
                Instruction: v_cmpx_ne_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ne_u64:
              {
                Instruction: v_cmpx_ne_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_neq_f16:
              {
                Instruction: v_cmpx_neq_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_neq_f32:
              {
                Instruction: v_cmpx_neq_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_neq_f64:
              {
                Instruction: v_cmpx_neq_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nge_f16:
              {
                Instruction: v_cmpx_nge_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nge_f32:
              {
                Instruction: v_cmpx_nge_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nge_f64:
              {
                Instruction: v_cmpx_nge_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ngt_f16:
              {
                Instruction: v_cmpx_ngt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ngt_f32:
              {
                Instruction: v_cmpx_ngt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_ngt_f64:
              {
                Instruction: v_cmpx_ngt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nle_f16:
              {
                Instruction: v_cmpx_nle_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nle_f32:
              {
                Instruction: v_cmpx_nle_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nle_f64:
              {
                Instruction: v_cmpx_nle_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlg_f16:
              {
                Instruction: v_cmpx_nlg_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlg_f32:
              {
                Instruction: v_cmpx_nlg_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlg_f64:
              {
                Instruction: v_cmpx_nlg_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlt_f16:
              {
                Instruction: v_cmpx_nlt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlt_f32:
              {
                Instruction: v_cmpx_nlt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_nlt_f64:
              {
                Instruction: v_cmpx_nlt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_o_f16:
              {
                Instruction: v_cmpx_o_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_o_f32:
              {
                Instruction: v_cmpx_o_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_o_f64:
              {
                Instruction: v_cmpx_o_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_i16:
              {
                Instruction: v_cmpx_t_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_i32:
              {
                Instruction: v_cmpx_t_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_i64:
              {
                Instruction: v_cmpx_t_i64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_u16:
              {
                Instruction: v_cmpx_t_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_u32:
              {
                Instruction: v_cmpx_t_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_t_u64:
              {
                Instruction: v_cmpx_t_u64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_tru_f16:
              {
                Instruction: v_cmpx_tru_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_tru_f32:
              {
                Instruction: v_cmpx_tru_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_tru_f64:
              {
                Instruction: v_cmpx_tru_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_u_f16:
              {
                Instruction: v_cmpx_u_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_u_f32:
              {
                Instruction: v_cmpx_u_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cmpx_u_f64:
              {
                Instruction: v_cmpx_u_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cndmask_b32:
              {
                Instruction: v_cndmask_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cos_f16:
              {
                Instruction: v_cos_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cos_f32:
              {
                Instruction: v_cos_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cubeid_f32:
              {
                Instruction: v_cubeid_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cubema_f32:
              {
                Instruction: v_cubema_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cubesc_f32:
              {
                Instruction: v_cubesc_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cubetc_f32:
              {
                Instruction: v_cubetc_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f16_f32:
              {
                Instruction: v_cvt_f16_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f16_i16:
              {
                Instruction: v_cvt_f16_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f16_u16:
              {
                Instruction: v_cvt_f16_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_f16:
              {
                Instruction: v_cvt_f32_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_f64:
              {
                Instruction: v_cvt_f32_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_i32:
              {
                Instruction: v_cvt_f32_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_u32:
              {
                Instruction: v_cvt_f32_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_ubyte0:
              {
                Instruction: v_cvt_f32_ubyte0,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_ubyte1:
              {
                Instruction: v_cvt_f32_ubyte1,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_ubyte2:
              {
                Instruction: v_cvt_f32_ubyte2,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f32_ubyte3:
              {
                Instruction: v_cvt_f32_ubyte3,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f64_f32:
              {
                Instruction: v_cvt_f64_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f64_i32:
              {
                Instruction: v_cvt_f64_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_f64_u32:
              {
                Instruction: v_cvt_f64_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_flr_i32_f32:
              {
                Instruction: v_cvt_flr_i32_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_i16_f16:
              {
                Instruction: v_cvt_i16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_i32_f32:
              {
                Instruction: v_cvt_i32_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_i32_f64:
              {
                Instruction: v_cvt_i32_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_norm_i16_f16:
              {
                Instruction: v_cvt_norm_i16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_norm_u16_f16:
              {
                Instruction: v_cvt_norm_u16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_off_f32_i4:
              {
                Instruction: v_cvt_off_f32_i4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pk_i16_i32:
              {
                Instruction: v_cvt_pk_i16_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pk_u16_u32:
              {
                Instruction: v_cvt_pk_u16_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pk_u8_f32:
              {
                Instruction: v_cvt_pk_u8_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pkaccum_u8_f32:
              {
                Instruction: v_cvt_pkaccum_u8_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pknorm_i16_f16:
              {
                Instruction: v_cvt_pknorm_i16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pknorm_i16_f32:
              {
                Instruction: v_cvt_pknorm_i16_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pknorm_u16_f16:
              {
                Instruction: v_cvt_pknorm_u16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pknorm_u16_f32:
              {
                Instruction: v_cvt_pknorm_u16_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_pkrtz_f16_f32:
              {
                Instruction: v_cvt_pkrtz_f16_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_rpi_i32_f32:
              {
                Instruction: v_cvt_rpi_i32_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_u16_f16:
              {
                Instruction: v_cvt_u16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_u32_f32:
              {
                Instruction: v_cvt_u32_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_cvt_u32_f64:
              {
                Instruction: v_cvt_u32_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fixup_f16:
              {
                Instruction: v_div_fixup_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fixup_f32:
              {
                Instruction: v_div_fixup_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fixup_f64:
              {
                Instruction: v_div_fixup_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fixup_legacy_f16:
              {
                Instruction: v_div_fixup_legacy_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fmas_f32:
              {
                Instruction: v_div_fmas_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_fmas_f64:
              {
                Instruction: v_div_fmas_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_scale_f32:
              {
                Instruction: v_div_scale_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_div_scale_f64:
              {
                Instruction: v_div_scale_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot2_f32_f16:
              {
                Instruction: v_dot2_f32_f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot2_i32_i16:
              {
                Instruction: v_dot2_i32_i16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot2_u32_u16:
              {
                Instruction: v_dot2_u32_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot2c_f32_f16:
              {
                Instruction: v_dot2c_f32_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot2c_i32_i16:
              {
                Instruction: v_dot2c_i32_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot4_i32_i8:
              {
                Instruction: v_dot4_i32_i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot4_u32_u8:
              {
                Instruction: v_dot4_u32_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot4c_i32_i8:
              {
                Instruction: v_dot4c_i32_i8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot8_i32_i4:
              {
                Instruction: v_dot8_i32_i4,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot8_u32_u4:
              {
                Instruction: v_dot8_u32_u4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_dot8c_i32_i4:
              {
                Instruction: v_dot8c_i32_i4,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_exp_f16:
              {
                Instruction: v_exp_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_exp_f32:
              {
                Instruction: v_exp_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ffbh_i32:
              {
                Instruction: v_ffbh_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ffbh_u32:
              {
                Instruction: v_ffbh_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ffbl_b32:
              {
                Instruction: v_ffbl_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_floor_f16:
              {
                Instruction: v_floor_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_floor_f32:
              {
                Instruction: v_floor_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_floor_f64:
              {
                Instruction: v_floor_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fma_f16:
              {
                Instruction: v_fma_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fma_f32:
              {
                Instruction: v_fma_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fma_f64:
              {
                Instruction: v_fma_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fma_legacy_f16:
              {
                Instruction: v_fma_legacy_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fma_mix_f32:
              {
                Instruction: v_fma_mix_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: -1,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fmac_f32:
              {
                Instruction: v_fmac_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fract_f16:
              {
                Instruction: v_fract_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fract_f32:
              {
                Instruction: v_fract_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_fract_f64:
              {
                Instruction: v_fract_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_exp_i16_f16:
              {
                Instruction: v_frexp_exp_i16_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_exp_i32_f32:
              {
                Instruction: v_frexp_exp_i32_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_exp_i32_f64:
              {
                Instruction: v_frexp_exp_i32_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_mant_f16:
              {
                Instruction: v_frexp_mant_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_mant_f32:
              {
                Instruction: v_frexp_mant_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_frexp_mant_f64:
              {
                Instruction: v_frexp_mant_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_mov_f32:
              {
                Instruction: v_interp_mov_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p1_f32:
              {
                Instruction: v_interp_p1_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p1ll_f16:
              {
                Instruction: v_interp_p1ll_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p1lv_f16:
              {
                Instruction: v_interp_p1lv_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p2_f16:
              {
                Instruction: v_interp_p2_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p2_f32:
              {
                Instruction: v_interp_p2_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_interp_p2_legacy_f16:
              {
                Instruction: v_interp_p2_legacy_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ldexp_f16:
              {
                Instruction: v_ldexp_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ldexp_f32:
              {
                Instruction: v_ldexp_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_ldexp_f64:
              {
                Instruction: v_ldexp_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lerp_u8:
              {
                Instruction: v_lerp_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_log_f16:
              {
                Instruction: v_log_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_log_f32:
              {
                Instruction: v_log_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshl_add_u32:
              {
                Instruction: v_lshl_add_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshl_or_b32:
              {
                Instruction: v_lshl_or_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshlrev_b16:
              {
                Instruction: v_lshlrev_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshlrev_b32:
              {
                Instruction: v_lshlrev_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshlrev_b64:
              {
                Instruction: v_lshlrev_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshrrev_b16:
              {
                Instruction: v_lshrrev_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshrrev_b32:
              {
                Instruction: v_lshrrev_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_lshrrev_b64:
              {
                Instruction: v_lshrrev_b64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mac_f16:
              {
                Instruction: v_mac_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mac_f32:
              {
                Instruction: v_mac_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_f16:
              {
                Instruction: v_mad_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_f32:
              {
                Instruction: v_mad_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_i16:
              {
                Instruction: v_mad_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_i32_i16:
              {
                Instruction: v_mad_i32_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_i32_i24:
              {
                Instruction: v_mad_i32_i24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_i64_i32:
              {
                Instruction: v_mad_i64_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_legacy_f16:
              {
                Instruction: v_mad_legacy_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_legacy_f32:
              {
                Instruction: v_mad_legacy_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_legacy_i16:
              {
                Instruction: v_mad_legacy_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_legacy_u16:
              {
                Instruction: v_mad_legacy_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_mix_f32:
              {
                Instruction: v_mad_mix_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_mixhi_f16:
              {
                Instruction: v_mad_mixhi_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_mixlo_f16:
              {
                Instruction: v_mad_mixlo_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_u16:
              {
                Instruction: v_mad_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_u32_u16:
              {
                Instruction: v_mad_u32_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_u32_u24:
              {
                Instruction: v_mad_u32_u24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mad_u64_u32:
              {
                Instruction: v_mad_u64_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_madak_f16:
              {
                Instruction: v_madak_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_madak_f32:
              {
                Instruction: v_madak_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_madmk_f16:
              {
                Instruction: v_madmk_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_madmk_f32:
              {
                Instruction: v_madmk_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_f16:
              {
                Instruction: v_max3_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_f32:
              {
                Instruction: v_max3_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_i16:
              {
                Instruction: v_max3_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_i32:
              {
                Instruction: v_max3_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_u16:
              {
                Instruction: v_max3_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max3_u32:
              {
                Instruction: v_max3_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_f16:
              {
                Instruction: v_max_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_f32:
              {
                Instruction: v_max_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_f64:
              {
                Instruction: v_max_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_i16:
              {
                Instruction: v_max_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_i32:
              {
                Instruction: v_max_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_u16:
              {
                Instruction: v_max_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_max_u32:
              {
                Instruction: v_max_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mbcnt_hi_u32_b32:
              {
                Instruction: v_mbcnt_hi_u32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mbcnt_lo_u32_b32:
              {
                Instruction: v_mbcnt_lo_u32_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_f16:
              {
                Instruction: v_med3_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_f32:
              {
                Instruction: v_med3_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_i16:
              {
                Instruction: v_med3_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_i32:
              {
                Instruction: v_med3_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_u16:
              {
                Instruction: v_med3_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_med3_u32:
              {
                Instruction: v_med3_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x16f16:
              {
                Instruction: v_mfma_f32_16x16x16f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x1f32:
              {
                Instruction: v_mfma_f32_16x16x1f32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x2bf16:
              {
                Instruction: v_mfma_f32_16x16x2bf16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x4f16:
              {
                Instruction: v_mfma_f32_16x16x4f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x4f32:
              {
                Instruction: v_mfma_f32_16x16x4f32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_16x16x8bf16:
              {
                Instruction: v_mfma_f32_16x16x8bf16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x1f32:
              {
                Instruction: v_mfma_f32_32x32x1f32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x2bf16:
              {
                Instruction: v_mfma_f32_32x32x2bf16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x2f32:
              {
                Instruction: v_mfma_f32_32x32x2f32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x4bf16:
              {
                Instruction: v_mfma_f32_32x32x4bf16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x4f16:
              {
                Instruction: v_mfma_f32_32x32x4f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_32x32x8f16:
              {
                Instruction: v_mfma_f32_32x32x8f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_4x4x1f32:
              {
                Instruction: v_mfma_f32_4x4x1f32,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_4x4x2bf16:
              {
                Instruction: v_mfma_f32_4x4x2bf16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_f32_4x4x4f16:
              {
                Instruction: v_mfma_f32_4x4x4f16,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_i32_16x16x16i8:
              {
                Instruction: v_mfma_i32_16x16x16i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_i32_16x16x4i8:
              {
                Instruction: v_mfma_i32_16x16x4i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 8,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_i32_32x32x4i8:
              {
                Instruction: v_mfma_i32_32x32x4i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_i32_32x32x8i8:
              {
                Instruction: v_mfma_i32_32x32x8i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 16,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mfma_i32_4x4x4i8:
              {
                Instruction: v_mfma_i32_4x4x4i8,
                WaitCount: 0,
                WaitQueues: [],
                Latency: 2,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_f16:
              {
                Instruction: v_min3_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_f32:
              {
                Instruction: v_min3_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_i16:
              {
                Instruction: v_min3_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_i32:
              {
                Instruction: v_min3_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_u16:
              {
                Instruction: v_min3_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min3_u32:
              {
                Instruction: v_min3_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_f16:
              {
                Instruction: v_min_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_f32:
              {
                Instruction: v_min_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_f64:
              {
                Instruction: v_min_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_i16:
              {
                Instruction: v_min_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_i32:
              {
                Instruction: v_min_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_u16:
              {
                Instruction: v_min_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_min_u32:
              {
                Instruction: v_min_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mov_b32:
              {
                Instruction: v_mov_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mqsad_pk_u16_u8:
              {
                Instruction: v_mqsad_pk_u16_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mqsad_u32_u8:
              {
                Instruction: v_mqsad_u32_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_msad_u8:
              {
                Instruction: v_msad_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_f16:
              {
                Instruction: v_mul_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_f32:
              {
                Instruction: v_mul_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_f64:
              {
                Instruction: v_mul_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_hi_i32:
              {
                Instruction: v_mul_hi_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_hi_i32_i24:
              {
                Instruction: v_mul_hi_i32_i24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_hi_u32:
              {
                Instruction: v_mul_hi_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_hi_u32_u24:
              {
                Instruction: v_mul_hi_u32_u24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_i32_i24:
              {
                Instruction: v_mul_i32_i24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_legacy_f32:
              {
                Instruction: v_mul_legacy_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_lo_u16:
              {
                Instruction: v_mul_lo_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_lo_u32:
              {
                Instruction: v_mul_lo_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_mul_u32_u24:
              {
                Instruction: v_mul_u32_u24,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_nop:
              {
                Instruction: v_nop,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_not_b32:
              {
                Instruction: v_not_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_or3_b32:
              {
                Instruction: v_or3_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_or_b32:
              {
                Instruction: v_or_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pack_b32_f16:
              {
                Instruction: v_pack_b32_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_perm_b32:
              {
                Instruction: v_perm_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_add_f16:
              {
                Instruction: v_pk_add_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_add_i16:
              {
                Instruction: v_pk_add_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_add_u16:
              {
                Instruction: v_pk_add_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_ashrrev_i16:
              {
                Instruction: v_pk_ashrrev_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_fma_f16:
              {
                Instruction: v_pk_fma_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_fmac_f16:
              {
                Instruction: v_pk_fmac_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_lshlrev_b16:
              {
                Instruction: v_pk_lshlrev_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_lshrrev_b16:
              {
                Instruction: v_pk_lshrrev_b16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_mad_i16:
              {
                Instruction: v_pk_mad_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_mad_u16:
              {
                Instruction: v_pk_mad_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_max_f16:
              {
                Instruction: v_pk_max_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_max_i16:
              {
                Instruction: v_pk_max_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_max_u16:
              {
                Instruction: v_pk_max_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_min_f16:
              {
                Instruction: v_pk_min_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_min_i16:
              {
                Instruction: v_pk_min_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_min_u16:
              {
                Instruction: v_pk_min_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_mul_f16:
              {
                Instruction: v_pk_mul_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_mul_lo_u16:
              {
                Instruction: v_pk_mul_lo_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_sub_i16:
              {
                Instruction: v_pk_sub_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_pk_sub_u16:
              {
                Instruction: v_pk_sub_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_qsad_pk_u16_u8:
              {
                Instruction: v_qsad_pk_u16_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rcp_f16:
              {
                Instruction: v_rcp_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rcp_f32:
              {
                Instruction: v_rcp_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rcp_f64:
              {
                Instruction: v_rcp_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rcp_iflag_f32:
              {
                Instruction: v_rcp_iflag_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_readfirstlane_b32:
              {
                Instruction: v_readfirstlane_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_readlane_b32:
              {
                Instruction: v_readlane_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rndne_f16:
              {
                Instruction: v_rndne_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rndne_f32:
              {
                Instruction: v_rndne_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rndne_f64:
              {
                Instruction: v_rndne_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rsq_f16:
              {
                Instruction: v_rsq_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rsq_f32:
              {
                Instruction: v_rsq_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_rsq_f64:
              {
                Instruction: v_rsq_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sad_hi_u8:
              {
                Instruction: v_sad_hi_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sad_u16:
              {
                Instruction: v_sad_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sad_u32:
              {
                Instruction: v_sad_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sad_u8:
              {
                Instruction: v_sad_u8,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sat_pk_u8_i16:
              {
                Instruction: v_sat_pk_u8_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_screen_partition_4se_b32:
              {
                Instruction: v_screen_partition_4se_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sin_f16:
              {
                Instruction: v_sin_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sin_f32:
              {
                Instruction: v_sin_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sqrt_f16:
              {
                Instruction: v_sqrt_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sqrt_f32:
              {
                Instruction: v_sqrt_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sqrt_f64:
              {
                Instruction: v_sqrt_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_co_u32:
              {
                Instruction: v_sub_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_f16:
              {
                Instruction: v_sub_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_f32:
              {
                Instruction: v_sub_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_i16:
              {
                Instruction: v_sub_i16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_i32:
              {
                Instruction: v_sub_i32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_u16:
              {
                Instruction: v_sub_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_sub_u32:
              {
                Instruction: v_sub_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subb_co_u32:
              {
                Instruction: v_subb_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subbrev_co_u32:
              {
                Instruction: v_subbrev_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subrev_co_u32:
              {
                Instruction: v_subrev_co_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subrev_f16:
              {
                Instruction: v_subrev_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subrev_f32:
              {
                Instruction: v_subrev_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subrev_u16:
              {
                Instruction: v_subrev_u16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_subrev_u32:
              {
                Instruction: v_subrev_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_swap_b32:
              {
                Instruction: v_swap_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_trig_preop_f64:
              {
                Instruction: v_trig_preop_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_trunc_f16:
              {
                Instruction: v_trunc_f16,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_trunc_f32:
              {
                Instruction: v_trunc_f32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_trunc_f64:
              {
                Instruction: v_trunc_f64,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_writelane_b32:
              {
                Instruction: v_writelane_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_xad_u32:
              {
                Instruction: v_xad_u32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_xnor_b32:
              {
                Instruction: v_xnor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
            v_xor_b32:
              {
                Instruction: v_xor_b32,
                WaitCount: -1,
                WaitQueues: [],
                Latency: 0,
                ImplicitAccess: false,
                IsBranch: false,
                MaxLiteral: 0,
              },
          },
        Capabilities:
          {
            SupportedISA: 0,
            HasExplicitCO: 0,
            HasDirectToLds: 0,
            HasAddLshl: 0,
            HasLshlOr: 0,
            HasSMulHi: 0,
            HasCodeObjectV4: 0,
            HasCodeObjectV5: 0,
            HasMFMA: 0,
            HasMFMA_bf16_32x32x4: 0,
            HasGlobalOffset: 0,
            v_mac_f16: 0,
            v_fma_f16: 0,
            v_pk_fma_f16: 0,
            v_fma_mix_f32: 0,
            v_dot2_f32_f16: 0,
            v_dot2c_f32_f16: 0,
            v_dot4c_i32_i8: 0,
            v_mac_f32: 0,
            v_fma_f32: 0,
            v_fmac_f32: 0,
            HasAtomicAdd: 0,
            MaxVmcnt: 63,
            MaxLgkmcnt: 15,
            MaxExpcnt: 7,
            SupportedSource: 0,
            CMPXWritesSGPR: 0,
            HasWave64: 0,
            DefaultWavefrontSize: 64,
            UnalignedVGPRs: 0,
            MaxLdsSize: 65536,
          },
      },
  }
---

