// Seed: 3345542586
module module_0 (
    output tri   id_0,
    input  wire  id_1
    , id_7,
    input  wor   id_2,
    output uwire id_3,
    output tri   id_4,
    input  tri1  id_5
);
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2
    , id_10,
    input tri0 id_3,
    input wire id_4,
    output logic id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8
);
  always
  fork : SymbolIdentifier
  join_any
  assign id_8 = id_7;
  assign id_10#(.id_10(-1)) = 1'b0;
  assign id_10 = -1;
  bit id_11;
  assign id_11 = id_10;
  assign id_8  = (1);
  assign id_8  = id_7;
  logic id_12, id_13;
  wire [1 'b0 : 1] id_14;
  tri0 id_15 = 1;
  logic id_16;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_0,
      id_8,
      id_8,
      id_2
  );
  assign modCall_1.SymbolIdentifier.id_4 = 0;
  always @(id_14) begin : LABEL_0
    id_11 <= 1;
    id_5  <= -1;
  end
  wire id_17;
  ;
  always force id_13.id_6 = (id_14) != id_14;
  assign id_8 = id_4;
endmodule
