INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab04/Lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-311] analyzing module debounce_counter
INFO: [VRFC 10-311] analyzing module pwm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Coding/vivado-projects/NYCU/DLab/lab04/Lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
