--
-- VHDL ARCHITECTURE ECE411.TRISTATE1_L.UNTITLED
--
-- CREATED:
--          BY - wheele11.STDT (EESN26.EWS.UIUC.EDU)
--          AT - 14:38:51 03/31/03
--
-- GENERATED BY MENTOR GRAPHICS' HDL DESIGNER(TM) 2001.5 (BUILD 170)
--
-- HDS INTERFACE_START
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
LIBRARY ECE411;
USE ECE411.LC3B_TYPES.ALL;

ENTITY TRISTATEN_H IS
  GENERIC(
    n  : natural
  );
  PORT( 
   	A  : IN     STD_LOGIC_VECTOR(n-1 downto 0);
   	EN : IN     STD_LOGIC;
	  F  : OUT    STD_LOGIC_VECTOR(n-1 downto 0)
  );
-- DECLARATIONS
END TRISTATEN_H ;

-- HDS INTERFACE_END
ARCHITECTURE UNTITLED OF TRISTATEN_H IS
BEGIN
	TRISTATE: PROCESS(A, EN) -- HIGH ENABLE
	VARIABLE STATE : STD_LOGIC_VECTOR(n-1 downto 0);
	BEGIN
		CASE EN IS
			WHEN '0' => STATE := A;
			WHEN '1' => STATE := (others => 'Z');
			WHEN OTHERS => STATE := (others => 'X');
		END CASE;
		F <= STATE AFTER DELAY_MUX2;
	END PROCESS TRISTATE;
END UNTITLED;

