// Seed: 4068783416
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output reg id_3,
    output id_4,
    input id_5
);
  always @(posedge ~id_5 or negedge id_0)
    if (1'b0 && id_1) id_4 <= 1;
    else id_3 <= 1;
endmodule
