<<<<<<< HEAD
# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/sefun/Dev/Digital-Design-Projects/Homework-4/decoder4to10_sefunmi.v
=======
>>>>>>> e770fbf08085677b0e9271ffd8e5221089911a73
