set a(0-3513) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-3512 XREFS 46461 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3514) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-3512 XREFS 46462 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3515) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-3512 XREFS 46463 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3516) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-3512 XREFS 46464 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3517) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-3512 XREFS 46465 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3518) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-3512 XREFS 46466 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3519) {NAME asn(red_xy_previous(0))#1 TYPE ASSIGN PAR 0-3512 XREFS 46467 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3520) {NAME asn(red_xy_previous(1))#1 TYPE ASSIGN PAR 0-3512 XREFS 46468 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3521) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-3512 XREFS 46469 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3522) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-3512 XREFS 46470 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-3523 {}}} SUCCS {{259 0 0-3523 {}}} CYCLES {}}
set a(0-3524) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46471 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3947 {}}} CYCLES {}}
set a(0-3525) {NAME aif#39:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46472 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3928 {}}} CYCLES {}}
set a(0-3526) {NAME aif#35:aif:aif:asn(aif#35:land.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46473 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-3952 {}}} CYCLES {}}
set a(0-3527) {NAME aif#33:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46474 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {} SUCCS {{258 0 0-3901 {}}} CYCLES {}}
set a(0-3528) {NAME aif#31:aif:asn(land#10.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46475 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3877 {}}} CYCLES {}}
set a(0-3529) {NAME aif#27:aif:asn(land#8.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46476 LOC {0 0.9999999250000037 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3817 {}}} CYCLES {}}
set a(0-3530) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46477 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-3770 {}}} CYCLES {}}
set a(0-3531) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46478 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3768 {}}} CYCLES {}}
set a(0-3532) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46479 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {} SUCCS {{258 0 0-3735 {}}} CYCLES {}}
set a(0-3533) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46480 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-3733 {}}} CYCLES {}}
set a(0-3534) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46481 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-3700 {}}} CYCLES {}}
set a(0-3535) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46482 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-3697 {}}} CYCLES {}}
set a(0-3536) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46483 LOC {0 0.9999999250000037 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {} SUCCS {{258 0 0-3690 {}}} CYCLES {}}
set a(0-3537) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-3523 XREFS 46484 LOC {0 0.9999999250000037 2 0.17517546624122668 2 0.17517546624122668 2 0.37788005610599723} PREDS {} SUCCS {{258 0 0-3674 {}}} CYCLES {}}
set a(0-3538) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46485 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {} SUCCS {{258 0 0-3671 {}}} CYCLES {}}
set a(0-3539) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-3523 XREFS 46486 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{258 0 0-3641 {}}} CYCLES {}}
set a(0-3540) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46487 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-3541 {}}} CYCLES {}}
set a(0-3541) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-3523 XREFS 46488 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3540 {}}} SUCCS {{259 0 0-3542 {}}} CYCLES {}}
set a(0-3542) {NAME if:conc#3 TYPE CONCATENATE PAR 0-3523 XREFS 46489 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3541 {}}} SUCCS {{258 0 0-3553 {}}} CYCLES {}}
set a(0-3543) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46490 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3544 {}}} CYCLES {}}
set a(0-3544) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-3523 XREFS 46491 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3543 {}}} SUCCS {{259 0 0-3545 {}}} CYCLES {}}
set a(0-3545) {NAME if:conc#4 TYPE CONCATENATE PAR 0-3523 XREFS 46492 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3544 {}}} SUCCS {{258 0 0-3551 {}}} CYCLES {}}
set a(0-3546) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46493 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3547 {}}} CYCLES {}}
set a(0-3547) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3523 XREFS 46494 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3546 {}}} SUCCS {{258 0 0-3550 {}}} CYCLES {}}
set a(0-3548) {NAME asn#198 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46495 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-3549 {}}} CYCLES {}}
set a(0-3549) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3523 XREFS 46496 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-3548 {}}} SUCCS {{259 0 0-3550 {}}} CYCLES {}}
set a(0-3550) {NAME if:conc#5 TYPE CONCATENATE PAR 0-3523 XREFS 46497 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-3547 {}} {259 0 0-3549 {}}} SUCCS {{259 0 0-3551 {}}} CYCLES {}}
set a(0-3551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3523 XREFS 46498 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-3545 {}} {259 0 0-3550 {}}} SUCCS {{259 0 0-3552 {}}} CYCLES {}}
set a(0-3552) {NAME if:slc TYPE READSLICE PAR 0-3523 XREFS 46499 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-3551 {}}} SUCCS {{259 0 0-3553 {}}} CYCLES {}}
set a(0-3553) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3523 XREFS 46500 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-3542 {}} {259 0 0-3552 {}}} SUCCS {{258 0 0-3568 {}}} CYCLES {}}
set a(0-3554) {NAME asn#199 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46501 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3555 {}}} CYCLES {}}
set a(0-3555) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3523 XREFS 46502 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3554 {}}} SUCCS {{259 0 0-3556 {}}} CYCLES {}}
set a(0-3556) {NAME if:not#1 TYPE NOT PAR 0-3523 XREFS 46503 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3555 {}}} SUCCS {{259 0 0-3557 {}}} CYCLES {}}
set a(0-3557) {NAME if:conc#6 TYPE CONCATENATE PAR 0-3523 XREFS 46504 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3556 {}}} SUCCS {{259 0 0-3558 {}}} CYCLES {}}
set a(0-3558) {NAME if:conc TYPE CONCATENATE PAR 0-3523 XREFS 46505 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3557 {}}} SUCCS {{258 0 0-3566 {}}} CYCLES {}}
set a(0-3559) {NAME asn#200 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46506 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3560 {}}} CYCLES {}}
set a(0-3560) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3523 XREFS 46507 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3559 {}}} SUCCS {{259 0 0-3561 {}}} CYCLES {}}
set a(0-3561) {NAME if:not#2 TYPE NOT PAR 0-3523 XREFS 46508 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3560 {}}} SUCCS {{259 0 0-3562 {}}} CYCLES {}}
set a(0-3562) {NAME if:conc#1 TYPE CONCATENATE PAR 0-3523 XREFS 46509 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3561 {}}} SUCCS {{258 0 0-3565 {}}} CYCLES {}}
set a(0-3563) {NAME asn#201 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46510 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-3564 {}}} CYCLES {}}
set a(0-3564) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-3523 XREFS 46511 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-3563 {}}} SUCCS {{259 0 0-3565 {}}} CYCLES {}}
set a(0-3565) {NAME if:conc#7 TYPE CONCATENATE PAR 0-3523 XREFS 46512 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-3562 {}} {259 0 0-3564 {}}} SUCCS {{259 0 0-3566 {}}} CYCLES {}}
set a(0-3566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-3523 XREFS 46513 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-3558 {}} {259 0 0-3565 {}}} SUCCS {{259 0 0-3567 {}}} CYCLES {}}
set a(0-3567) {NAME if:slc#1 TYPE READSLICE PAR 0-3523 XREFS 46514 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-3566 {}}} SUCCS {{259 0 0-3568 {}}} CYCLES {}}
set a(0-3568) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3523 XREFS 46515 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-3553 {}} {259 0 0-3567 {}}} SUCCS {{259 0 0-3569 {}} {258 0 0-3573 {}} {258 0 0-3574 {}} {258 0 0-3578 {}}} CYCLES {}}
set a(0-3569) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-3523 XREFS 46516 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3568 {}}} SUCCS {{259 0 0-3570 {}}} CYCLES {}}
set a(0-3570) {NAME if:not#3 TYPE NOT PAR 0-3523 XREFS 46517 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3569 {}}} SUCCS {{259 0 0-3571 {}}} CYCLES {}}
set a(0-3571) {NAME if:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46518 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3570 {}}} SUCCS {{259 0 0-3572 {}}} CYCLES {}}
set a(0-3572) {NAME if:conc#9 TYPE CONCATENATE PAR 0-3523 XREFS 46519 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-3571 {}}} SUCCS {{258 0 0-3576 {}}} CYCLES {}}
set a(0-3573) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-3523 XREFS 46520 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3568 {}}} SUCCS {{258 0 0-3575 {}}} CYCLES {}}
set a(0-3574) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-3523 XREFS 46521 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3568 {}}} SUCCS {{259 0 0-3575 {}}} CYCLES {}}
set a(0-3575) {NAME if:conc#10 TYPE CONCATENATE PAR 0-3523 XREFS 46522 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-3573 {}} {259 0 0-3574 {}}} SUCCS {{259 0 0-3576 {}}} CYCLES {}}
set a(0-3576) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3523 XREFS 46523 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-3572 {}} {259 0 0-3575 {}}} SUCCS {{259 0 0-3577 {}}} CYCLES {}}
set a(0-3577) {NAME if:slc#2 TYPE READSLICE PAR 0-3523 XREFS 46524 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-3576 {}}} SUCCS {{258 0 0-3580 {}}} CYCLES {}}
set a(0-3578) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-3523 XREFS 46525 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-3568 {}}} SUCCS {{259 0 0-3579 {}}} CYCLES {}}
set a(0-3579) {NAME if:conc#8 TYPE CONCATENATE PAR 0-3523 XREFS 46526 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-3578 {}}} SUCCS {{259 0 0-3580 {}}} CYCLES {}}
set a(0-3580) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3523 XREFS 46527 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-3577 {}} {259 0 0-3579 {}}} SUCCS {{259 0 0-3581 {}} {258 0 0-3584 {}}} CYCLES {}}
set a(0-3581) {NAME slc(exs.imod) TYPE READSLICE PAR 0-3523 XREFS 46528 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3580 {}}} SUCCS {{259 0 0-3582 {}}} CYCLES {}}
set a(0-3582) {NAME if:not TYPE NOT PAR 0-3523 XREFS 46529 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3581 {}}} SUCCS {{259 0 0-3583 {}}} CYCLES {}}
set a(0-3583) {NAME if:xor TYPE XOR PAR 0-3523 XREFS 46530 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.006199949690002515} PREDS {{259 0 0-3582 {}}} SUCCS {{259 0 0-3584 {}}} CYCLES {}}
set a(0-3584) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3523 XREFS 46531 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.16742966121533853} PREDS {{258 0 0-3580 {}} {259 0 0-3583 {}}} SUCCS {{259 0 0-3585 {}} {258 0 0-3586 {}} {258 0 0-3587 {}} {258 0 0-3588 {}}} CYCLES {}}
set a(0-3585) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-3523 XREFS 46532 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{259 0 0-3584 {}}} SUCCS {{258 0 0-3589 {}}} CYCLES {}}
set a(0-3586) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-3523 XREFS 46533 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3584 {}}} SUCCS {{258 0 0-3589 {}}} CYCLES {}}
set a(0-3587) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-3523 XREFS 46534 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3584 {}}} SUCCS {{258 0 0-3589 {}}} CYCLES {}}
set a(0-3588) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-3523 XREFS 46535 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3584 {}}} SUCCS {{259 0 0-3589 {}}} CYCLES {}}
set a(0-3589) {NAME or TYPE OR PAR 0-3523 XREFS 46536 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3587 {}} {258 0 0-3586 {}} {258 0 0-3585 {}} {259 0 0-3588 {}}} SUCCS {{258 0 0-3591 {}} {258 0 0-3594 {}}} CYCLES {}}
set a(0-3590) {NAME asn#202 TYPE ASSIGN PAR 0-3523 XREFS 46537 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-3957 {}}} SUCCS {{258 0 0-3592 {}} {256 0 0-3957 {}}} CYCLES {}}
set a(0-3591) {NAME exs TYPE SIGNEXTEND PAR 0-3523 XREFS 46538 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3589 {}}} SUCCS {{259 0 0-3592 {}}} CYCLES {}}
set a(0-3592) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46539 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-3590 {}} {259 0 0-3591 {}}} SUCCS {{258 0 0-3673 {}} {258 0 0-3674 {}}} CYCLES {}}
set a(0-3593) {NAME asn#203 TYPE ASSIGN PAR 0-3523 XREFS 46540 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{262 0 0-3958 {}}} SUCCS {{258 0 0-3595 {}} {256 0 0-3958 {}}} CYCLES {}}
set a(0-3594) {NAME exs#6 TYPE SIGNEXTEND PAR 0-3523 XREFS 46541 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.16742984162850794} PREDS {{258 0 0-3589 {}}} SUCCS {{259 0 0-3595 {}}} CYCLES {}}
set a(0-3595) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46542 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.2166500329590601} PREDS {{258 0 0-3593 {}} {259 0 0-3594 {}}} SUCCS {{258 0 0-3699 {}} {258 0 0-3700 {}}} CYCLES {}}
set a(0-3596) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46543 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3597 {}}} CYCLES {}}
set a(0-3597) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-3523 XREFS 46544 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3596 {}}} SUCCS {{259 0 0-3598 {}}} CYCLES {}}
set a(0-3598) {NAME asel TYPE SELECT PAR 0-3523 XREFS 46545 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3597 {}}} SUCCS {{146 0 0-3599 {}} {146 0 0-3600 {}} {146 0 0-3601 {}} {146 0 0-3602 {}} {146 0 0-3603 {}} {146 0 0-3604 {}} {146 0 0-3605 {}} {146 0 0-3606 {}} {146 0 0-3607 {}} {146 0 0-3608 {}} {146 0 0-3609 {}} {146 0 0-3610 {}} {146 0 0-3611 {}} {146 0 0-3612 {}} {146 0 0-3613 {}} {146 0 0-3614 {}} {146 0 0-3615 {}} {146 0 0-3616 {}} {146 0 0-3617 {}} {146 0 0-3618 {}} {146 0 0-3619 {}}} CYCLES {}}
set a(0-3599) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46546 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3600 {}}} CYCLES {}}
set a(0-3600) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3523 XREFS 46547 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3599 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3601) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46548 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3602 {}}} CYCLES {}}
set a(0-3602) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3523 XREFS 46549 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3601 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3603) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46550 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3604 {}}} CYCLES {}}
set a(0-3604) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-3523 XREFS 46551 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3603 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3605) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46552 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3606 {}}} CYCLES {}}
set a(0-3606) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-3523 XREFS 46553 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3605 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3607) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46554 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3608 {}}} CYCLES {}}
set a(0-3608) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-3523 XREFS 46555 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3607 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3609) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46556 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3610 {}}} CYCLES {}}
set a(0-3610) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3523 XREFS 46557 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3609 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3611) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46558 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3612 {}}} CYCLES {}}
set a(0-3612) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3523 XREFS 46559 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3611 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3613) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46560 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3614 {}}} CYCLES {}}
set a(0-3614) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-3523 XREFS 46561 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3613 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3615) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46562 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3616 {}}} CYCLES {}}
set a(0-3616) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-3523 XREFS 46563 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3615 {}}} SUCCS {{258 0 0-3619 {}}} CYCLES {}}
set a(0-3617) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46564 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}}} SUCCS {{259 0 0-3618 {}}} CYCLES {}}
set a(0-3618) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-3523 XREFS 46565 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {259 0 0-3617 {}}} SUCCS {{259 0 0-3619 {}}} CYCLES {}}
set a(0-3619) {NAME aif:nor TYPE NOR PAR 0-3523 XREFS 46566 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{146 0 0-3598 {}} {258 0 0-3616 {}} {258 0 0-3614 {}} {258 0 0-3612 {}} {258 0 0-3610 {}} {258 0 0-3608 {}} {258 0 0-3606 {}} {258 0 0-3604 {}} {258 0 0-3602 {}} {258 0 0-3600 {}} {259 0 0-3618 {}}} SUCCS {{258 0 0-3641 {}}} CYCLES {}}
set a(0-3620) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46567 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3621 {}}} CYCLES {}}
set a(0-3621) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-3523 XREFS 46568 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3620 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3622) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46569 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3623 {}}} CYCLES {}}
set a(0-3623) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-3523 XREFS 46570 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3622 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3624) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46571 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3625 {}}} CYCLES {}}
set a(0-3625) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-3523 XREFS 46572 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3624 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3626) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46573 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3627 {}}} CYCLES {}}
set a(0-3627) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-3523 XREFS 46574 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3626 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3628) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46575 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3629 {}}} CYCLES {}}
set a(0-3629) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-3523 XREFS 46576 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3628 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3630) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46577 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3631 {}}} CYCLES {}}
set a(0-3631) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-3523 XREFS 46578 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3630 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3632) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46579 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3633 {}}} CYCLES {}}
set a(0-3633) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-3523 XREFS 46580 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3632 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3634) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46581 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3635 {}}} CYCLES {}}
set a(0-3635) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-3523 XREFS 46582 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3634 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3636) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46583 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3637 {}}} CYCLES {}}
set a(0-3637) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-3523 XREFS 46584 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3636 {}}} SUCCS {{258 0 0-3640 {}}} CYCLES {}}
set a(0-3638) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46585 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {} SUCCS {{259 0 0-3639 {}}} CYCLES {}}
set a(0-3639) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-3523 XREFS 46586 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3638 {}}} SUCCS {{259 0 0-3640 {}}} CYCLES {}}
set a(0-3640) {NAME if#1:nor TYPE NOR PAR 0-3523 XREFS 46587 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3637 {}} {258 0 0-3635 {}} {258 0 0-3633 {}} {258 0 0-3631 {}} {258 0 0-3629 {}} {258 0 0-3627 {}} {258 0 0-3625 {}} {258 0 0-3623 {}} {258 0 0-3621 {}} {259 0 0-3639 {}}} SUCCS {{259 0 0-3641 {}}} CYCLES {}}
set a(0-3641) {NAME if#1:and TYPE AND PAR 0-3523 XREFS 46588 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3619 {}} {258 0 0-3539 {}} {259 0 0-3640 {}}} SUCCS {{258 0 0-3643 {}} {258 0 0-3647 {}} {258 0 0-3651 {}} {258 0 0-3655 {}}} CYCLES {}}
set a(0-3642) {NAME asn#204 TYPE ASSIGN PAR 0-3523 XREFS 46589 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3959 {}}} SUCCS {{258 0 0-3645 {}} {256 0 0-3959 {}}} CYCLES {}}
set a(0-3643) {NAME not#26 TYPE NOT PAR 0-3523 XREFS 46590 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3641 {}}} SUCCS {{259 0 0-3644 {}}} CYCLES {}}
set a(0-3644) {NAME exs#7 TYPE SIGNEXTEND PAR 0-3523 XREFS 46591 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3643 {}}} SUCCS {{259 0 0-3645 {}}} CYCLES {}}
set a(0-3645) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46592 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3642 {}} {259 0 0-3644 {}}} SUCCS {{258 0 0-3716 {}} {258 0 0-3717 {}} {258 0 0-3718 {}} {258 0 0-3719 {}} {258 0 0-3720 {}} {258 0 0-3721 {}} {258 0 0-3722 {}} {258 0 0-3723 {}} {258 0 0-3724 {}} {258 0 0-3725 {}} {258 0 0-3733 {}}} CYCLES {}}
set a(0-3646) {NAME asn#205 TYPE ASSIGN PAR 0-3523 XREFS 46593 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3960 {}}} SUCCS {{258 0 0-3649 {}} {256 0 0-3960 {}}} CYCLES {}}
set a(0-3647) {NAME not#27 TYPE NOT PAR 0-3523 XREFS 46594 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3641 {}}} SUCCS {{259 0 0-3648 {}}} CYCLES {}}
set a(0-3648) {NAME exs#8 TYPE SIGNEXTEND PAR 0-3523 XREFS 46595 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3647 {}}} SUCCS {{259 0 0-3649 {}}} CYCLES {}}
set a(0-3649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46596 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3646 {}} {259 0 0-3648 {}}} SUCCS {{258 0 0-3706 {}} {258 0 0-3707 {}} {258 0 0-3708 {}} {258 0 0-3709 {}} {258 0 0-3710 {}} {258 0 0-3711 {}} {258 0 0-3712 {}} {258 0 0-3713 {}} {258 0 0-3714 {}} {258 0 0-3715 {}} {258 0 0-3735 {}}} CYCLES {}}
set a(0-3650) {NAME asn#206 TYPE ASSIGN PAR 0-3523 XREFS 46597 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3961 {}}} SUCCS {{258 0 0-3653 {}} {256 0 0-3961 {}}} CYCLES {}}
set a(0-3651) {NAME not#28 TYPE NOT PAR 0-3523 XREFS 46598 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3641 {}}} SUCCS {{259 0 0-3652 {}}} CYCLES {}}
set a(0-3652) {NAME exs#9 TYPE SIGNEXTEND PAR 0-3523 XREFS 46599 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3651 {}}} SUCCS {{259 0 0-3653 {}}} CYCLES {}}
set a(0-3653) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46600 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3650 {}} {259 0 0-3652 {}}} SUCCS {{258 0 0-3751 {}} {258 0 0-3752 {}} {258 0 0-3753 {}} {258 0 0-3754 {}} {258 0 0-3755 {}} {258 0 0-3756 {}} {258 0 0-3757 {}} {258 0 0-3758 {}} {258 0 0-3759 {}} {258 0 0-3760 {}} {258 0 0-3768 {}}} CYCLES {}}
set a(0-3654) {NAME asn#207 TYPE ASSIGN PAR 0-3523 XREFS 46601 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{262 0 0-3962 {}}} SUCCS {{258 0 0-3657 {}} {256 0 0-3962 {}}} CYCLES {}}
set a(0-3655) {NAME not TYPE NOT PAR 0-3523 XREFS 46602 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{258 0 0-3641 {}}} SUCCS {{259 0 0-3656 {}}} CYCLES {}}
set a(0-3656) {NAME exs#10 TYPE SIGNEXTEND PAR 0-3523 XREFS 46603 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.5431753978412301} PREDS {{259 0 0-3655 {}}} SUCCS {{259 0 0-3657 {}}} CYCLES {}}
set a(0-3657) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3523 XREFS 46604 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.5923955891717823} PREDS {{258 0 0-3654 {}} {259 0 0-3656 {}}} SUCCS {{258 0 0-3741 {}} {258 0 0-3742 {}} {258 0 0-3743 {}} {258 0 0-3744 {}} {258 0 0-3745 {}} {258 0 0-3746 {}} {258 0 0-3747 {}} {258 0 0-3748 {}} {258 0 0-3749 {}} {258 0 0-3750 {}} {258 0 0-3770 {}}} CYCLES {}}
set a(0-3658) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46605 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.5634973968251302} PREDS {} SUCCS {{259 0 0-3659 {}}} CYCLES {}}
set a(0-3659) {NAME slc(vin)#3 TYPE READSLICE PAR 0-3523 XREFS 46606 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.5634973968251302} PREDS {{259 0 0-3658 {}}} SUCCS {{259 0 0-3660 {}}} CYCLES {}}
set a(0-3660) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-3523 XREFS 46607 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 1 0.7684492487470844} PREDS {{259 0 0-3659 {}}} SUCCS {{259 0 0-3661 {}}} CYCLES {}}
set a(0-3661) {NAME slc TYPE READSLICE PAR 0-3523 XREFS 46608 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{259 0 0-3660 {}}} SUCCS {{259 0 0-3662 {}} {258 0 0-3670 {}}} CYCLES {}}
set a(0-3662) {NAME asel#3 TYPE SELECT PAR 0-3523 XREFS 46609 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{259 0 0-3661 {}}} SUCCS {{146 0 0-3663 {}} {146 0 0-3664 {}} {146 0 0-3665 {}} {146 0 0-3666 {}} {146 0 0-3667 {}} {146 0 0-3668 {}} {146 0 0-3669 {}}} CYCLES {}}
set a(0-3663) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46610 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-3662 {}}} SUCCS {{259 0 0-3664 {}}} CYCLES {}}
set a(0-3664) {NAME slc(vin)#4 TYPE READSLICE PAR 0-3523 XREFS 46611 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-3662 {}} {259 0 0-3663 {}}} SUCCS {{259 0 0-3665 {}}} CYCLES {}}
set a(0-3665) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-3523 XREFS 46612 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-3662 {}} {259 0 0-3664 {}}} SUCCS {{259 0 0-3666 {}}} CYCLES {}}
set a(0-3666) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-3523 XREFS 46613 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.768449361577532} PREDS {{146 0 0-3662 {}} {259 0 0-3665 {}}} SUCCS {{259 0 0-3667 {}}} CYCLES {}}
set a(0-3667) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3523 XREFS 46614 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 1 0.9999997955950702} PREDS {{146 0 0-3662 {}} {259 0 0-3666 {}}} SUCCS {{259 0 0-3668 {}}} CYCLES {}}
set a(0-3668) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-3523 XREFS 46615 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3662 {}} {259 0 0-3667 {}}} SUCCS {{259 0 0-3669 {}}} CYCLES {}}
set a(0-3669) {NAME if#2:not#1 TYPE NOT PAR 0-3523 XREFS 46616 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3662 {}} {259 0 0-3668 {}}} SUCCS {{258 0 0-3671 {}}} CYCLES {}}
set a(0-3670) {NAME if#2:not TYPE NOT PAR 0-3523 XREFS 46617 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-3661 {}}} SUCCS {{259 0 0-3671 {}}} CYCLES {}}
set a(0-3671) {NAME if#2:and TYPE AND PAR 0-3523 XREFS 46618 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-3669 {}} {258 0 0-3538 {}} {259 0 0-3670 {}}} SUCCS {{259 0 0-3672 {}} {258 0 0-3674 {}}} CYCLES {}}
set a(0-3672) {NAME asel#7 TYPE SELECT PAR 0-3523 XREFS 46619 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-3671 {}}} SUCCS {{146 0 0-3673 {}}} CYCLES {}}
set a(0-3673) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3523 XREFS 46620 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-3672 {}} {258 0 0-3592 {}}} SUCCS {{259 0 0-3674 {}}} CYCLES {}}
set a(0-3674) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46621 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-3671 {}} {258 0 0-3592 {}} {258 0 0-3537 {}} {259 0 0-3673 {}}} SUCCS {{258 0 0-3701 {}} {258 0 0-3957 {}}} CYCLES {}}
set a(0-3675) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46622 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-3676 {}}} CYCLES {}}
set a(0-3676) {NAME slc(vin) TYPE READSLICE PAR 0-3523 XREFS 46623 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-3675 {}}} SUCCS {{259 0 0-3677 {}}} CYCLES {}}
set a(0-3677) {NAME aif#11:not#1 TYPE NOT PAR 0-3523 XREFS 46624 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-3676 {}}} SUCCS {{259 0 0-3678 {}}} CYCLES {}}
set a(0-3678) {NAME aif#11:conc TYPE CONCATENATE PAR 0-3523 XREFS 46625 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.53689879815506} PREDS {{259 0 0-3677 {}}} SUCCS {{259 0 0-3679 {}}} CYCLES {}}
set a(0-3679) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3523 XREFS 46626 LOC {1 0.0 1 0.33194683340265835 1 0.33194683340265835 1 0.5634972674201966 1 0.7684492321725983} PREDS {{259 0 0-3678 {}}} SUCCS {{259 0 0-3680 {}}} CYCLES {}}
set a(0-3680) {NAME aif#11:slc TYPE READSLICE PAR 0-3523 XREFS 46627 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-3679 {}}} SUCCS {{259 0 0-3681 {}} {258 0 0-3689 {}}} CYCLES {}}
set a(0-3681) {NAME asel#13 TYPE SELECT PAR 0-3523 XREFS 46628 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{259 0 0-3680 {}}} SUCCS {{146 0 0-3682 {}} {146 0 0-3683 {}} {146 0 0-3684 {}} {146 0 0-3685 {}} {146 0 0-3686 {}} {146 0 0-3687 {}} {146 0 0-3688 {}}} CYCLES {}}
set a(0-3682) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46629 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-3681 {}}} SUCCS {{259 0 0-3683 {}}} CYCLES {}}
set a(0-3683) {NAME slc(vin)#1 TYPE READSLICE PAR 0-3523 XREFS 46630 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-3681 {}} {259 0 0-3682 {}}} SUCCS {{259 0 0-3684 {}}} CYCLES {}}
set a(0-3684) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-3523 XREFS 46631 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-3681 {}} {259 0 0-3683 {}}} SUCCS {{259 0 0-3685 {}}} CYCLES {}}
set a(0-3685) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-3523 XREFS 46632 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.768449361577532} PREDS {{146 0 0-3681 {}} {259 0 0-3684 {}}} SUCCS {{259 0 0-3686 {}}} CYCLES {}}
set a(0-3686) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-3523 XREFS 46633 LOC {1 0.23155056342247185 1 0.5634973968251302 1 0.5634973968251302 1 0.7950478308426685 1 0.9999997955950702} PREDS {{146 0 0-3681 {}} {259 0 0-3685 {}}} SUCCS {{259 0 0-3687 {}}} CYCLES {}}
set a(0-3687) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-3523 XREFS 46634 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-3681 {}} {259 0 0-3686 {}}} SUCCS {{259 0 0-3688 {}}} CYCLES {}}
set a(0-3688) {NAME if#3:not#1 TYPE NOT PAR 0-3523 XREFS 46635 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-3681 {}} {259 0 0-3687 {}}} SUCCS {{258 0 0-3690 {}}} CYCLES {}}
set a(0-3689) {NAME if#3:not TYPE NOT PAR 0-3523 XREFS 46636 LOC {1 0.23155056342247185 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-3680 {}}} SUCCS {{259 0 0-3690 {}}} CYCLES {}}
set a(0-3690) {NAME if#3:and TYPE AND PAR 0-3523 XREFS 46637 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{258 0 0-3688 {}} {258 0 0-3536 {}} {259 0 0-3689 {}}} SUCCS {{259 0 0-3691 {}} {258 0 0-3697 {}}} CYCLES {}}
set a(0-3691) {NAME asel#17 TYPE SELECT PAR 0-3523 XREFS 46638 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{259 0 0-3690 {}}} SUCCS {{146 0 0-3692 {}} {146 0 0-3693 {}} {146 0 0-3694 {}} {146 0 0-3695 {}} {146 0 0-3696 {}}} CYCLES {}}
set a(0-3692) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46639 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-3691 {}}} SUCCS {{259 0 0-3693 {}}} CYCLES {}}
set a(0-3693) {NAME slc(vin)#2 TYPE READSLICE PAR 0-3523 XREFS 46640 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 2 0.01169819941509003} PREDS {{146 0 0-3691 {}} {259 0 0-3692 {}}} SUCCS {{259 0 0-3694 {}}} CYCLES {}}
set a(0-3694) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-3523 XREFS 46641 LOC {1 0.4631011268449437 1 0.7950479602476019 1 0.7950479602476019 1 0.9999998121695561 2 0.21665005133704424} PREDS {{146 0 0-3691 {}} {259 0 0-3693 {}}} SUCCS {{259 0 0-3695 {}}} CYCLES {}}
set a(0-3695) {NAME aif#17:slc TYPE READSLICE PAR 0-3523 XREFS 46642 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3691 {}} {259 0 0-3694 {}}} SUCCS {{259 0 0-3696 {}}} CYCLES {}}
set a(0-3696) {NAME if#3:not#2 TYPE NOT PAR 0-3523 XREFS 46643 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{146 0 0-3691 {}} {259 0 0-3695 {}}} SUCCS {{259 0 0-3697 {}}} CYCLES {}}
set a(0-3697) {NAME if#3:and#1 TYPE AND PAR 0-3523 XREFS 46644 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{258 0 0-3690 {}} {258 0 0-3535 {}} {259 0 0-3696 {}}} SUCCS {{259 0 0-3698 {}} {258 0 0-3700 {}}} CYCLES {}}
set a(0-3698) {NAME sel#3 TYPE SELECT PAR 0-3523 XREFS 46645 LOC {1 0.6680530915973455 1 0.9999999250000037 1 0.9999999250000037 2 0.2166501641674918} PREDS {{259 0 0-3697 {}}} SUCCS {{146 0 0-3699 {}}} CYCLES {}}
set a(0-3699) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3523 XREFS 46646 LOC {2 0.0 2 0.013945574302721284 2 0.013945574302721284 2 0.1751752858280573 2 0.3778798756928278} PREDS {{146 0 0-3698 {}} {258 0 0-3595 {}}} SUCCS {{259 0 0-3700 {}}} CYCLES {}}
set a(0-3700) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46647 LOC {2 0.16122989193850543 2 0.17517546624122668 2 0.17517546624122668 2 0.2443571502821425 2 0.447061740146913} PREDS {{258 0 0-3697 {}} {258 0 0-3595 {}} {258 0 0-3534 {}} {259 0 0-3699 {}}} SUCCS {{258 0 0-3736 {}} {258 0 0-3958 {}}} CYCLES {}}
set a(0-3701) {NAME not#2 TYPE NOT PAR 0-3523 XREFS 46648 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-3674 {}}} SUCCS {{259 0 0-3702 {}}} CYCLES {}}
set a(0-3702) {NAME conc TYPE CONCATENATE PAR 0-3523 XREFS 46649 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-3701 {}}} SUCCS {{259 0 0-3703 {}}} CYCLES {}}
set a(0-3703) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3523 XREFS 46650 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-3702 {}}} SUCCS {{259 0 0-3704 {}}} CYCLES {}}
set a(0-3704) {NAME slc#2 TYPE READSLICE PAR 0-3523 XREFS 46651 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3703 {}}} SUCCS {{259 0 0-3705 {}} {258 0 0-3732 {}} {258 0 0-3734 {}}} CYCLES {}}
set a(0-3705) {NAME sel#4 TYPE SELECT PAR 0-3523 XREFS 46652 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3704 {}}} SUCCS {{146 0 0-3706 {}} {146 0 0-3707 {}} {146 0 0-3708 {}} {146 0 0-3709 {}} {146 0 0-3710 {}} {146 0 0-3711 {}} {146 0 0-3712 {}} {146 0 0-3713 {}} {146 0 0-3714 {}} {146 0 0-3715 {}} {146 0 0-3716 {}} {146 0 0-3717 {}} {146 0 0-3718 {}} {146 0 0-3719 {}} {146 0 0-3720 {}} {146 0 0-3721 {}} {146 0 0-3722 {}} {146 0 0-3723 {}} {146 0 0-3724 {}} {146 0 0-3725 {}} {130 0 0-3726 {}} {130 0 0-3727 {}}} CYCLES {}}
set a(0-3706) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-3523 XREFS 46653 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3707) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-3523 XREFS 46654 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3708) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-3523 XREFS 46655 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3709) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-3523 XREFS 46656 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3710) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-3523 XREFS 46657 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3711) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-3523 XREFS 46658 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3712) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-3523 XREFS 46659 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3713) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-3523 XREFS 46660 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3714) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-3523 XREFS 46661 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3715) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-3523 XREFS 46662 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3716) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3523 XREFS 46663 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3717) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3523 XREFS 46664 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3718) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3523 XREFS 46665 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3719) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3523 XREFS 46666 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3720) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3523 XREFS 46667 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3721) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3523 XREFS 46668 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3722) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3523 XREFS 46669 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3723) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3523 XREFS 46670 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3724) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3523 XREFS 46671 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3726 {}}} CYCLES {}}
set a(0-3725) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3523 XREFS 46672 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3705 {}} {258 0 0-3645 {}}} SUCCS {{259 0 0-3726 {}}} CYCLES {}}
set a(0-3726) {NAME if#4:if:nor TYPE NOR PAR 0-3523 XREFS 46673 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3705 {}} {258 0 0-3724 {}} {258 0 0-3723 {}} {258 0 0-3722 {}} {258 0 0-3721 {}} {258 0 0-3720 {}} {258 0 0-3719 {}} {258 0 0-3718 {}} {258 0 0-3717 {}} {258 0 0-3716 {}} {258 0 0-3715 {}} {258 0 0-3714 {}} {258 0 0-3713 {}} {258 0 0-3712 {}} {258 0 0-3711 {}} {258 0 0-3710 {}} {258 0 0-3709 {}} {258 0 0-3708 {}} {258 0 0-3707 {}} {258 0 0-3706 {}} {259 0 0-3725 {}}} SUCCS {{259 0 0-3727 {}} {258 0 0-3732 {}} {258 0 0-3734 {}}} CYCLES {}}
set a(0-3727) {NAME if#4:sel TYPE SELECT PAR 0-3523 XREFS 46674 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3705 {}} {259 0 0-3726 {}}} SUCCS {{146 0 0-3728 {}} {146 0 0-3729 {}} {146 0 0-3730 {}} {146 0 0-3731 {}}} CYCLES {}}
set a(0-3728) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46675 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3727 {}}} SUCCS {{259 0 0-3729 {}}} CYCLES {}}
set a(0-3729) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3523 XREFS 46676 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3727 {}} {259 0 0-3728 {}}} SUCCS {{258 0 0-3733 {}}} CYCLES {}}
set a(0-3730) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46677 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3727 {}}} SUCCS {{259 0 0-3731 {}}} CYCLES {}}
set a(0-3731) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3523 XREFS 46678 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3727 {}} {259 0 0-3730 {}}} SUCCS {{258 0 0-3735 {}}} CYCLES {}}
set a(0-3732) {NAME and#6 TYPE AND PAR 0-3523 XREFS 46679 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-3704 {}} {258 0 0-3726 {}}} SUCCS {{259 0 0-3733 {}}} CYCLES {}}
set a(0-3733) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46680 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-3645 {}} {258 0 0-3729 {}} {258 0 0-3533 {}} {259 0 0-3732 {}}} SUCCS {{258 0 0-3771 {}} {258 0 0-3772 {}} {258 0 0-3773 {}} {258 0 0-3774 {}} {258 0 0-3775 {}} {258 0 0-3776 {}} {258 0 0-3777 {}} {258 0 0-3778 {}} {258 0 0-3779 {}} {258 0 0-3780 {}} {258 0 0-3803 {}} {258 0 0-3805 {}} {258 0 0-3820 {}} {258 0 0-3959 {}}} CYCLES {}}
set a(0-3734) {NAME and#7 TYPE AND PAR 0-3523 XREFS 46681 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-3704 {}} {258 0 0-3726 {}}} SUCCS {{259 0 0-3735 {}}} CYCLES {}}
set a(0-3735) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46682 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-3649 {}} {258 0 0-3731 {}} {258 0 0-3532 {}} {259 0 0-3734 {}}} SUCCS {{258 0 0-3823 {}} {258 0 0-3960 {}}} CYCLES {}}
set a(0-3736) {NAME not#3 TYPE NOT PAR 0-3523 XREFS 46683 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{258 0 0-3700 {}}} SUCCS {{259 0 0-3737 {}}} CYCLES {}}
set a(0-3737) {NAME conc#1 TYPE CONCATENATE PAR 0-3523 XREFS 46684 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.4470618526469074} PREDS {{259 0 0-3736 {}}} SUCCS {{259 0 0-3738 {}}} CYCLES {}}
set a(0-3738) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3523 XREFS 46685 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 2 0.38969100900625775 2 0.5923955988710283} PREDS {{259 0 0-3737 {}}} SUCCS {{259 0 0-3739 {}}} CYCLES {}}
set a(0-3739) {NAME slc#3 TYPE READSLICE PAR 0-3523 XREFS 46686 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3738 {}}} SUCCS {{259 0 0-3740 {}} {258 0 0-3767 {}} {258 0 0-3769 {}}} CYCLES {}}
set a(0-3740) {NAME sel#6 TYPE SELECT PAR 0-3523 XREFS 46687 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-3739 {}}} SUCCS {{146 0 0-3741 {}} {146 0 0-3742 {}} {146 0 0-3743 {}} {146 0 0-3744 {}} {146 0 0-3745 {}} {146 0 0-3746 {}} {146 0 0-3747 {}} {146 0 0-3748 {}} {146 0 0-3749 {}} {146 0 0-3750 {}} {146 0 0-3751 {}} {146 0 0-3752 {}} {146 0 0-3753 {}} {146 0 0-3754 {}} {146 0 0-3755 {}} {146 0 0-3756 {}} {146 0 0-3757 {}} {146 0 0-3758 {}} {146 0 0-3759 {}} {146 0 0-3760 {}} {130 0 0-3761 {}} {130 0 0-3762 {}}} CYCLES {}}
set a(0-3741) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-3523 XREFS 46688 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3742) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-3523 XREFS 46689 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3743) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-3523 XREFS 46690 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3744) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-3523 XREFS 46691 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3745) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-3523 XREFS 46692 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3746) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-3523 XREFS 46693 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3747) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-3523 XREFS 46694 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3748) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-3523 XREFS 46695 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3749) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-3523 XREFS 46696 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3750) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-3523 XREFS 46697 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3657 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3751) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3523 XREFS 46698 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3752) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3523 XREFS 46699 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3753) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3523 XREFS 46700 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3754) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3523 XREFS 46701 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3755) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3523 XREFS 46702 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3756) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3523 XREFS 46703 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3757) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3523 XREFS 46704 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3758) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3523 XREFS 46705 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3759) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3523 XREFS 46706 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{258 0 0-3761 {}}} CYCLES {}}
set a(0-3760) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3523 XREFS 46707 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3740 {}} {258 0 0-3653 {}}} SUCCS {{259 0 0-3761 {}}} CYCLES {}}
set a(0-3761) {NAME if#6:if:nor TYPE NOR PAR 0-3523 XREFS 46708 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3740 {}} {258 0 0-3759 {}} {258 0 0-3758 {}} {258 0 0-3757 {}} {258 0 0-3756 {}} {258 0 0-3755 {}} {258 0 0-3754 {}} {258 0 0-3753 {}} {258 0 0-3752 {}} {258 0 0-3751 {}} {258 0 0-3750 {}} {258 0 0-3749 {}} {258 0 0-3748 {}} {258 0 0-3747 {}} {258 0 0-3746 {}} {258 0 0-3745 {}} {258 0 0-3744 {}} {258 0 0-3743 {}} {258 0 0-3742 {}} {258 0 0-3741 {}} {259 0 0-3760 {}}} SUCCS {{259 0 0-3762 {}} {258 0 0-3767 {}} {258 0 0-3769 {}}} CYCLES {}}
set a(0-3762) {NAME if#6:sel TYPE SELECT PAR 0-3523 XREFS 46709 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-3740 {}} {259 0 0-3761 {}}} SUCCS {{146 0 0-3763 {}} {146 0 0-3764 {}} {146 0 0-3765 {}} {146 0 0-3766 {}}} CYCLES {}}
set a(0-3763) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46710 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3762 {}}} SUCCS {{259 0 0-3764 {}}} CYCLES {}}
set a(0-3764) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3523 XREFS 46711 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-3762 {}} {259 0 0-3763 {}}} SUCCS {{258 0 0-3768 {}}} CYCLES {}}
set a(0-3765) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46712 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3762 {}}} SUCCS {{259 0 0-3766 {}}} CYCLES {}}
set a(0-3766) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3523 XREFS 46713 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.4739936013003199} PREDS {{146 0 0-3762 {}} {259 0 0-3765 {}}} SUCCS {{258 0 0-3770 {}}} CYCLES {}}
set a(0-3767) {NAME and#8 TYPE AND PAR 0-3523 XREFS 46714 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-3739 {}} {258 0 0-3761 {}}} SUCCS {{259 0 0-3768 {}}} CYCLES {}}
set a(0-3768) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46715 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-3653 {}} {258 0 0-3764 {}} {258 0 0-3531 {}} {259 0 0-3767 {}}} SUCCS {{258 0 0-3831 {}} {258 0 0-3832 {}} {258 0 0-3833 {}} {258 0 0-3834 {}} {258 0 0-3835 {}} {258 0 0-3836 {}} {258 0 0-3837 {}} {258 0 0-3838 {}} {258 0 0-3839 {}} {258 0 0-3840 {}} {258 0 0-3863 {}} {258 0 0-3865 {}} {258 0 0-3880 {}} {258 0 0-3961 {}}} CYCLES {}}
set a(0-3769) {NAME and#9 TYPE AND PAR 0-3523 XREFS 46716 LOC {2 0.3757455562127222 2 0.38969113051544346 2 0.38969113051544346 3 0.4739936013003199} PREDS {{258 0 0-3739 {}} {258 0 0-3761 {}}} SUCCS {{259 0 0-3770 {}}} CYCLES {}}
set a(0-3770) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46717 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.5431752853412357} PREDS {{258 0 0-3657 {}} {258 0 0-3766 {}} {258 0 0-3530 {}} {259 0 0-3769 {}}} SUCCS {{258 0 0-3883 {}} {258 0 0-3962 {}}} CYCLES {}}
set a(0-3771) {NAME red_xy:slc(red_xy(0)) TYPE READSLICE PAR 0-3523 XREFS 46718 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3772) {NAME red_xy:slc(red_xy(0))#1 TYPE READSLICE PAR 0-3523 XREFS 46719 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3773) {NAME red_xy:slc(red_xy(0))#2 TYPE READSLICE PAR 0-3523 XREFS 46720 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3774) {NAME red_xy:slc(red_xy(0))#3 TYPE READSLICE PAR 0-3523 XREFS 46721 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3775) {NAME red_xy:slc(red_xy(0))#4 TYPE READSLICE PAR 0-3523 XREFS 46722 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3776) {NAME red_xy:slc(red_xy(0))#5 TYPE READSLICE PAR 0-3523 XREFS 46723 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3777) {NAME red_xy:slc(red_xy(0))#6 TYPE READSLICE PAR 0-3523 XREFS 46724 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3778) {NAME red_xy:slc(red_xy(0))#7 TYPE READSLICE PAR 0-3523 XREFS 46725 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3779) {NAME red_xy:slc(red_xy(0))#8 TYPE READSLICE PAR 0-3523 XREFS 46726 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3781 {}}} CYCLES {}}
set a(0-3780) {NAME red_xy:slc(red_xy(0))#9 TYPE READSLICE PAR 0-3523 XREFS 46727 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3733 {}}} SUCCS {{259 0 0-3781 {}}} CYCLES {}}
set a(0-3781) {NAME if#8:nor#1 TYPE NOR PAR 0-3523 XREFS 46728 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3779 {}} {258 0 0-3778 {}} {258 0 0-3777 {}} {258 0 0-3776 {}} {258 0 0-3775 {}} {258 0 0-3774 {}} {258 0 0-3773 {}} {258 0 0-3772 {}} {258 0 0-3771 {}} {259 0 0-3780 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3782) {NAME if#8:asn TYPE ASSIGN PAR 0-3523 XREFS 46729 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3783 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3783) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-3523 XREFS 46730 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3782 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3784) {NAME if#8:asn#1 TYPE ASSIGN PAR 0-3523 XREFS 46731 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3785 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3785) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-3523 XREFS 46732 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3784 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3786) {NAME if#8:asn#2 TYPE ASSIGN PAR 0-3523 XREFS 46733 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3787 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3787) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-3523 XREFS 46734 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3786 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3788) {NAME if#8:asn#3 TYPE ASSIGN PAR 0-3523 XREFS 46735 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3789 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3789) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-3523 XREFS 46736 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3788 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3790) {NAME if#8:asn#4 TYPE ASSIGN PAR 0-3523 XREFS 46737 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3791 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3791) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-3523 XREFS 46738 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3790 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3792) {NAME if#8:asn#5 TYPE ASSIGN PAR 0-3523 XREFS 46739 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3793 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3793) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-3523 XREFS 46740 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3792 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3794) {NAME if#8:asn#6 TYPE ASSIGN PAR 0-3523 XREFS 46741 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3795 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3795) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-3523 XREFS 46742 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3794 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3796) {NAME if#8:asn#7 TYPE ASSIGN PAR 0-3523 XREFS 46743 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3797 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3797) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-3523 XREFS 46744 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3796 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3798) {NAME if#8:asn#8 TYPE ASSIGN PAR 0-3523 XREFS 46745 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3799 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3799) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-3523 XREFS 46746 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3798 {}}} SUCCS {{258 0 0-3802 {}}} CYCLES {}}
set a(0-3800) {NAME if#8:asn#9 TYPE ASSIGN PAR 0-3523 XREFS 46747 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3801 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3801) {NAME if#8:slc(red_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-3523 XREFS 46748 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3800 {}}} SUCCS {{259 0 0-3802 {}}} CYCLES {}}
set a(0-3802) {NAME if#8:nor TYPE NOR PAR 0-3523 XREFS 46749 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3799 {}} {258 0 0-3797 {}} {258 0 0-3795 {}} {258 0 0-3793 {}} {258 0 0-3791 {}} {258 0 0-3789 {}} {258 0 0-3787 {}} {258 0 0-3785 {}} {258 0 0-3783 {}} {258 0 0-3781 {}} {259 0 0-3801 {}}} SUCCS {{258 0 0-3805 {}} {258 0 0-3819 {}} {258 0 0-3822 {}}} CYCLES {}}
set a(0-3803) {NAME deltax_red:conc TYPE CONCATENATE PAR 0-3523 XREFS 46750 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-3733 {}}} SUCCS {{258 0 0-3808 {}}} CYCLES {}}
set a(0-3804) {NAME asn#217 TYPE ASSIGN PAR 0-3523 XREFS 46751 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3963 {}}} SUCCS {{259 0 0-3805 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3805) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#13 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46752 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-3802 {}} {258 0 0-3733 {}} {259 0 0-3804 {}}} SUCCS {{259 0 0-3806 {}}} CYCLES {}}
set a(0-3806) {NAME deltax_red:not TYPE NOT PAR 0-3523 XREFS 46753 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3805 {}}} SUCCS {{259 0 0-3807 {}}} CYCLES {}}
set a(0-3807) {NAME deltax_red:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46754 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3806 {}}} SUCCS {{259 0 0-3808 {}}} CYCLES {}}
set a(0-3808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46755 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-3803 {}} {259 0 0-3807 {}}} SUCCS {{259 0 0-3809 {}}} CYCLES {}}
set a(0-3809) {NAME deltax_red:slc TYPE READSLICE PAR 0-3523 XREFS 46756 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3808 {}}} SUCCS {{259 0 0-3810 {}} {258 0 0-3814 {}}} CYCLES {}}
set a(0-3810) {NAME if#9:slc(deltax_red:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46757 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3809 {}}} SUCCS {{259 0 0-3811 {}}} CYCLES {}}
set a(0-3811) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#9:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-3523 XREFS 46758 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-3810 {}}} SUCCS {{259 0 0-3812 {}}} CYCLES {}}
set a(0-3812) {NAME slc#4 TYPE READSLICE PAR 0-3523 XREFS 46759 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3811 {}}} SUCCS {{259 0 0-3813 {}} {258 0 0-3817 {}}} CYCLES {}}
set a(0-3813) {NAME asel#27 TYPE SELECT PAR 0-3523 XREFS 46760 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3812 {}}} SUCCS {{146 0 0-3814 {}} {146 0 0-3815 {}} {146 0 0-3816 {}}} CYCLES {}}
set a(0-3814) {NAME deltax_red:not#1 TYPE NOT PAR 0-3523 XREFS 46761 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-3813 {}} {258 0 0-3809 {}}} SUCCS {{259 0 0-3815 {}}} CYCLES {}}
set a(0-3815) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#27:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-3523 XREFS 46762 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-3813 {}} {259 0 0-3814 {}}} SUCCS {{259 0 0-3816 {}}} CYCLES {}}
set a(0-3816) {NAME aif#27:slc TYPE READSLICE PAR 0-3523 XREFS 46763 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-3813 {}} {259 0 0-3815 {}}} SUCCS {{259 0 0-3817 {}}} CYCLES {}}
set a(0-3817) {NAME if#9:and TYPE AND PAR 0-3523 XREFS 46764 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3812 {}} {258 0 0-3529 {}} {259 0 0-3816 {}}} SUCCS {{258 0 0-3819 {}} {258 0 0-3822 {}}} CYCLES {}}
set a(0-3818) {NAME asn#218 TYPE ASSIGN PAR 0-3523 XREFS 46765 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-3963 {}}} SUCCS {{258 0 0-3820 {}} {256 0 0-3963 {}}} CYCLES {}}
set a(0-3819) {NAME or#3 TYPE OR PAR 0-3523 XREFS 46766 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3817 {}} {258 0 0-3802 {}}} SUCCS {{259 0 0-3820 {}}} CYCLES {}}
set a(0-3820) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#15 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46767 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-3818 {}} {258 0 0-3733 {}} {259 0 0-3819 {}}} SUCCS {{258 0 0-3827 {}} {258 0 0-3963 {}}} CYCLES {}}
set a(0-3821) {NAME asn#219 TYPE ASSIGN PAR 0-3523 XREFS 46768 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-3964 {}}} SUCCS {{258 0 0-3823 {}} {256 0 0-3964 {}}} CYCLES {}}
set a(0-3822) {NAME or#4 TYPE OR PAR 0-3523 XREFS 46769 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-3817 {}} {258 0 0-3802 {}}} SUCCS {{259 0 0-3823 {}}} CYCLES {}}
set a(0-3823) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#16 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46770 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-3821 {}} {258 0 0-3735 {}} {259 0 0-3822 {}}} SUCCS {{258 0 0-3906 {}} {258 0 0-3964 {}}} CYCLES {}}
set a(0-3824) {NAME asn#220 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46771 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3825 {}}} CYCLES {}}
set a(0-3825) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3523 XREFS 46772 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3824 {}}} SUCCS {{259 0 0-3826 {}}} CYCLES {}}
set a(0-3826) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-3523 XREFS 46773 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3825 {}}} SUCCS {{258 0 0-3829 {}}} CYCLES {}}
set a(0-3827) {NAME deltax_square_red:not TYPE NOT PAR 0-3523 XREFS 46774 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-3820 {}}} SUCCS {{259 0 0-3828 {}}} CYCLES {}}
set a(0-3828) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46775 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3827 {}}} SUCCS {{259 0 0-3829 {}}} CYCLES {}}
set a(0-3829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46776 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-3826 {}} {259 0 0-3828 {}}} SUCCS {{259 0 0-3830 {}}} CYCLES {}}
set a(0-3830) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-3523 XREFS 46777 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3829 {}}} SUCCS {{258 0 0-3891 {}} {258 0 0-3893 {}} {258 0 0-3899 {}}} CYCLES {}}
set a(0-3831) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-3523 XREFS 46778 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3832) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-3523 XREFS 46779 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3833) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-3523 XREFS 46780 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3834) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-3523 XREFS 46781 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3835) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-3523 XREFS 46782 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3836) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-3523 XREFS 46783 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3837) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-3523 XREFS 46784 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3838) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-3523 XREFS 46785 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3839) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-3523 XREFS 46786 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3841 {}}} CYCLES {}}
set a(0-3840) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-3523 XREFS 46787 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3768 {}}} SUCCS {{259 0 0-3841 {}}} CYCLES {}}
set a(0-3841) {NAME if#10:nor#1 TYPE NOR PAR 0-3523 XREFS 46788 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3839 {}} {258 0 0-3838 {}} {258 0 0-3837 {}} {258 0 0-3836 {}} {258 0 0-3835 {}} {258 0 0-3834 {}} {258 0 0-3833 {}} {258 0 0-3832 {}} {258 0 0-3831 {}} {259 0 0-3840 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3842) {NAME if#10:asn TYPE ASSIGN PAR 0-3523 XREFS 46789 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3843 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3843) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-3523 XREFS 46790 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3842 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3844) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-3523 XREFS 46791 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3845 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3845) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-3523 XREFS 46792 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3844 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3846) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-3523 XREFS 46793 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3847 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3847) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-3523 XREFS 46794 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3846 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3848) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-3523 XREFS 46795 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3849 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3849) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-3523 XREFS 46796 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3848 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3850) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-3523 XREFS 46797 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3851 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3851) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-3523 XREFS 46798 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3850 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3852) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-3523 XREFS 46799 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3853 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3853) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-3523 XREFS 46800 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3852 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3854) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-3523 XREFS 46801 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3855 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3855) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-3523 XREFS 46802 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3854 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3856) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-3523 XREFS 46803 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3857 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3857) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-3523 XREFS 46804 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3856 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3858) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-3523 XREFS 46805 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3859 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3859) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-3523 XREFS 46806 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3858 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3860) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-3523 XREFS 46807 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3861 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3861) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-3523 XREFS 46808 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{259 0 0-3860 {}}} SUCCS {{259 0 0-3862 {}}} CYCLES {}}
set a(0-3862) {NAME if#10:nor TYPE NOR PAR 0-3523 XREFS 46809 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-3859 {}} {258 0 0-3857 {}} {258 0 0-3855 {}} {258 0 0-3853 {}} {258 0 0-3851 {}} {258 0 0-3849 {}} {258 0 0-3847 {}} {258 0 0-3845 {}} {258 0 0-3843 {}} {258 0 0-3841 {}} {259 0 0-3861 {}}} SUCCS {{258 0 0-3865 {}} {258 0 0-3879 {}} {258 0 0-3882 {}}} CYCLES {}}
set a(0-3863) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-3523 XREFS 46810 LOC {2 0.4449273527536324 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-3768 {}}} SUCCS {{258 0 0-3868 {}}} CYCLES {}}
set a(0-3864) {NAME asn#221 TYPE ASSIGN PAR 0-3523 XREFS 46811 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-3965 {}}} SUCCS {{259 0 0-3865 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3865) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#17 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46812 LOC {2 0.4449273527536324 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-3862 {}} {258 0 0-3768 {}} {259 0 0-3864 {}}} SUCCS {{259 0 0-3866 {}}} CYCLES {}}
set a(0-3866) {NAME deltax_blue:not TYPE NOT PAR 0-3523 XREFS 46813 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3865 {}}} SUCCS {{259 0 0-3867 {}}} CYCLES {}}
set a(0-3867) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46814 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-3866 {}}} SUCCS {{259 0 0-3868 {}}} CYCLES {}}
set a(0-3868) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46815 LOC {2 0.5141091492945425 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-3863 {}} {259 0 0-3867 {}}} SUCCS {{259 0 0-3869 {}}} CYCLES {}}
set a(0-3869) {NAME deltax_blue:slc TYPE READSLICE PAR 0-3523 XREFS 46816 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3868 {}}} SUCCS {{259 0 0-3870 {}} {258 0 0-3874 {}}} CYCLES {}}
set a(0-3870) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46817 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 3 0.16183911690804417} PREDS {{259 0 0-3869 {}}} SUCCS {{259 0 0-3871 {}}} CYCLES {}}
set a(0-3871) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 2 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-3523 XREFS 46818 LOC {2 0.783349760832512 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.36454356891785167} PREDS {{259 0 0-3870 {}}} SUCCS {{259 0 0-3872 {}}} CYCLES {}}
set a(0-3872) {NAME slc#5 TYPE READSLICE PAR 0-3523 XREFS 46819 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3871 {}}} SUCCS {{259 0 0-3873 {}} {258 0 0-3877 {}}} CYCLES {}}
set a(0-3873) {NAME asel#31 TYPE SELECT PAR 0-3523 XREFS 46820 LOC {2 0.9860543506972825 2 0.9999999250000037 2 0.9999999250000037 3 0.36454370677281467} PREDS {{259 0 0-3872 {}}} SUCCS {{146 0 0-3874 {}} {146 0 0-3875 {}} {146 0 0-3876 {}}} CYCLES {}}
set a(0-3874) {NAME deltax_blue:not#1 TYPE NOT PAR 0-3523 XREFS 46821 LOC {2 0.9860543506972825 3 0.16183911690804417 3 0.16183911690804417 3 0.36454370677281467} PREDS {{146 0 0-3873 {}} {258 0 0-3869 {}}} SUCCS {{259 0 0-3875 {}}} CYCLES {}}
set a(0-3875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 2 NAME aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-3523 XREFS 46822 LOC {3 0.0 3 0.16183911690804417 3 0.16183911690804417 3 0.38969098924733325 3 0.5923955791121038} PREDS {{146 0 0-3873 {}} {259 0 0-3874 {}}} SUCCS {{259 0 0-3876 {}}} CYCLES {}}
set a(0-3876) {NAME aif#31:slc TYPE READSLICE PAR 0-3523 XREFS 46823 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{146 0 0-3873 {}} {259 0 0-3875 {}}} SUCCS {{259 0 0-3877 {}}} CYCLES {}}
set a(0-3877) {NAME if#11:and TYPE AND PAR 0-3523 XREFS 46824 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3872 {}} {258 0 0-3528 {}} {259 0 0-3876 {}}} SUCCS {{258 0 0-3879 {}} {258 0 0-3882 {}}} CYCLES {}}
set a(0-3878) {NAME asn#222 TYPE ASSIGN PAR 0-3523 XREFS 46825 LOC {2 0.2970338101483095 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{262 0 0-3965 {}}} SUCCS {{258 0 0-3880 {}} {256 0 0-3965 {}}} CYCLES {}}
set a(0-3879) {NAME or#5 TYPE OR PAR 0-3523 XREFS 46826 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{258 0 0-3877 {}} {258 0 0-3862 {}}} SUCCS {{259 0 0-3880 {}}} CYCLES {}}
set a(0-3880) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46827 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 3 0.45887281455635925 3 0.6615774044211298} PREDS {{258 0 0-3878 {}} {258 0 0-3768 {}} {259 0 0-3879 {}}} SUCCS {{258 0 0-3887 {}} {258 0 0-3965 {}}} CYCLES {}}
set a(0-3881) {NAME asn#223 TYPE ASSIGN PAR 0-3523 XREFS 46828 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.40364405481779725} PREDS {{262 0 0-3966 {}}} SUCCS {{258 0 0-3883 {}} {256 0 0-3966 {}}} CYCLES {}}
set a(0-3882) {NAME or#6 TYPE OR PAR 0-3523 XREFS 46829 LOC {3 0.22785201360739932 3 0.38969113051544346 3 0.38969113051544346 4 0.40364405481779725} PREDS {{258 0 0-3877 {}} {258 0 0-3862 {}}} SUCCS {{259 0 0-3883 {}}} CYCLES {}}
set a(0-3883) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 10 NAME mux#20 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3523 XREFS 46830 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.47282573885871304} PREDS {{258 0 0-3881 {}} {258 0 0-3770 {}} {259 0 0-3882 {}}} SUCCS {{258 0 0-3933 {}} {258 0 0-3966 {}}} CYCLES {}}
set a(0-3884) {NAME asn#224 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46831 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {} SUCCS {{259 0 0-3885 {}}} CYCLES {}}
set a(0-3885) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-3523 XREFS 46832 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3884 {}}} SUCCS {{259 0 0-3886 {}}} CYCLES {}}
set a(0-3886) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-3523 XREFS 46833 LOC {1 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3885 {}}} SUCCS {{258 0 0-3889 {}}} CYCLES {}}
set a(0-3887) {NAME deltax_square_blue:not TYPE NOT PAR 0-3523 XREFS 46834 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{258 0 0-3880 {}}} SUCCS {{259 0 0-3888 {}}} CYCLES {}}
set a(0-3888) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46835 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.7307593134620344} PREDS {{259 0 0-3887 {}}} SUCCS {{259 0 0-3889 {}}} CYCLES {}}
set a(0-3889) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46836 LOC {3 0.2970338101483095 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.999999794937716} PREDS {{258 0 0-3886 {}} {259 0 0-3888 {}}} SUCCS {{259 0 0-3890 {}}} CYCLES {}}
set a(0-3890) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-3523 XREFS 46837 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3889 {}}} SUCCS {{258 0 0-3918 {}} {258 0 0-3920 {}} {258 0 0-3926 {}}} CYCLES {}}
set a(0-3891) {NAME slc#8 TYPE READSLICE PAR 0-3523 XREFS 46838 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-3830 {}}} SUCCS {{259 0 0-3892 {}}} CYCLES {}}
set a(0-3892) {NAME asel#33 TYPE SELECT PAR 0-3523 XREFS 46839 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3891 {}}} SUCCS {{146 0 0-3893 {}} {146 0 0-3894 {}} {146 0 0-3895 {}} {146 0 0-3896 {}} {146 0 0-3897 {}} {146 0 0-3898 {}}} CYCLES {}}
set a(0-3893) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46840 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3892 {}} {258 0 0-3830 {}}} SUCCS {{259 0 0-3894 {}}} CYCLES {}}
set a(0-3894) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-3523 XREFS 46841 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3892 {}} {259 0 0-3893 {}}} SUCCS {{259 0 0-3895 {}}} CYCLES {}}
set a(0-3895) {NAME if#12:conc TYPE CONCATENATE PAR 0-3523 XREFS 46842 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3892 {}} {259 0 0-3894 {}}} SUCCS {{259 0 0-3896 {}}} CYCLES {}}
set a(0-3896) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#33:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3523 XREFS 46843 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-3892 {}} {259 0 0-3895 {}}} SUCCS {{259 0 0-3897 {}}} CYCLES {}}
set a(0-3897) {NAME aif#33:slc TYPE READSLICE PAR 0-3523 XREFS 46844 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3892 {}} {259 0 0-3896 {}}} SUCCS {{259 0 0-3898 {}}} CYCLES {}}
set a(0-3898) {NAME if#12:not TYPE NOT PAR 0-3523 XREFS 46845 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3892 {}} {259 0 0-3897 {}}} SUCCS {{258 0 0-3901 {}}} CYCLES {}}
set a(0-3899) {NAME slc#6 TYPE READSLICE PAR 0-3523 XREFS 46846 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-3830 {}}} SUCCS {{259 0 0-3900 {}}} CYCLES {}}
set a(0-3900) {NAME if#12:not#2 TYPE NOT PAR 0-3523 XREFS 46847 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3899 {}}} SUCCS {{259 0 0-3901 {}}} CYCLES {}}
set a(0-3901) {NAME if#12:and TYPE AND PAR 0-3523 XREFS 46848 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3898 {}} {258 0 0-3527 {}} {259 0 0-3900 {}}} SUCCS {{259 0 0-3902 {}} {258 0 0-3952 {}}} CYCLES {}}
set a(0-3902) {NAME asel#35 TYPE SELECT PAR 0-3523 XREFS 46849 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3901 {}}} SUCCS {{146 0 0-3903 {}} {146 0 0-3904 {}} {146 0 0-3905 {}} {146 0 0-3906 {}} {146 0 0-3907 {}} {146 0 0-3908 {}} {130 0 0-3909 {}} {146 0 0-3910 {}} {130 0 0-3911 {}}} CYCLES {}}
set a(0-3903) {NAME asn#225 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46850 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3902 {}}} SUCCS {{259 0 0-3904 {}}} CYCLES {}}
set a(0-3904) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3523 XREFS 46851 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3902 {}} {259 0 0-3903 {}}} SUCCS {{259 0 0-3905 {}}} CYCLES {}}
set a(0-3905) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-3523 XREFS 46852 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3902 {}} {259 0 0-3904 {}}} SUCCS {{258 0 0-3908 {}}} CYCLES {}}
set a(0-3906) {NAME deltay_square_red:not TYPE NOT PAR 0-3523 XREFS 46853 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3902 {}} {258 0 0-3823 {}}} SUCCS {{259 0 0-3907 {}}} CYCLES {}}
set a(0-3907) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46854 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3902 {}} {259 0 0-3906 {}}} SUCCS {{259 0 0-3908 {}}} CYCLES {}}
set a(0-3908) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46855 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3902 {}} {258 0 0-3905 {}} {259 0 0-3907 {}}} SUCCS {{259 0 0-3909 {}}} CYCLES {}}
set a(0-3909) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-3523 XREFS 46856 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3902 {}} {259 0 0-3908 {}}} SUCCS {{259 0 0-3910 {}} {258 0 0-3912 {}} {258 0 0-3949 {}}} CYCLES {}}
set a(0-3910) {NAME aif#35:slc#1 TYPE READSLICE PAR 0-3523 XREFS 46857 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3902 {}} {259 0 0-3909 {}}} SUCCS {{259 0 0-3911 {}}} CYCLES {}}
set a(0-3911) {NAME aif#35:asel TYPE SELECT PAR 0-3523 XREFS 46858 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3902 {}} {259 0 0-3910 {}}} SUCCS {{146 0 0-3912 {}} {146 0 0-3913 {}} {146 0 0-3914 {}} {146 0 0-3915 {}} {146 0 0-3916 {}} {146 0 0-3917 {}}} CYCLES {}}
set a(0-3912) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46859 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3911 {}} {258 0 0-3909 {}}} SUCCS {{259 0 0-3913 {}}} CYCLES {}}
set a(0-3913) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-3523 XREFS 46860 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3911 {}} {259 0 0-3912 {}}} SUCCS {{259 0 0-3914 {}}} CYCLES {}}
set a(0-3914) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-3523 XREFS 46861 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3911 {}} {259 0 0-3913 {}}} SUCCS {{259 0 0-3915 {}}} CYCLES {}}
set a(0-3915) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#35:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3523 XREFS 46862 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3911 {}} {259 0 0-3914 {}}} SUCCS {{259 0 0-3916 {}}} CYCLES {}}
set a(0-3916) {NAME aif#35:aif:slc TYPE READSLICE PAR 0-3523 XREFS 46863 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3911 {}} {259 0 0-3915 {}}} SUCCS {{259 0 0-3917 {}}} CYCLES {}}
set a(0-3917) {NAME if#12:not#1 TYPE NOT PAR 0-3523 XREFS 46864 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3911 {}} {259 0 0-3916 {}}} SUCCS {{258 0 0-3952 {}}} CYCLES {}}
set a(0-3918) {NAME slc#9 TYPE READSLICE PAR 0-3523 XREFS 46865 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{258 0 0-3890 {}}} SUCCS {{259 0 0-3919 {}}} CYCLES {}}
set a(0-3919) {NAME asel#39 TYPE SELECT PAR 0-3523 XREFS 46866 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{259 0 0-3918 {}}} SUCCS {{146 0 0-3920 {}} {146 0 0-3921 {}} {146 0 0-3922 {}} {146 0 0-3923 {}} {146 0 0-3924 {}} {146 0 0-3925 {}}} CYCLES {}}
set a(0-3920) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46867 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3919 {}} {258 0 0-3890 {}}} SUCCS {{259 0 0-3921 {}}} CYCLES {}}
set a(0-3921) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-3523 XREFS 46868 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3919 {}} {259 0 0-3920 {}}} SUCCS {{259 0 0-3922 {}}} CYCLES {}}
set a(0-3922) {NAME if#13:conc TYPE CONCATENATE PAR 0-3523 XREFS 46869 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.21489238925538054} PREDS {{146 0 0-3919 {}} {259 0 0-3921 {}}} SUCCS {{259 0 0-3923 {}}} CYCLES {}}
set a(0-3923) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3523 XREFS 46870 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 4 0.47282571171995413} PREDS {{146 0 0-3919 {}} {259 0 0-3922 {}}} SUCCS {{259 0 0-3924 {}}} CYCLES {}}
set a(0-3924) {NAME aif#39:slc TYPE READSLICE PAR 0-3523 XREFS 46871 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3919 {}} {259 0 0-3923 {}}} SUCCS {{259 0 0-3925 {}}} CYCLES {}}
set a(0-3925) {NAME if#13:not TYPE NOT PAR 0-3523 XREFS 46872 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{146 0 0-3919 {}} {259 0 0-3924 {}}} SUCCS {{258 0 0-3928 {}}} CYCLES {}}
set a(0-3926) {NAME slc#7 TYPE READSLICE PAR 0-3523 XREFS 46873 LOC {3 0.566274421686279 3 0.7420664628966769 3 0.7420664628966769 4 0.47282585135870747} PREDS {{258 0 0-3890 {}}} SUCCS {{259 0 0-3927 {}}} CYCLES {}}
set a(0-3927) {NAME if#13:not#2 TYPE NOT PAR 0-3523 XREFS 46874 LOC {3 0.566274421686279 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3926 {}}} SUCCS {{259 0 0-3928 {}}} CYCLES {}}
set a(0-3928) {NAME if#13:and TYPE AND PAR 0-3523 XREFS 46875 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{258 0 0-3925 {}} {258 0 0-3525 {}} {259 0 0-3927 {}}} SUCCS {{259 0 0-3929 {}} {258 0 0-3947 {}}} CYCLES {}}
set a(0-3929) {NAME asel#41 TYPE SELECT PAR 0-3523 XREFS 46876 LOC {3 0.8242078837896057 3 0.9999999250000037 3 0.9999999250000037 4 0.47282585135870747} PREDS {{259 0 0-3928 {}}} SUCCS {{146 0 0-3930 {}} {146 0 0-3931 {}} {146 0 0-3932 {}} {146 0 0-3933 {}} {146 0 0-3934 {}} {146 0 0-3935 {}} {130 0 0-3936 {}} {146 0 0-3937 {}} {130 0 0-3938 {}}} CYCLES {}}
set a(0-3930) {NAME asn#226 TYPE {I/O_READ SIGNAL} PAR 0-3523 XREFS 46877 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3929 {}}} SUCCS {{259 0 0-3931 {}}} CYCLES {}}
set a(0-3931) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3523 XREFS 46878 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3929 {}} {259 0 0-3930 {}}} SUCCS {{259 0 0-3932 {}}} CYCLES {}}
set a(0-3932) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-3523 XREFS 46879 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3929 {}} {259 0 0-3931 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3933) {NAME deltay_square_blue:not TYPE NOT PAR 0-3523 XREFS 46880 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3929 {}} {258 0 0-3883 {}}} SUCCS {{259 0 0-3934 {}}} CYCLES {}}
set a(0-3934) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-3523 XREFS 46881 LOC {3 0.8242078837896057 4 0.47282585135870747 4 0.47282585135870747 4 0.47282585135870747} PREDS {{146 0 0-3929 {}} {259 0 0-3933 {}}} SUCCS {{259 0 0-3935 {}}} CYCLES {}}
set a(0-3935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 6 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-3523 XREFS 46882 LOC {4 0.0 4 0.47282585135870747 4 0.47282585135870747 4 0.742066332834389 4 0.742066332834389} PREDS {{146 0 0-3929 {}} {258 0 0-3932 {}} {259 0 0-3934 {}}} SUCCS {{259 0 0-3936 {}}} CYCLES {}}
set a(0-3936) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-3523 XREFS 46883 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3929 {}} {259 0 0-3935 {}}} SUCCS {{259 0 0-3937 {}} {258 0 0-3939 {}} {258 0 0-3945 {}}} CYCLES {}}
set a(0-3937) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-3523 XREFS 46884 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3929 {}} {259 0 0-3936 {}}} SUCCS {{259 0 0-3938 {}}} CYCLES {}}
set a(0-3938) {NAME aif#41:asel TYPE SELECT PAR 0-3523 XREFS 46885 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{130 0 0-3929 {}} {259 0 0-3937 {}}} SUCCS {{146 0 0-3939 {}} {146 0 0-3940 {}} {146 0 0-3941 {}} {146 0 0-3942 {}} {146 0 0-3943 {}} {146 0 0-3944 {}}} CYCLES {}}
set a(0-3939) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-3523 XREFS 46886 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3938 {}} {258 0 0-3936 {}}} SUCCS {{259 0 0-3940 {}}} CYCLES {}}
set a(0-3940) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-3523 XREFS 46887 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3938 {}} {259 0 0-3939 {}}} SUCCS {{259 0 0-3941 {}}} CYCLES {}}
set a(0-3941) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-3523 XREFS 46888 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.7420664628966769} PREDS {{146 0 0-3938 {}} {259 0 0-3940 {}}} SUCCS {{259 0 0-3942 {}}} CYCLES {}}
set a(0-3942) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-3523 XREFS 46889 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999997853612504 4 0.9999997853612504} PREDS {{146 0 0-3938 {}} {259 0 0-3941 {}}} SUCCS {{259 0 0-3943 {}}} CYCLES {}}
set a(0-3943) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-3523 XREFS 46890 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3938 {}} {259 0 0-3942 {}}} SUCCS {{259 0 0-3944 {}}} CYCLES {}}
set a(0-3944) {NAME if#13:not#1 TYPE NOT PAR 0-3523 XREFS 46891 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-3938 {}} {259 0 0-3943 {}}} SUCCS {{258 0 0-3947 {}}} CYCLES {}}
set a(0-3945) {NAME aif#41:slc TYPE READSLICE PAR 0-3523 XREFS 46892 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3936 {}}} SUCCS {{259 0 0-3946 {}}} CYCLES {}}
set a(0-3946) {NAME if#13:not#3 TYPE NOT PAR 0-3523 XREFS 46893 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3945 {}}} SUCCS {{259 0 0-3947 {}}} CYCLES {}}
set a(0-3947) {NAME if#13:and#2 TYPE AND PAR 0-3523 XREFS 46894 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3928 {}} {258 0 0-3944 {}} {258 0 0-3524 {}} {259 0 0-3946 {}}} SUCCS {{258 0 0-3951 {}} {258 0 0-3954 {}}} CYCLES {}}
set a(0-3948) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3523 XREFS 46895 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3948 {}} {80 0 0-3956 {}}} SUCCS {{260 0 0-3948 {}} {80 0 0-3956 {}}} CYCLES {}}
set a(0-3949) {NAME aif#35:slc TYPE READSLICE PAR 0-3523 XREFS 46896 LOC {4 0.2692406115379694 4 0.7420664628966769 4 0.7420664628966769 4 0.9999999250000037} PREDS {{258 0 0-3909 {}}} SUCCS {{259 0 0-3950 {}}} CYCLES {}}
set a(0-3950) {NAME if#12:not#3 TYPE NOT PAR 0-3523 XREFS 46897 LOC {4 0.2692406115379694 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3949 {}}} SUCCS {{258 0 0-3952 {}}} CYCLES {}}
set a(0-3951) {NAME not#21 TYPE NOT PAR 0-3523 XREFS 46898 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3947 {}}} SUCCS {{259 0 0-3952 {}}} CYCLES {}}
set a(0-3952) {NAME and#10 TYPE AND PAR 0-3523 XREFS 46899 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3901 {}} {258 0 0-3950 {}} {258 0 0-3917 {}} {258 0 0-3526 {}} {259 0 0-3951 {}}} SUCCS {{259 0 0-3953 {}}} CYCLES {}}
set a(0-3953) {NAME exs#4 TYPE SIGNEXTEND PAR 0-3523 XREFS 46900 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-3952 {}}} SUCCS {{258 0 0-3955 {}}} CYCLES {}}
set a(0-3954) {NAME exs#2 TYPE SIGNEXTEND PAR 0-3523 XREFS 46901 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3947 {}}} SUCCS {{259 0 0-3955 {}}} CYCLES {}}
set a(0-3955) {NAME conc#18 TYPE CONCATENATE PAR 0-3523 XREFS 46902 LOC {4 0.5271740736412963 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-3953 {}} {259 0 0-3954 {}}} SUCCS {{259 0 0-3956 {}}} CYCLES {}}
set a(0-3956) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3523 XREFS 46903 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-3956 {}} {80 0 0-3948 {}} {259 0 0-3955 {}}} SUCCS {{80 0 0-3948 {}} {260 0 0-3956 {}}} CYCLES {}}
set a(0-3957) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-3523 XREFS 46904 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-3957 {}} {256 0 0-3590 {}} {258 0 0-3674 {}}} SUCCS {{262 0 0-3590 {}} {260 0 0-3957 {}}} CYCLES {}}
set a(0-3958) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-3523 XREFS 46905 LOC {2 0.23041168847941557 2 0.24435726278213687 2 0.24435726278213687 3 0.16742984162850794} PREDS {{260 0 0-3958 {}} {256 0 0-3593 {}} {258 0 0-3700 {}}} SUCCS {{262 0 0-3593 {}} {260 0 0-3958 {}}} CYCLES {}}
set a(0-3959) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-3523 XREFS 46906 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3959 {}} {256 0 0-3642 {}} {258 0 0-3733 {}}} SUCCS {{262 0 0-3642 {}} {260 0 0-3959 {}}} CYCLES {}}
set a(0-3960) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-3523 XREFS 46907 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3960 {}} {256 0 0-3646 {}} {258 0 0-3735 {}}} SUCCS {{262 0 0-3646 {}} {260 0 0-3960 {}}} CYCLES {}}
set a(0-3961) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-3523 XREFS 46908 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3961 {}} {256 0 0-3650 {}} {258 0 0-3768 {}}} SUCCS {{262 0 0-3650 {}} {260 0 0-3961 {}}} CYCLES {}}
set a(0-3962) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-3523 XREFS 46909 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.5431753978412301} PREDS {{260 0 0-3962 {}} {256 0 0-3654 {}} {258 0 0-3770 {}}} SUCCS {{262 0 0-3654 {}} {260 0 0-3962 {}}} CYCLES {}}
set a(0-3963) {NAME vin:asn(red_xy_previous(0).sva) TYPE ASSIGN PAR 0-3523 XREFS 46910 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-3963 {}} {256 0 0-3782 {}} {256 0 0-3784 {}} {256 0 0-3786 {}} {256 0 0-3788 {}} {256 0 0-3790 {}} {256 0 0-3792 {}} {256 0 0-3794 {}} {256 0 0-3796 {}} {256 0 0-3798 {}} {256 0 0-3800 {}} {256 0 0-3804 {}} {256 0 0-3818 {}} {258 0 0-3820 {}}} SUCCS {{262 0 0-3782 {}} {262 0 0-3784 {}} {262 0 0-3786 {}} {262 0 0-3788 {}} {262 0 0-3790 {}} {262 0 0-3792 {}} {262 0 0-3794 {}} {262 0 0-3796 {}} {262 0 0-3798 {}} {262 0 0-3800 {}} {262 0 0-3804 {}} {262 0 0-3818 {}} {260 0 0-3963 {}}} CYCLES {}}
set a(0-3964) {NAME vin:asn(red_xy_previous(1).sva) TYPE ASSIGN PAR 0-3523 XREFS 46911 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-3964 {}} {256 0 0-3821 {}} {258 0 0-3823 {}}} SUCCS {{262 0 0-3821 {}} {260 0 0-3964 {}}} CYCLES {}}
set a(0-3965) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-3523 XREFS 46912 LOC {3 0.2970338101483095 3 0.4588729270563537 3 0.4588729270563537 3 0.6615775169211242} PREDS {{260 0 0-3965 {}} {256 0 0-3842 {}} {256 0 0-3844 {}} {256 0 0-3846 {}} {256 0 0-3848 {}} {256 0 0-3850 {}} {256 0 0-3852 {}} {256 0 0-3854 {}} {256 0 0-3856 {}} {256 0 0-3858 {}} {256 0 0-3860 {}} {256 0 0-3864 {}} {256 0 0-3878 {}} {258 0 0-3880 {}}} SUCCS {{262 0 0-3842 {}} {262 0 0-3844 {}} {262 0 0-3846 {}} {262 0 0-3848 {}} {262 0 0-3850 {}} {262 0 0-3852 {}} {262 0 0-3854 {}} {262 0 0-3856 {}} {262 0 0-3858 {}} {262 0 0-3860 {}} {262 0 0-3864 {}} {262 0 0-3878 {}} {260 0 0-3965 {}}} CYCLES {}}
set a(0-3966) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-3523 XREFS 46913 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.40364405481779725} PREDS {{260 0 0-3966 {}} {256 0 0-3881 {}} {258 0 0-3883 {}}} SUCCS {{262 0 0-3881 {}} {260 0 0-3966 {}}} CYCLES {}}
set a(0-3523) {CHI {0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784 0-3785 0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812 0-3813 0-3814 0-3815 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823 0-3824 0-3825 0-3826 0-3827 0-3828 0-3829 0-3830 0-3831 0-3832 0-3833 0-3834 0-3835 0-3836 0-3837 0-3838 0-3839 0-3840 0-3841 0-3842 0-3843 0-3844 0-3845 0-3846 0-3847 0-3848 0-3849 0-3850 0-3851 0-3852 0-3853 0-3854 0-3855 0-3856 0-3857 0-3858 0-3859 0-3860 0-3861 0-3862 0-3863 0-3864 0-3865 0-3866 0-3867 0-3868 0-3869 0-3870 0-3871 0-3872 0-3873 0-3874 0-3875 0-3876 0-3877 0-3878 0-3879 0-3880 0-3881 0-3882 0-3883 0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3891 0-3892 0-3893 0-3894 0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3909 0-3910 0-3911 0-3912 0-3913 0-3914 0-3915 0-3916 0-3917 0-3918 0-3919 0-3920 0-3921 0-3922 0-3923 0-3924 0-3925 0-3926 0-3927 0-3928 0-3929 0-3930 0-3931 0-3932 0-3933 0-3934 0-3935 0-3936 0-3937 0-3938 0-3939 0-3940 0-3941 0-3942 0-3943 0-3944 0-3945 0-3946 0-3947 0-3948 0-3949 0-3950 0-3951 0-3952 0-3953 0-3954 0-3955 0-3956 0-3957 0-3958 0-3959 0-3960 0-3961 0-3962 0-3963 0-3964 0-3965 0-3966} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-3512 XREFS 46914 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{258 0 0-3521 {}} {258 0 0-3520 {}} {258 0 0-3519 {}} {774 0 0-3523 {}} {258 0 0-3518 {}} {258 0 0-3517 {}} {258 0 0-3516 {}} {258 0 0-3515 {}} {258 0 0-3514 {}} {258 0 0-3513 {}} {259 0 0-3522 {}}} SUCCS {{772 0 0-3513 {}} {772 0 0-3514 {}} {772 0 0-3515 {}} {772 0 0-3516 {}} {772 0 0-3517 {}} {772 0 0-3518 {}} {772 0 0-3519 {}} {772 0 0-3520 {}} {772 0 0-3521 {}} {772 0 0-3522 {}} {774 0 0-3523 {}}} CYCLES {}}
set a(0-3512) {CHI {0-3513 0-3514 0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 46915 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3512-TOTALCYCLES) {5}
set a(0-3512-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-3551 0-3580} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-3553 0-3568 0-3576 0-3703 0-3738} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-3566 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-3584 0-3673 0-3699} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-3592 0-3595} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-3645 0-3649 0-3653 0-3657} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) {0-3660 0-3694} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-3667 0-3679 0-3686} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-3674 0-3700} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-3733 0-3735 0-3768 0-3770 0-3805 0-3820 0-3823 0-3865 0-3880 0-3883} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-3808 0-3829 0-3868 0-3889 0-3908 0-3935} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) {0-3811 0-3871} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-3815 0-3875} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-3896 0-3915 0-3923 0-3942} mgc_ioport.mgc_out_stdreg(4,8) 0-3948 mgc_ioport.mgc_out_stdreg(2,30) 0-3956}
set a(0-3512-PROC_NAME) {core}
set a(0-3512-HIER_NAME) {/markers/core}
set a(TOP) {0-3512}

