# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jiova/OneDrive/04.\ University\ of\ Washington\ Career/04-Fourth\ Year/Quarter\ 1/EE\ 371/Labs/EE371-Labs/Lab\ 2/Lab\ 2 {C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:45 on Oct 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2" C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 19:41:45 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Jiova/OneDrive/04.\ University\ of\ Washington\ Career/04-Fourth\ Year/Quarter\ 1/EE\ 371/Labs/EE371-Labs/Lab\ 2/Lab\ 2 {C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/task1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:45 on Oct 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2" C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1_tb
# End time: 19:41:45 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.task1_tb
# vsim work.task1_tb 
# Start time: 19:41:50 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# ** Error: (vsim-3033) C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/ram1 File: C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:41:51 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.task1_tb
# vsim work.task1_tb 
# Start time: 19:42:02 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# ** Error: (vsim-3033) C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/ram1 File: C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:42:02 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.task1_tb
# vsim work.task1_tb 
# Start time: 19:42:29 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# ** Error: (vsim-3033) C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/ram1 File: C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v
#         Searched libraries:
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:42:30 on Oct 13,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.task1_tb -Lf altera_lnsim_ver
# vsim work.task1_tb -Lf altera_lnsim_ver 
# Start time: 19:42:56 on Oct 13,2023
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task1
# Loading work.ram32x3
# ** Error: (vsim-3033) C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /task1_tb/dut/ram1 File: C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/ram32x3.v
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 2/Lab 2/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:42:56 on Oct 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
