<!doctype html><html lang="en" data-mode="dark"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta name="theme-color" media="(prefers-color-scheme: light)" content="#f7f7f7" /><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1b1b1e" /><meta name="apple-mobile-web-app-capable" content="yes" /><meta name="apple-mobile-web-app-status-bar-style" content="black-translucent" /><meta name="viewport" content="width=device-width, user-scalable=no initial-scale=1, shrink-to-fit=no, viewport-fit=cover" /><meta name="generator" content="Jekyll v4.4.1" /><meta property="og:title" content="Understanding RISC-V and Manufacture" /><meta name="author" content="iaiguru" /><meta property="og:locale" content="en" /><meta name="description" content="Jim Keller, a prominent figure in CPU design, has been vocal about the potential of RISC-V architecture, especially in comparison to proprietary architectures like Apple’s Silicon. Here’s an overview of the key differences and considerations regarding RISC-V and Apple Silicon CPUs." /><meta property="og:description" content="Jim Keller, a prominent figure in CPU design, has been vocal about the potential of RISC-V architecture, especially in comparison to proprietary architectures like Apple’s Silicon. Here’s an overview of the key differences and considerations regarding RISC-V and Apple Silicon CPUs." /><link rel="canonical" href="/posts/understanding-riscv-and-manufacture/" /><meta property="og:url" content="/posts/understanding-riscv-and-manufacture/" /><meta property="og:site_name" content="iCodeX’s blog" /><meta property="og:type" content="article" /><meta property="article:published_time" content="2024-09-04T02:15:22-04:00" /><meta name="twitter:card" content="summary" /><meta property="twitter:title" content="Understanding RISC-V and Manufacture" /><meta name="twitter:site" content="@icodex-s24" /><meta name="twitter:creator" content="@iaiguru" /> <script type="application/ld+json"> {"@context":"https://schema.org","@type":"BlogPosting","author":{"@type":"Person","name":"iaiguru"},"dateModified":"2024-09-07T10:13:20-04:00","datePublished":"2024-09-04T02:15:22-04:00","description":"Jim Keller, a prominent figure in CPU design, has been vocal about the potential of RISC-V architecture, especially in comparison to proprietary architectures like Apple’s Silicon. Here’s an overview of the key differences and considerations regarding RISC-V and Apple Silicon CPUs.","headline":"Understanding RISC-V and Manufacture","mainEntityOfPage":{"@type":"WebPage","@id":"/posts/understanding-riscv-and-manufacture/"},"url":"/posts/understanding-riscv-and-manufacture/"}</script><title>Understanding RISC-V and Manufacture | iCodeX's blog</title><link rel="apple-touch-icon" sizes="180x180" href="/assets/img/favicons/apple-touch-icon.png"><link rel="icon" type="image/png" sizes="32x32" href="/assets/img/favicons/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="/assets/img/favicons/favicon-16x16.png"><link rel="manifest" href="/assets/img/favicons/site.webmanifest"><link rel="shortcut icon" href="/assets/img/favicons/favicon.ico"><meta name="apple-mobile-web-app-title" content="iCodeX's blog"><meta name="application-name" content="iCodeX's blog"><meta name="msapplication-TileColor" content="#da532c"><meta name="msapplication-config" content="/assets/img/favicons/browserconfig.xml"><meta name="theme-color" content="#ffffff"><link rel="stylesheet" href="/assets/css/jekyll-theme-chirpy.css" /><link rel="stylesheet" href="/assets/lib/fonts/main.css" /><link rel="stylesheet" href="/assets/lib/fontawesome-free/css/all.min.css" /><link rel="stylesheet" href="/assets/lib/tocbot/tocbot.min.css" /><link rel="stylesheet" href="/assets/lib/loading-attribute-polyfill/loading-attribute-polyfill.min.css" /><link rel="stylesheet" href="/assets/lib/glightbox/glightbox.min.css" /><body><aside aria-label="Sidebar" id="sidebar" class="d-flex flex-column align-items-end"><header class="profile-wrapper"> <a href="/" id="avatar" class="rounded-circle"><img src="/assets/img/logo.png" width="112" height="112" alt="avatar" onerror="this.style.display='none'"></a><h1 class="site-title"> <a href="/">iCodeX's blog</a></h1><p class="site-subtitle fst-italic mb-0">Code. Learn. Write. Repeat</p></header><nav class="flex-column flex-grow-1 w-100 ps-0"><ul class="nav"><li class="nav-item"> <a href="/" class="nav-link"> <i class="fa-fw fas fa-home"></i> <span>HOME</span> </a><li class="nav-item"> <a href="/categories/" class="nav-link"> <i class="fa-fw fas fa-stream"></i> <span>CATEGORIES</span> </a><li class="nav-item"> <a href="/tags/" class="nav-link"> <i class="fa-fw fas fa-tags"></i> <span>TAGS</span> </a><li class="nav-item"> <a href="/archives/" class="nav-link"> <i class="fa-fw fas fa-archive"></i> <span>ARCHIVES</span> </a><li class="nav-item"> <a href="/about/" class="nav-link"> <i class="fa-fw fas fa-info-circle"></i> <span>ABOUT</span> </a></ul></nav><div class="sidebar-bottom d-flex flex-wrap align-items-center w-100"> <a href="https://github.com/icodex-s24" aria-label="github" target="_blank" rel="noopener noreferrer" > <i class="fab fa-github"></i> </a> <a href="https://twitter.com/icodex-s24" aria-label="twitter" target="_blank" rel="noopener noreferrer" > <i class="fa-brands fa-x-twitter"></i> </a> <a href="javascript:location.href = 'mailto:' + ['j.doit926','gmail.com'].join('@')" aria-label="email" > <i class="fas fa-envelope"></i> </a> <a href="/feed.xml" aria-label="rss" > <i class="fas fa-rss"></i> </a></div></aside><div id="main-wrapper" class="d-flex justify-content-center"><div class="container d-flex flex-column px-xxl-5"><header id="topbar-wrapper" aria-label="Top Bar"><div id="topbar" class="d-flex align-items-center justify-content-between px-lg-3 h-100" ><nav id="breadcrumb" aria-label="Breadcrumb"> <span> <a href="/">Home</a> </span> <span>Understanding RISC-V and Manufacture</span></nav><button type="button" id="sidebar-trigger" class="btn btn-link"> <i class="fas fa-bars fa-fw"></i> </button><div id="topbar-title"> Post</div><button type="button" id="search-trigger" class="btn btn-link"> <i class="fas fa-search fa-fw"></i> </button> <search id="search" class="align-items-center ms-3 ms-lg-0"> <i class="fas fa-search fa-fw"></i> <input class="form-control" id="search-input" type="search" aria-label="search" autocomplete="off" placeholder="Search..." > </search> <button type="button" class="btn btn-link text-decoration-none" id="search-cancel">Cancel</button></div></header><div class="row flex-grow-1"><main aria-label="Main Content" class="col-12 col-lg-11 col-xl-9 px-md-4"><article class="px-1"><header><h1 data-toc-skip>Understanding RISC-V and Manufacture</h1><div class="post-meta text-muted"> <span> Posted <time data-ts="1725430522" data-df="ll" data-bs-toggle="tooltip" data-bs-placement="bottom" > Sep 4, 2024 </time> </span> <span> Updated <time data-ts="1725718400" data-df="ll" data-bs-toggle="tooltip" data-bs-placement="bottom" > Sep 7, 2024 </time> </span><div class="d-flex justify-content-between"> <span> By <em> </em> </span><div> <span class="readtime" data-bs-toggle="tooltip" data-bs-placement="bottom" title="1179 words" > <em>6 min</em> read</span></div></div></div></header><div class="content"><p>Jim Keller, a prominent figure in CPU design, has been vocal about the potential of RISC-V architecture, especially in comparison to proprietary architectures like Apple’s Silicon. Here’s an overview of the key differences and considerations regarding RISC-V and Apple Silicon CPUs.</p><h2 id="jim-kellers-advocacy-for-risc-v"><span class="me-2">Jim Keller’s Advocacy for RISC-V</span><a href="#jim-kellers-advocacy-for-risc-v" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><h3 id="1-open-source-architecture"><span class="me-2">1. <strong>Open-Source Architecture</strong></span><a href="#1-open-source-architecture" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>RISC-V is an open-source instruction set architecture (ISA) that allows for greater flexibility and customization. Keller believes that this openness fosters innovation and reduces dependency on proprietary technologies, which can stifle progress and lead to dead ends in development[2][3].</ul><h3 id="2-future-potential"><span class="me-2">2. <strong>Future Potential</strong></span><a href="#2-future-potential" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>Keller predicts that RISC-V could dominate data centers within the next 5 to 10 years, especially for high-performance computing (HPC) and scientific applications. He emphasizes that RISC-V’s simplicity and the ability to optimize for specific applications make it an attractive option for future computing needs[1][6].</ul><h3 id="3-customization-and-licensing"><span class="me-2">3. <strong>Customization and Licensing</strong></span><a href="#3-customization-and-licensing" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>Companies can build their own RISC-V processors tailored to their specific needs, which is a significant advantage for businesses looking to innovate without being locked into a single vendor’s ecosystem. This flexibility is appealing to organizations that want to maintain control over their technology stack[2][3].</ul><h2 id="apple-silicon"><span class="me-2">Apple Silicon</span><a href="#apple-silicon" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><h3 id="1-proprietary-architecture"><span class="me-2">1. <strong>Proprietary Architecture</strong></span><a href="#1-proprietary-architecture" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>Apple Silicon, which includes chips like the M1 and M2, is based on ARM architecture and is proprietary. Apple designs these chips to optimize performance and efficiency specifically for its ecosystem of products, including Macs, iPads, and iPhones. This tight integration allows for enhanced performance, battery life, and user experience[1].</ul><h3 id="2-performance-and-efficiency"><span class="me-2">2. <strong>Performance and Efficiency</strong></span><a href="#2-performance-and-efficiency" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>Apple Silicon has been praised for its performance, particularly in tasks that require high computational power. The architecture is designed to deliver superior performance per watt, making it ideal for mobile and portable devices. This efficiency has allowed Apple to create devices that perform exceptionally well while maintaining long battery life[1].</ul><h3 id="3-vertical-integration"><span class="me-2">3. <strong>Vertical Integration</strong></span><a href="#3-vertical-integration" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h3><ul><li>By controlling both hardware and software, Apple can ensure that its operating systems (like macOS and iOS) are finely tuned to work with its chips. This vertical integration leads to a seamless user experience and allows Apple to introduce features that leverage the capabilities of its hardware[1].</ul><h2 id="conclusion"><span class="me-2">Conclusion</span><a href="#conclusion" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><p>While Jim Keller advocates for RISC-V as a promising alternative that could reshape the computing landscape through its openness and customization potential, Apple Silicon has established itself as a powerful and efficient proprietary solution tailored for Apple’s ecosystem. The choice between RISC-V and Apple Silicon ultimately depends on the specific needs of developers and companies—whether they prioritize flexibility and innovation (RISC-V) or performance and integration (Apple Silicon). Both architectures represent significant advancements in CPU design, each catering to different segments of the market.</p><p>The RISC-V architecture, being open-source, allows for a wide range of countries and companies to develop their own CPUs based on it. Here are some key points regarding which entities can build RISC-V CPUs and what capabilities are required:</p><h2 id="countries-developing-risc-v-cpus"><span class="me-2">Countries Developing RISC-V CPUs</span><a href="#countries-developing-risc-v-cpus" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ul><li><p><strong>China</strong> has been a major proponent of RISC-V, with companies like Alibaba, Huawei, and Tencent developing a range of domestic RISC-V processors. Over 50% of the 10 billion RISC-V cores manufactured in 2022 came from China[1].</p><li><p><strong>India</strong> is also investing in RISC-V, with the Centre for Development of Advanced Computing (C-DAC) developing a series of RISC-V processors under the VEGA Microprocessors project[3].</p><li><p><strong>European Union</strong> is providing 270 million euros to support a RISC-V CPU development project aimed at servers and data centers, to reduce dependence on foreign architectures[3].</p></ul><h2 id="key-companies-driving-risc-v"><span class="me-2">Key Companies Driving RISC-V</span><a href="#key-companies-driving-risc-v" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ul><li><p><strong>SiFive</strong>, a U.S. company, is a major RISC-V IP provider. Chinese companies like SophGo are licensing SiFive’s RISC-V cores to develop high-performance processors[2].</p><li><p><strong>Alibaba’s T-Head Semiconductor</strong> has played a significant role in promoting RISC-V through open-source projects and innovative products like the XuanTie series processors[4].</p><li><p><strong>Espressif Systems</strong>, a Chinese company, focuses on wireless SoC chips based on RISC-V, such as the ESP32-C series with Wi-Fi 6 and Bluetooth 5[4].</p></ul><h2 id="technical-capabilities-required"><span class="me-2">Technical Capabilities Required</span><a href="#technical-capabilities-required" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ul><li><p><strong>Chip design expertise</strong>: Developing RISC-V CPUs requires strong chip design capabilities, including knowledge of RTL design, verification, and physical implementation.</p><li><p><strong>Process technology</strong>: Fabricating RISC-V chips requires access to advanced semiconductor process nodes, typically provided by foundries like TSMC. Both SophGo and Alibaba are using TSMC’s 12nm process for their RISC-V designs[2][4].</p><li><p><strong>EDA tools</strong>: Companies need access to electronic design automation (EDA) tools for design, simulation, and verification. Major EDA providers like Synopsys and Cadence support RISC-V[4].</p><li><p><strong>IP blocks</strong>: While RISC-V is open-source, companies can license additional IP blocks like memory controllers, interconnects, and accelerators to enhance their RISC-V designs. SiFive and others provide such IP[2][3].</p></ul><p>In summary, the open-source nature of RISC-V allows a diverse set of countries and companies to develop their own CPUs, provided they have the necessary chip design expertise, process technology access, EDA tools, and supporting IP. China and India are actively investing in RISC-V, while the EU aims to leverage it for digital sovereignty. However, significant technical capabilities are still required to successfully design and manufacture RISC-V chips.</p><p>If Jim Keller were to open-source the RISC-V architecture, he would indeed lose direct control over its development and future direction. However, there are significant benefits to making it an open-source project:</p><h2 id="benefits-of-open-sourcing-risc-v"><span class="me-2">Benefits of Open-Sourcing RISC-V</span><a href="#benefits-of-open-sourcing-risc-v" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ol><li><p><strong>Accelerated Innovation</strong>: By opening up the architecture to a wider community, RISC-V would benefit from contributions, ideas, and optimizations from developers around the world. This collaborative approach often leads to faster innovation and improvements to the core architecture.</p><li><p><strong>Ecosystem Growth</strong>: An open-source RISC-V would attract more companies and individuals to adopt and build upon the platform. This would expand the ecosystem of tools, libraries, and applications available for RISC-V, making it more attractive for broader adoption.</p><li><p><strong>Democratization of Chip Design</strong>: Open-sourcing RISC-V would lower the barriers to entry for chip design, allowing startups and smaller companies to develop custom processors tailored to their needs without the burden of licensing fees. This democratization of chip design could spur more innovation.</p><li><p><strong>Avoidance of Fragmentation</strong>: By maintaining RISC-V as an open standard, Keller could help prevent fragmentation of the architecture into incompatible variants. An open governance model with clear specifications would ensure interoperability and a cohesive ecosystem.</p><li><p><strong>Reputational Benefits</strong>: Keller would be seen as a pioneer in open-sourcing a major processor architecture, which could enhance his reputation and influence in the industry. He could also maintain leadership by guiding the open-source project’s direction.</p></ol><h2 id="potential-drawbacks"><span class="me-2">Potential Drawbacks</span><a href="#potential-drawbacks" class="anchor text-muted"><i class="fas fa-hashtag"></i></a></h2><ol><li><p><strong>Loss of Direct Control</strong>: As mentioned, Keller would lose the ability to unilaterally decide the future of RISC-V. The project would be guided by a community of contributors.</p><li><p><strong>Potential for Forks</strong>: There is always a risk of the project forking into incompatible variants if the open-source community disagrees on the direction. However, a well-designed governance model can mitigate this risk.</p><li><p><strong>Reduced Monetization Opportunities</strong>: Keller would forego opportunities to directly monetize RISC-V through licensing fees. However, he could still benefit indirectly through consulting, support services, and other business models built around the open-source project.</p></ol><p>In summary, while open-sourcing RISC-V would mean relinquishing direct control, the benefits of accelerated innovation, ecosystem growth, democratization of chip design, and enhanced reputation could outweigh the drawbacks. Keller could still play a leadership role in guiding the open-source project’s direction and benefit from the success of the architecture.</p></div><div class="post-tail-wrapper text-muted"><div class="post-meta mb-3"> <i class="far fa-folder-open fa-fw me-1"></i> <a href="/categories/cs/">CS</a>, <a href="/categories/cpu/">CPU</a></div><div class="post-tags"> <i class="fa fa-tags fa-fw me-1"></i> <a href="/tags/riscv/" class="post-tag no-text-decoration" >riscv</a> <a href="/tags/architecture/" class="post-tag no-text-decoration" >architecture</a> <a href="/tags/cpu/" class="post-tag no-text-decoration" >cpu</a> <a href="/tags/basics/" class="post-tag no-text-decoration" >basics</a></div><div class=" post-tail-bottom d-flex justify-content-between align-items-center mt-5 pb-2 " ><div class="license-wrapper"> This post is licensed under <a href="https://creativecommons.org/licenses/by/4.0/"> CC BY 4.0 </a> by the author.</div><div class="share-wrapper d-flex align-items-center"> <span class="share-label text-muted">Share</span> <span class="share-icons"> <a href="https://twitter.com/intent/tweet?text=Understanding%20RISC-V%20and%20Manufacture%20-%20iCodeX's%20blog&url=%2Fposts%2Funderstanding-riscv-and-manufacture%2F" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Twitter" aria-label="Twitter"> <i class="fa-fw fa-brands fa-square-x-twitter"></i> </a> <a href="https://www.facebook.com/sharer/sharer.php?title=Understanding%20RISC-V%20and%20Manufacture%20-%20iCodeX's%20blog&u=%2Fposts%2Funderstanding-riscv-and-manufacture%2F" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Facebook" aria-label="Facebook"> <i class="fa-fw fab fa-facebook-square"></i> </a> <a href="https://t.me/share/url?url=%2Fposts%2Funderstanding-riscv-and-manufacture%2F&text=Understanding%20RISC-V%20and%20Manufacture%20-%20iCodeX's%20blog" target="_blank" rel="noopener" data-bs-toggle="tooltip" data-bs-placement="top" title="Telegram" aria-label="Telegram"> <i class="fa-fw fab fa-telegram"></i> </a> <button id="copy-link" aria-label="Copy link" class="btn small" data-bs-toggle="tooltip" data-bs-placement="top" title="Copy link" data-title-succeed="Link copied successfully!" > <i class="fa-fw fas fa-link pe-none fs-6"></i> </button> </span></div></div></div></article></main><aside aria-label="Panel" id="panel-wrapper" class="col-xl-3 ps-2 mb-5 text-muted"><div class="access"><section id="access-lastmod"><h2 class="panel-heading">Recently Updated</h2><ul class="content list-unstyled ps-0 pb-1 ms-1 mt-2"><li class="text-truncate lh-lg"> <a href="/posts/conditioning-habits/">Conditioning Habits - The Key to Lasting Change</a><li class="text-truncate lh-lg"> <a href="/posts/cover-6mn-study-in-3days/">Cramming Effectively - How to Cover 6 Months of Study in 72 Hours</a><li class="text-truncate lh-lg"> <a href="/posts/comparison-human-brain-supercomputer/">Human Brain vs. Supercomputer - A Hardware Perspective</a><li class="text-truncate lh-lg"> <a href="/posts/power-detachment/">The Power of Detachment - A Key to Better Decision-Making and Leadership</a><li class="text-truncate lh-lg"> <a href="/posts/how-use-docker-windows-offline/">Building a Docker Environment Completely Offline on Windows 10</a></ul></section><section><h2 class="panel-heading">Trending Tags</h2><div class="d-flex flex-wrap mt-3 mb-1 me-3"> <a class="post-tag btn btn-outline-primary" href="/tags/basics/">basics</a> <a class="post-tag btn btn-outline-primary" href="/tags/llm/">llm</a> <a class="post-tag btn btn-outline-primary" href="/tags/ai/">ai</a> <a class="post-tag btn btn-outline-primary" href="/tags/swiftui/">swiftui</a> <a class="post-tag btn btn-outline-primary" href="/tags/architecture/">architecture</a> <a class="post-tag btn btn-outline-primary" href="/tags/learning/">learning</a> <a class="post-tag btn btn-outline-primary" href="/tags/habits/">habits</a> <a class="post-tag btn btn-outline-primary" href="/tags/strategy/">strategy</a> <a class="post-tag btn btn-outline-primary" href="/tags/swift5-0/">swift5.0</a> <a class="post-tag btn btn-outline-primary" href="/tags/swift5-1/">swift5.1</a></div></section></div><section id="toc-wrapper" class="d-none ps-0 pe-4"><h2 class="panel-heading ps-3 mb-2">Contents</h2><nav id="toc"></nav></section></aside></div><div class="row"><div id="tail-wrapper" class="col-12 col-lg-11 col-xl-9 px-md-4"><aside id="related-posts" aria-labelledby="related-label"><h3 class="mb-4" id="related-label">Further Reading</h3><nav class="row row-cols-1 row-cols-md-2 row-cols-xl-3 g-4 mb-4"><article class="col"> <a href="/posts/understanding-x86-x86_64/" class="post-preview card h-100"><div class="card-body"> <time data-ts="1725428149" data-df="ll" > Sep 4, 2024 </time><h4 class="pt-0 my-2">Understanding x86 and x86_64</h4><div class="text-muted"><p>x86 and x86_64 (also referred to as x64 or AMD64) are terms that describe different architectures used in computer processors. Here’s a detailed explanation of the differences, their history, and t...</p></div></div></a></article><article class="col"> <a href="/posts/understanding-arm/" class="post-preview card h-100"><div class="card-body"> <time data-ts="1725428470" data-df="ll" > Sep 4, 2024 </time><h4 class="pt-0 my-2">Understanding ARM</h4><div class="text-muted"><p>Here is a summary of the history and evolution of ARM architecture: Origins at Acorn Computers In the early 1980s, British company Acorn Computers needed a processor for their new Acorn Archim...</p></div></div></a></article><article class="col"> <a href="/posts/comparision-arm64-amd64/" class="post-preview card h-100"><div class="card-body"> <time data-ts="1725429283" data-df="ll" > Sep 4, 2024 </time><h4 class="pt-0 my-2">comparision-arm64-amd64</h4><div class="text-muted"><p>The comparison between AArch64 (also known as ARM64) and AMD64 (also referred to as x86-64) highlights significant differences in architecture, design philosophy, and application use cases. Here’s ...</p></div></div></a></article></nav></aside><nav class="post-navigation d-flex justify-content-between" aria-label="Post Navigation"> <a href="/posts/comparision-arm64-amd64/" class="btn btn-outline-primary" aria-label="Older" ><p>comparision-arm64-amd64</p></a> <a href="/posts/ollama-vs-llama.cpp/" class="btn btn-outline-primary" aria-label="Newer" ><p>Ollama vs llama.cpp</p></a></nav><footer aria-label="Site Info" class=" d-flex flex-column justify-content-center text-muted flex-lg-row justify-content-lg-between align-items-lg-center pb-lg-3 " ><p>© <time>2025</time> <a href="https://twitter.com/icodex-s24">icodex-s24</a>. <span data-bs-toggle="tooltip" data-bs-placement="top" title="Except where otherwise noted, the blog posts on this site are licensed under the Creative Commons Attribution 4.0 International (CC BY 4.0) License by the author." >Some rights reserved.</span></p><p>Using the <a data-bs-toggle="tooltip" data-bs-placement="top" title="v7.1.0" href="https://github.com/cotes2020/jekyll-theme-chirpy" target="_blank" rel="noopener" >Chirpy</a> theme for <a href="https://jekyllrb.com" target="_blank" rel="noopener">Jekyll</a>.</p></footer></div></div><div id="search-result-wrapper" class="d-flex justify-content-center d-none"><div class="col-11 content"><div id="search-hints"><section><h2 class="panel-heading">Trending Tags</h2><div class="d-flex flex-wrap mt-3 mb-1 me-3"> <a class="post-tag btn btn-outline-primary" href="/tags/basics/">basics</a> <a class="post-tag btn btn-outline-primary" href="/tags/llm/">llm</a> <a class="post-tag btn btn-outline-primary" href="/tags/ai/">ai</a> <a class="post-tag btn btn-outline-primary" href="/tags/swiftui/">swiftui</a> <a class="post-tag btn btn-outline-primary" href="/tags/architecture/">architecture</a> <a class="post-tag btn btn-outline-primary" href="/tags/learning/">learning</a> <a class="post-tag btn btn-outline-primary" href="/tags/habits/">habits</a> <a class="post-tag btn btn-outline-primary" href="/tags/strategy/">strategy</a> <a class="post-tag btn btn-outline-primary" href="/tags/swift5-0/">swift5.0</a> <a class="post-tag btn btn-outline-primary" href="/tags/swift5-1/">swift5.1</a></div></section></div><div id="search-results" class="d-flex flex-wrap justify-content-center text-muted mt-3"></div></div></div></div><aside aria-label="Scroll to Top"> <button id="back-to-top" type="button" class="btn btn-lg btn-box-shadow"> <i class="fas fa-angle-up"></i> </button></aside></div><div id="mask"></div><aside id="notification" class="toast" role="alert" aria-live="assertive" aria-atomic="true" data-bs-animation="true" data-bs-autohide="false" ><div class="toast-header"> <button type="button" class="btn-close ms-auto" data-bs-dismiss="toast" aria-label="Close" ></button></div><div class="toast-body text-center pt-0"><p class="px-2 mb-3">A new version of content is available.</p><button type="button" class="btn btn-primary" aria-label="Update"> Update </button></div></aside><script src="/assets/lib/simple-jekyll-search/simple-jekyll-search.min.js"></script> <script src="/assets/lib/loading-attribute-polyfill/loading-attribute-polyfill.umd.min.js"></script> <script src="/assets/lib/glightbox/glightbox.min.js"></script> <script src="/assets/lib/clipboard/clipboard.min.js"></script> <script src="/assets/lib/dayjs/dayjs.min.js"></script> <script src="/assets/lib/dayjs/locale/en.js"></script> <script src="/assets/lib/dayjs/plugin/relativeTime.js"></script> <script src="/assets/lib/dayjs/plugin/localizedFormat.js"></script> <script src="/assets/lib/tocbot/tocbot.min.js"></script> <script src="/assets/js/dist/post.min.js"></script> <script defer src="/app.min.js"></script> <script>SimpleJekyllSearch({ searchInput: document.getElementById('search-input'), resultsContainer: document.getElementById('search-results'), json: '/assets/js/data/search.json', searchResultTemplate: '<article class="px-1 px-sm-2 px-lg-4 px-xl-0"><header><h2><a href="{url}">{title}</a></h2><div class="post-meta d-flex flex-column flex-sm-row text-muted mt-1 mb-1"> {categories} {tags}</div></header><p>{snippet}</p></article>', noResultsText: '<p class="mt-5">Oops! No results found.</p>', templateMiddleware: function(prop, value, template) { if (prop === 'categories') { if (value === '') { return `${value}`; } else { return `<div class="me-sm-4"><i class="far fa-folder fa-fw"></i>${value}</div>`; } } if (prop === 'tags') { if (value === '') { return `${value}`; } else { return `<div><i class="fa fa-tag fa-fw"></i>${value}</div>`; } } } }); </script>
