// Seed: 1728780410
module module_0 ();
  uwire id_1 = 1;
  wire  id_3;
  always force id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output tri0 id_2
);
  initial begin
    id_0 <= 1'b0;
    id_1 = id_4;
  end
  module_0();
endmodule
module module_2 ();
  integer id_1 = id_1;
  assign id_1 = 1;
  wire id_2;
  wand id_3;
  module_0(); id_4 :
  assert property (@(posedge 1'b0) id_3 ? !(1) : 1)
  else $display(id_4, 1, id_3);
endmodule
