#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab1-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5614d279e8d0 .scope module, "spi_logic_control_tb" "spi_logic_control_tb" 2 1;
 .timescale 0 0;
v0x5614d27c95e0_0 .net "IRQ_SPI", 0 0, L_0x5614d27cc3a0;  1 drivers
v0x5614d27c96f0_0 .var "MISO", 0 0;
v0x5614d27c9800_0 .net "MOSI", 0 0, v0x5614d27c1fe0_0;  1 drivers
v0x5614d27c98f0_0 .net "SCK", 0 0, L_0x5614d27cc2b0;  1 drivers
v0x5614d27c99e0_0 .var "SPI_BITRATE", 31 0;
v0x5614d27c9b20_0 .var "SPI_CTRL", 8 0;
v0x5614d27c9c10_0 .net "SPI_DATA_IN", 31 0, v0x5614d27c4350_0;  1 drivers
v0x5614d27c9cd0_0 .var "SPI_DATA_OUT", 31 0;
v0x5614d27c9d90_0 .net "SS", 0 0, L_0x5614d27a3450;  1 drivers
v0x5614d27c9e30_0 .var "clk_cpu", 0 0;
v0x5614d27c9ed0_0 .var "rst", 0 0;
S_0x5614d27928b0 .scope module, "spi_logic" "spi_logic_master" 2 14, 3 1 0, S_0x5614d279e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_BITRATE";
    .port_info 3 /INPUT 32 "SPI_DATA_OUT";
    .port_info 4 /OUTPUT 32 "SPI_DATA_IN";
    .port_info 5 /INPUT 9 "SPI_CTRL";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /INPUT 1 "MISO";
    .port_info 9 /OUTPUT 1 "SS";
    .port_info 10 /OUTPUT 1 "IRQ_SPI";
v0x5614d27c8440_0 .net "IRQ_SPI", 0 0, L_0x5614d27cc3a0;  alias, 1 drivers
v0x5614d27c8500_0 .net "MISO", 0 0, v0x5614d27c96f0_0;  1 drivers
v0x5614d27c85a0_0 .net "MOSI", 0 0, v0x5614d27c1fe0_0;  alias, 1 drivers
v0x5614d27c86a0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x5614d27c58b0_0;  1 drivers
v0x5614d27c8740_0 .net "SCK", 0 0, L_0x5614d27cc2b0;  alias, 1 drivers
v0x5614d27c87e0_0 .net "SCK_inter", 0 0, L_0x5614d27cc0c0;  1 drivers
v0x5614d27c88d0_0 .net "SPI_BITRATE", 31 0, v0x5614d27c99e0_0;  1 drivers
v0x5614d27c8970_0 .net "SPI_CTRL", 8 0, v0x5614d27c9b20_0;  1 drivers
v0x5614d27c8a40_0 .net "SPI_DATA_IN", 31 0, v0x5614d27c4350_0;  alias, 1 drivers
v0x5614d27c8ae0_0 .net "SPI_DATA_IN_I", 31 0, v0x5614d27c2f30_0;  1 drivers
v0x5614d27c8b80_0 .net "SPI_DATA_LEN", 1 0, L_0x5614d27ca9f0;  1 drivers
v0x5614d27c8cb0_0 .net "SPI_DATA_OUT", 31 0, v0x5614d27c9cd0_0;  1 drivers
v0x5614d27c8d50_0 .net "SS", 0 0, L_0x5614d27a3450;  alias, 1 drivers
v0x5614d27c8df0_0 .net "clk_cpu", 0 0, v0x5614d27c9e30_0;  1 drivers
v0x5614d27c8ee0_0 .net "clk_divider", 0 0, v0x5614d279efa0_0;  1 drivers
v0x5614d27c8fd0_0 .net "done", 0 0, v0x5614d27c3010_0;  1 drivers
v0x5614d27c90c0_0 .net "en_SCK", 0 0, v0x5614d27c7dc0_0;  1 drivers
v0x5614d27c92c0_0 .net "load_data", 0 0, v0x5614d27c7f30_0;  1 drivers
v0x5614d27c9360_0 .net "load_data_in", 0 0, v0x5614d27c3190_0;  1 drivers
v0x5614d27c9400_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  1 drivers
S_0x5614d2791f60 .scope module, "clock_divider" "divider_clock_spi" 3 29, 4 1 0, S_0x5614d27928b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "spi_bitrate";
    .port_info 4 /OUTPUT 1 "SCK";
v0x5614d279efa0_0 .var "SCK", 0 0;
v0x5614d279f0a0_0 .net "clk_cpu", 0 0, v0x5614d27c9e30_0;  alias, 1 drivers
v0x5614d27c16e0_0 .var "counter", 31 0;
v0x5614d27c17a0_0 .net "en", 0 0, v0x5614d27c7dc0_0;  alias, 1 drivers
v0x5614d27c1860_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  alias, 1 drivers
v0x5614d27c1970_0 .net "spi_bitrate", 31 0, v0x5614d27c99e0_0;  alias, 1 drivers
E_0x5614d2788770 .event posedge, v0x5614d27c1860_0, v0x5614d279f0a0_0;
S_0x5614d27c1af0 .scope module, "piso_sipo_spi" "piso_sipo" 3 37, 5 1 0, S_0x5614d27928b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /INPUT 2 "SPI_DATA_LEN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 1 "load_data_in";
P_0x5614d27c1cf0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x5614d27c1f00_0 .net "MISO", 0 0, v0x5614d27c96f0_0;  alias, 1 drivers
v0x5614d27c1fe0_0 .var "MOSI", 0 0;
v0x5614d27c20a0_0 .net "SPI_DATA_LEN", 1 0, L_0x5614d27ca9f0;  alias, 1 drivers
L_0x7f2974da8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2160_0 .net/2u *"_ivl_0", 1 0, L_0x7f2974da8018;  1 drivers
L_0x7f2974da80f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2240_0 .net/2u *"_ivl_10", 4 0, L_0x7f2974da80f0;  1 drivers
L_0x7f2974da8138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2370_0 .net/2u *"_ivl_12", 1 0, L_0x7f2974da8138;  1 drivers
v0x5614d27c2450_0 .net *"_ivl_14", 0 0, L_0x5614d27ca1a0;  1 drivers
L_0x7f2974da8180 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2510_0 .net/2u *"_ivl_16", 4 0, L_0x7f2974da8180;  1 drivers
L_0x7f2974da81c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c25f0_0 .net/2u *"_ivl_18", 4 0, L_0x7f2974da81c8;  1 drivers
v0x5614d27c26d0_0 .net *"_ivl_2", 0 0, L_0x5614d27c9f70;  1 drivers
v0x5614d27c2790_0 .net *"_ivl_20", 4 0, L_0x5614d27ca290;  1 drivers
v0x5614d27c2870_0 .net *"_ivl_22", 4 0, L_0x5614d27ca420;  1 drivers
L_0x7f2974da8060 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2950_0 .net/2u *"_ivl_4", 4 0, L_0x7f2974da8060;  1 drivers
L_0x7f2974da80a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5614d27c2a30_0 .net/2u *"_ivl_6", 1 0, L_0x7f2974da80a8;  1 drivers
v0x5614d27c2b10_0 .net *"_ivl_8", 0 0, L_0x5614d27ca060;  1 drivers
v0x5614d27c2bd0_0 .net "clk", 0 0, L_0x5614d27cc0c0;  alias, 1 drivers
v0x5614d27c2c90_0 .var "couter_bit", 5 0;
v0x5614d27c2d70_0 .net "data_in", 31 0, v0x5614d27c58b0_0;  alias, 1 drivers
v0x5614d27c2e50_0 .net "data_len", 4 0, L_0x5614d27ca5b0;  1 drivers
v0x5614d27c2f30_0 .var "data_out", 31 0;
v0x5614d27c3010_0 .var "done", 0 0;
v0x5614d27c30d0_0 .net "load", 0 0, v0x5614d27c7f30_0;  alias, 1 drivers
v0x5614d27c3190_0 .var "load_data_in", 0 0;
v0x5614d27c3250_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  alias, 1 drivers
v0x5614d27c32f0_0 .var "shift_reg", 31 0;
E_0x5614d2787c40 .event posedge, v0x5614d27c1860_0, v0x5614d27c2bd0_0;
L_0x5614d27c9f70 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8018;
L_0x5614d27ca060 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da80a8;
L_0x5614d27ca1a0 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8138;
L_0x5614d27ca290 .functor MUXZ 5, L_0x7f2974da81c8, L_0x7f2974da8180, L_0x5614d27ca1a0, C4<>;
L_0x5614d27ca420 .functor MUXZ 5, L_0x5614d27ca290, L_0x7f2974da80f0, L_0x5614d27ca060, C4<>;
L_0x5614d27ca5b0 .functor MUXZ 5, L_0x5614d27ca420, L_0x7f2974da8060, L_0x5614d27c9f70, C4<>;
S_0x5614d27c3550 .scope module, "spi_control" "spi_logic_control" 3 50, 6 1 0, S_0x5614d27928b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_OUT";
    .port_info 3 /INPUT 9 "SPI_CTRL";
    .port_info 4 /OUTPUT 1 "SCK";
    .port_info 5 /OUTPUT 1 "SS";
    .port_info 6 /OUTPUT 1 "IRQ_SPI";
    .port_info 7 /INPUT 1 "clk_divider";
    .port_info 8 /INPUT 1 "done";
    .port_info 9 /OUTPUT 1 "SCK_inter";
    .port_info 10 /OUTPUT 1 "en_SCK";
    .port_info 11 /OUTPUT 1 "load_data";
    .port_info 12 /OUTPUT 32 "NEW_SPI_DATA_OUT";
    .port_info 13 /OUTPUT 2 "SPI_DATA_LEN";
    .port_info 14 /INPUT 1 "load_data_in";
    .port_info 15 /INPUT 32 "SPI_DATA_IN_I";
    .port_info 16 /OUTPUT 32 "NEW_SPI_DATA_IN";
P_0x5614d27c36e0 .param/l "DONE" 0 6 28, C4<100>;
P_0x5614d27c3720 .param/l "IDLE" 0 6 24, C4<000>;
P_0x5614d27c3760 .param/l "LOAD" 0 6 25, C4<001>;
P_0x5614d27c37a0 .param/l "LOAD_DATA" 0 6 27, C4<011>;
P_0x5614d27c37e0 .param/l "TRANSMIT" 0 6 26, C4<010>;
L_0x5614d279ee90 .functor NOT 1, v0x5614d279efa0_0, C4<0>, C4<0>, C4<0>;
L_0x5614d27a3130 .functor NOT 1, v0x5614d279efa0_0, C4<0>, C4<0>, C4<0>;
L_0x5614d27a3450 .functor BUFZ 1, v0x5614d27c7e90_0, C4<0>, C4<0>, C4<0>;
v0x5614d27c68b0_0 .net "IRQ_SPI", 0 0, L_0x5614d27cc3a0;  alias, 1 drivers
v0x5614d27c6990_0 .net "NEW_SPI_DATA_IN", 31 0, v0x5614d27c4350_0;  alias, 1 drivers
v0x5614d27c6a80_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x5614d27c58b0_0;  alias, 1 drivers
v0x5614d27c6b50_0 .net "SCK", 0 0, L_0x5614d27cc2b0;  alias, 1 drivers
v0x5614d27c6bf0_0 .net "SCK_inter", 0 0, L_0x5614d27cc0c0;  alias, 1 drivers
v0x5614d27c6ce0_0 .net "SPI_BIT_ORDER", 0 0, L_0x5614d27ca950;  1 drivers
v0x5614d27c6dd0_0 .net "SPI_CTRL", 8 0, v0x5614d27c9b20_0;  alias, 1 drivers
v0x5614d27c6e90_0 .net "SPI_DATA_IN_I", 31 0, v0x5614d27c2f30_0;  alias, 1 drivers
v0x5614d27c6fa0_0 .net "SPI_DATA_LEN", 1 0, L_0x5614d27ca9f0;  alias, 1 drivers
v0x5614d27c7060_0 .net "SPI_DATA_OUT", 31 0, v0x5614d27c9cd0_0;  alias, 1 drivers
v0x5614d27c7120_0 .net "SPI_FRAME_START", 0 0, L_0x5614d27caba0;  1 drivers
v0x5614d27c71c0_0 .net "SPI_I_MSK", 0 0, L_0x5614d27cae30;  1 drivers
v0x5614d27c7280_0 .net "SPI_MODE", 1 0, L_0x5614d27ca820;  1 drivers
v0x5614d27c7360_0 .net "SPI_ON", 0 0, L_0x5614d27ca780;  1 drivers
v0x5614d27c7420_0 .net "SPI_START", 0 0, L_0x5614d27cac40;  1 drivers
v0x5614d27c74e0_0 .net "SS", 0 0, L_0x5614d27a3450;  alias, 1 drivers
v0x5614d27c75a0_0 .net *"_ivl_15", 0 0, L_0x5614d27cbf80;  1 drivers
v0x5614d27c7790_0 .net *"_ivl_16", 0 0, L_0x5614d279ee90;  1 drivers
v0x5614d27c7870_0 .net *"_ivl_21", 0 0, L_0x5614d27cc1b0;  1 drivers
v0x5614d27c7950_0 .net *"_ivl_22", 0 0, L_0x5614d27a3130;  1 drivers
L_0x7f2974da8600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5614d27c7a30_0 .net/2u *"_ivl_26", 0 0, L_0x7f2974da8600;  1 drivers
v0x5614d27c7b10_0 .net "clk_cpu", 0 0, v0x5614d27c9e30_0;  alias, 1 drivers
v0x5614d27c7bb0_0 .net "clk_divider", 0 0, v0x5614d279efa0_0;  alias, 1 drivers
v0x5614d27c7c50_0 .var "corrent_state", 2 0;
v0x5614d27c7cf0_0 .net "done", 0 0, v0x5614d27c3010_0;  alias, 1 drivers
v0x5614d27c7dc0_0 .var "en_SCK", 0 0;
v0x5614d27c7e90_0 .var "load_SS", 0 0;
v0x5614d27c7f30_0 .var "load_data", 0 0;
v0x5614d27c7fd0_0 .net "load_data_in", 0 0, v0x5614d27c3190_0;  alias, 1 drivers
v0x5614d27c80c0_0 .var "next_state", 2 0;
v0x5614d27c8180_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  alias, 1 drivers
E_0x5614d27879f0/0 .event anyedge, v0x5614d27c7c50_0, v0x5614d27c7360_0, v0x5614d27c7120_0, v0x5614d27c7420_0;
E_0x5614d27879f0/1 .event anyedge, v0x5614d27c3010_0;
E_0x5614d27879f0 .event/or E_0x5614d27879f0/0, E_0x5614d27879f0/1;
L_0x5614d27ca780 .part v0x5614d27c9b20_0, 8, 1;
L_0x5614d27ca820 .part v0x5614d27c9b20_0, 6, 2;
L_0x5614d27ca950 .part v0x5614d27c9b20_0, 5, 1;
L_0x5614d27ca9f0 .part v0x5614d27c9b20_0, 3, 2;
L_0x5614d27caba0 .part v0x5614d27c9b20_0, 2, 1;
L_0x5614d27cac40 .part v0x5614d27c9b20_0, 1, 1;
L_0x5614d27cae30 .part v0x5614d27c9b20_0, 0, 1;
L_0x5614d27cbf80 .part L_0x5614d27ca820, 0, 1;
L_0x5614d27cc0c0 .functor MUXZ 1, v0x5614d279efa0_0, L_0x5614d279ee90, L_0x5614d27cbf80, C4<>;
L_0x5614d27cc1b0 .part L_0x5614d27ca820, 1, 1;
L_0x5614d27cc2b0 .functor MUXZ 1, v0x5614d279efa0_0, L_0x5614d27a3130, L_0x5614d27cc1b0, C4<>;
L_0x5614d27cc3a0 .functor MUXZ 1, L_0x7f2974da8600, v0x5614d27c3010_0, L_0x5614d27cae30, C4<>;
S_0x5614d27c3cc0 .scope module, "data_order" "spi_data_order" 6 45, 7 1 0, S_0x5614d27c3550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "SPI_DATA_IN";
    .port_info 4 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 5 /OUTPUT 32 "SPI_DATA_OUT";
P_0x5614d27c3ec0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x5614d27c4080_0 .net "SPI_BIT_ORDER", 0 0, L_0x5614d27ca950;  alias, 1 drivers
v0x5614d27c4160_0 .net "SPI_DATA_IN", 31 0, v0x5614d27c2f30_0;  alias, 1 drivers
v0x5614d27c4250_0 .net "SPI_DATA_LEN", 1 0, L_0x5614d27ca9f0;  alias, 1 drivers
v0x5614d27c4350_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f2974da8210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614d27c43f0_0 .net/2u *"_ivl_0", 1 0, L_0x7f2974da8210;  1 drivers
L_0x7f2974da82e8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c4520_0 .net/2u *"_ivl_10", 4 0, L_0x7f2974da82e8;  1 drivers
L_0x7f2974da8330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5614d27c4600_0 .net/2u *"_ivl_12", 1 0, L_0x7f2974da8330;  1 drivers
v0x5614d27c46e0_0 .net *"_ivl_14", 0 0, L_0x5614d27cb010;  1 drivers
L_0x7f2974da8378 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c47a0_0 .net/2u *"_ivl_16", 4 0, L_0x7f2974da8378;  1 drivers
L_0x7f2974da83c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c4880_0 .net/2u *"_ivl_18", 4 0, L_0x7f2974da83c0;  1 drivers
v0x5614d27c4960_0 .net *"_ivl_2", 0 0, L_0x5614d27caed0;  1 drivers
v0x5614d27c4a20_0 .net *"_ivl_20", 4 0, L_0x5614d27cb130;  1 drivers
v0x5614d27c4b00_0 .net *"_ivl_22", 4 0, L_0x5614d27cb320;  1 drivers
L_0x7f2974da8258 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c4be0_0 .net/2u *"_ivl_4", 4 0, L_0x7f2974da8258;  1 drivers
L_0x7f2974da82a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5614d27c4cc0_0 .net/2u *"_ivl_6", 1 0, L_0x7f2974da82a0;  1 drivers
v0x5614d27c4da0_0 .net *"_ivl_8", 0 0, L_0x5614d27caf70;  1 drivers
v0x5614d27c4e60_0 .net "data_len", 4 0, L_0x5614d27cb4b0;  1 drivers
v0x5614d27c4f40_0 .net "en", 0 0, v0x5614d27c3190_0;  alias, 1 drivers
v0x5614d27c4fe0_0 .var/i "i", 31 0;
v0x5614d27c50a0_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  alias, 1 drivers
E_0x5614d274d3a0 .event anyedge, v0x5614d27c1860_0, v0x5614d27c4080_0, v0x5614d27c4e60_0, v0x5614d27c2f30_0;
L_0x5614d27caed0 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8210;
L_0x5614d27caf70 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da82a0;
L_0x5614d27cb010 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8330;
L_0x5614d27cb130 .functor MUXZ 5, L_0x7f2974da83c0, L_0x7f2974da8378, L_0x5614d27cb010, C4<>;
L_0x5614d27cb320 .functor MUXZ 5, L_0x5614d27cb130, L_0x7f2974da82e8, L_0x5614d27caf70, C4<>;
L_0x5614d27cb4b0 .functor MUXZ 5, L_0x5614d27cb320, L_0x7f2974da8258, L_0x5614d27caed0, C4<>;
S_0x5614d27c5200 .scope module, "data_order_in" "spi_data_order" 6 55, 7 1 0, S_0x5614d27c3550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "SPI_DATA_IN";
    .port_info 4 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 5 /OUTPUT 32 "SPI_DATA_OUT";
P_0x5614d27c5400 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x5614d27c55e0_0 .net "SPI_BIT_ORDER", 0 0, L_0x5614d27ca950;  alias, 1 drivers
v0x5614d27c56d0_0 .net "SPI_DATA_IN", 31 0, v0x5614d27c9cd0_0;  alias, 1 drivers
v0x5614d27c5790_0 .net "SPI_DATA_LEN", 1 0, L_0x5614d27ca9f0;  alias, 1 drivers
v0x5614d27c58b0_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f2974da8408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5614d27c5970_0 .net/2u *"_ivl_0", 1 0, L_0x7f2974da8408;  1 drivers
L_0x7f2974da84e0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c5a80_0 .net/2u *"_ivl_10", 4 0, L_0x7f2974da84e0;  1 drivers
L_0x7f2974da8528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5614d27c5b60_0 .net/2u *"_ivl_12", 1 0, L_0x7f2974da8528;  1 drivers
v0x5614d27c5c40_0 .net *"_ivl_14", 0 0, L_0x5614d27cb970;  1 drivers
L_0x7f2974da8570 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c5d00_0 .net/2u *"_ivl_16", 4 0, L_0x7f2974da8570;  1 drivers
L_0x7f2974da85b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c5de0_0 .net/2u *"_ivl_18", 4 0, L_0x7f2974da85b8;  1 drivers
v0x5614d27c5ec0_0 .net *"_ivl_2", 0 0, L_0x5614d27cb680;  1 drivers
v0x5614d27c5f80_0 .net *"_ivl_20", 4 0, L_0x5614d27cba60;  1 drivers
v0x5614d27c6060_0 .net *"_ivl_22", 4 0, L_0x5614d27cbc20;  1 drivers
L_0x7f2974da8450 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x5614d27c6140_0 .net/2u *"_ivl_4", 4 0, L_0x7f2974da8450;  1 drivers
L_0x7f2974da8498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5614d27c6220_0 .net/2u *"_ivl_6", 1 0, L_0x7f2974da8498;  1 drivers
v0x5614d27c6300_0 .net *"_ivl_8", 0 0, L_0x5614d27cb880;  1 drivers
v0x5614d27c63c0_0 .net "data_len", 4 0, L_0x5614d27cbdb0;  1 drivers
v0x5614d27c65b0_0 .net "en", 0 0, v0x5614d27c7f30_0;  alias, 1 drivers
v0x5614d27c6650_0 .var/i "i", 31 0;
v0x5614d27c6710_0 .net "rst", 0 0, v0x5614d27c9ed0_0;  alias, 1 drivers
E_0x5614d27c5570 .event anyedge, v0x5614d27c1860_0, v0x5614d27c4080_0, v0x5614d27c63c0_0, v0x5614d27c56d0_0;
L_0x5614d27cb680 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8408;
L_0x5614d27cb880 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8498;
L_0x5614d27cb970 .cmp/eq 2, L_0x5614d27ca9f0, L_0x7f2974da8528;
L_0x5614d27cba60 .functor MUXZ 5, L_0x7f2974da85b8, L_0x7f2974da8570, L_0x5614d27cb970, C4<>;
L_0x5614d27cbc20 .functor MUXZ 5, L_0x5614d27cba60, L_0x7f2974da84e0, L_0x5614d27cb880, C4<>;
L_0x5614d27cbdb0 .functor MUXZ 5, L_0x5614d27cbc20, L_0x7f2974da8450, L_0x5614d27cb680, C4<>;
    .scope S_0x5614d2791f60;
T_0 ;
    %wait E_0x5614d2788770;
    %load/vec4 v0x5614d27c1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614d27c16e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d279efa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5614d27c17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5614d27c16e0_0;
    %load/vec4 v0x5614d27c1970_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614d27c16e0_0, 0;
    %load/vec4 v0x5614d279efa0_0;
    %inv;
    %assign/vec4 v0x5614d279efa0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5614d27c16e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5614d27c16e0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d279efa0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5614d27c1af0;
T_1 ;
    %wait E_0x5614d2787c40;
    %load/vec4 v0x5614d27c3250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614d27c32f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5614d27c2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d27c1fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5614d27c2f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d27c3010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5614d27c30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5614d27c2c90_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5614d27c2e50_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x5614d27c32f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5614d27c1fe0_0, 0;
    %load/vec4 v0x5614d27c32f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5614d27c32f0_0, 0;
    %load/vec4 v0x5614d27c1f00_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5614d27c2e50_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5614d27c32f0_0, 4, 5;
    %load/vec4 v0x5614d27c2c90_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5614d27c2c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d27c3010_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5614d27c32f0_0;
    %assign/vec4 v0x5614d27c2f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614d27c3010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d27c1fe0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614d27c1fe0_0, 0;
    %load/vec4 v0x5614d27c2d70_0;
    %assign/vec4 v0x5614d27c32f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5614d27c3cc0;
T_2 ;
    %wait E_0x5614d274d3a0;
    %load/vec4 v0x5614d27c50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c4fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c4350_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5614d27c4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c4fe0_0, 0, 32;
T_2.4 ; Top of for-loop
    %load/vec4 v0x5614d27c4fe0_0;
    %load/vec4 v0x5614d27c4e60_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_2.5, 5;
    %load/vec4 v0x5614d27c4160_0;
    %load/vec4 v0x5614d27c4e60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x5614d27c4fe0_0;
    %sub;
    %part/u 1;
    %ix/getv/s 4, v0x5614d27c4fe0_0;
    %store/vec4 v0x5614d27c4350_0, 4, 1;
T_2.6 ; for-loop step statement
    %load/vec4 v0x5614d27c4fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614d27c4fe0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ; for-loop exit label
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5614d27c4160_0;
    %store/vec4 v0x5614d27c4350_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5614d27c5200;
T_3 ;
    %wait E_0x5614d27c5570;
    %load/vec4 v0x5614d27c6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c6650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c58b0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5614d27c55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c6650_0, 0, 32;
T_3.4 ; Top of for-loop
    %load/vec4 v0x5614d27c6650_0;
    %load/vec4 v0x5614d27c63c0_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_3.5, 5;
    %load/vec4 v0x5614d27c56d0_0;
    %load/vec4 v0x5614d27c63c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x5614d27c6650_0;
    %sub;
    %part/u 1;
    %ix/getv/s 4, v0x5614d27c6650_0;
    %store/vec4 v0x5614d27c58b0_0, 4, 1;
T_3.6 ; for-loop step statement
    %load/vec4 v0x5614d27c6650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614d27c6650_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5614d27c56d0_0;
    %store/vec4 v0x5614d27c58b0_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5614d27c3550;
T_4 ;
    %wait E_0x5614d2788770;
    %load/vec4 v0x5614d27c8180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5614d27c7c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5614d27c80c0_0;
    %assign/vec4 v0x5614d27c7c50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614d27c3550;
T_5 ;
    %wait E_0x5614d27879f0;
    %load/vec4 v0x5614d27c7c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %load/vec4 v0x5614d27c7360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x5614d27c7120_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %load/vec4 v0x5614d27c7420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
T_5.11 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %load/vec4 v0x5614d27c7cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
T_5.13 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c7f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c7e90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5614d27c80c0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5614d279e8d0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x5614d27c9e30_0;
    %nor/r;
    %store/vec4 v0x5614d27c9e30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5614d279e8d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c9e30_0, 0, 1;
    %vpi_call 2 37 "$dumpfile", "spi_logic_masterr.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$monitor", $time, "clk_cpu=%b,rst=%b, SPI_BITRATE=%b, SPI_DATA_OUT=%b, SPI_DATA_IN=%b, SPI_CTRL=%b, SCK=%b,MOSI=%b, MISO=%b, SS=%b, IRQ_SPI=%b", v0x5614d27c9e30_0, v0x5614d27c9ed0_0, v0x5614d27c99e0_0, v0x5614d27c9cd0_0, v0x5614d27c9c10_0, v0x5614d27c9b20_0, v0x5614d27c98f0_0, v0x5614d27c9800_0, v0x5614d27c96f0_0, v0x5614d27c9d90_0, v0x5614d27c95e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c9ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5614d27c99e0_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614d27c9cd0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c9ed0_0, 0, 1;
    %pushi/vec4 13, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 269, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x5614d27c9cd0_0, 0, 32;
    %pushi/vec4 271, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %pushi/vec4 269, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 600, 0;
    %pushi/vec4 169, 0, 32;
    %store/vec4 v0x5614d27c9cd0_0, 0, 32;
    %pushi/vec4 302, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614d27c96f0_0, 0, 1;
    %pushi/vec4 300, 0, 9;
    %store/vec4 v0x5614d27c9b20_0, 0, 9;
    %delay 1000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "spi_logic_master_tb.v";
    "spi_logic_master.v";
    "divider_clock_spi.v";
    "piso_sipo.v";
    "spi_logic_control.v";
    "spi_data_order.v";
