#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu May 23 23:06:11 2019
# Process ID: 11276
# Current directory: C:/Users/farha/Uart_Book/Uart_Book.runs/synth_1
# Command line: vivado.exe -log UART_TEST.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_TEST.tcl
# Log file: C:/Users/farha/Uart_Book/Uart_Book.runs/synth_1/UART_TEST.vds
# Journal file: C:/Users/farha/Uart_Book/Uart_Book.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_TEST.tcl -notrace
Command: synth_design -top UART_TEST -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 323.613 ; gain = 113.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_TEST' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TEST.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_TOP' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TOP.v:23]
	Parameter D_BIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'COUNTER_FOR_BAUD' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/COUNTER_FOR_BAUD.v:23]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER_FOR_BAUD' (1#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/COUNTER_FOR_BAUD.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_RX.v:23]
	Parameter D_BIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_RX.v:23]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TX.v:23]
	Parameter D_BIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
WARNING: [Synth 8-5788] Register tx_reg_reg in module UART_TX is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TX.v:60]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (3#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TX.v:23]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/fifo.v:23]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/fifo.v:85]
INFO: [Synth 8-256] done synthesizing module 'fifo' (4#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/fifo.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_TOP' (5#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/debounce.v:23]
	Parameter zero bound to: 2'b00 
	Parameter wait0 bound to: 2'b01 
	Parameter one bound to: 2'b10 
	Parameter wait1 bound to: 2'b11 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/debounce.v:79]
INFO: [Synth 8-256] done synthesizing module 'debounce' (6#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'UART_TEST' (7#1) [C:/Users/farha/Uart_Book/Uart_Book.srcs/sources_1/new/UART_TEST.v:23]
WARNING: [Synth 8-3917] design UART_TEST has port sseg[6] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[4] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[3] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[1] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 361.191 ; gain = 150.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 361.191 ; gain = 150.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/farha/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-4-Master.xdc]
Finished Parsing XDC File [C:/Users/farha/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/farha/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_TEST_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_TEST_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 673.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---RAMs : 
	             256K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_TEST 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module COUNTER_FOR_BAUD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "uart_unit/baud_gen_unit/max_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UART_TEST has port sseg[6] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[4] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[3] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[1] driven by constant 1
WARNING: [Synth 8-3917] design UART_TEST has port sseg[0] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[0]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[1]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[2]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[3]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[4]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[5]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[6]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[7]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[8]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[9]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[10]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[11]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[12]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[13]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[14]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[15]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[16]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[17]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[18]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[19]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[20]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[21]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[22]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/q_reg_reg[23]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/state_reg_reg[1]) is unused and will be removed from module UART_TEST.
WARNING: [Synth 8-3332] Sequential element (btn_db_unit/state_reg_reg[0]) is unused and will be removed from module UART_TEST.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object                           | Inference | Size (Depth x Width) | Primitives                       | 
+------------+--------------------------------------+-----------+----------------------+----------------------------------+
|UART_TEST   | uart_unit/fifo_rx_unit/array_reg_reg | Implied   | 32 K x 8             | RAM64X1D x 1024  RAM64M x 1024   | 
|UART_TEST   | uart_unit/fifo_tx_unit/array_reg_reg | Implied   | 32 K x 8             | RAM64X1D x 1024  RAM64M x 1024   | 
+------------+--------------------------------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 673.195 ; gain = 462.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:14 . Memory (MB): peak = 704.742 ; gain = 494.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 768.859 ; gain = 558.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:25 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    32|
|3     |LUT1     |   195|
|4     |LUT2     |   116|
|5     |LUT3     |    44|
|6     |LUT4     |    94|
|7     |LUT5     |    45|
|8     |LUT6     |  3257|
|9     |MUXF7    |  1088|
|10    |MUXF8    |   527|
|11    |RAM64M   |  2048|
|12    |RAM64X1D |  2048|
|13    |FDCE     |  1058|
|14    |FDPE     |     3|
|15    |IBUF     |     5|
|16    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 | 10577|
|2     |  uart_unit       |UART_TOP         | 10555|
|3     |    baud_gen_unit |COUNTER_FOR_BAUD |    23|
|4     |    fifo_rx_unit  |fifo             |  5211|
|5     |    fifo_tx_unit  |fifo_0           |  5176|
|6     |    uart_rx_unit  |UART_RX          |   107|
|7     |    uart_tx_unit  |UART_TX          |    38|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 772.668 ; gain = 212.031
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 772.668 ; gain = 562.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2048 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2048 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 772.668 ; gain = 532.297
INFO: [Common 17-1381] The checkpoint 'C:/Users/farha/Uart_Book/Uart_Book.runs/synth_1/UART_TEST.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 772.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 23 23:07:55 2019...
