module.exports = {
  wCsrData: 32,
  wCsrRegNum: 10,
  wCsrRegOffset: 2,
  CsrInfo: {
    CAIUTCR_TransEn: {
      name: 'CAIUTCR_TransEn',
      prefix: 'CAIUTCR',
      regnumlo: 0,
      regnumhi: 0,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 1,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTCR_IsolEn: {
      name: 'CAIUTCR_IsolEn',
      prefix: 'CAIUTCR',
      regnumlo: 0,
      regnumhi: 0,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTAR_TransActv: {
      name: 'CAIUTAR_TransActv',
      prefix: 'CAIUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTAR_SnpActv: {
      name: 'CAIUTAR_SnpActv',
      prefix: 'CAIUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTAR_CohActv: {
      name: 'CAIUTAR_CohActv',
      prefix: 'CAIUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 2,
      msb: 2,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTTR_TransLimit: {
      name: 'CAIUTTR_TransLimit',
      prefix: 'CAIUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTTR_TransDelta: {
      name: 'CAIUTTR_TransDelta',
      prefix: 'CAIUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTTR_TransThrottleMask: {
      name: 'CAIUTTR_TransThrottleMask',
      prefix: 'CAIUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 30,
      msb: 30,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUTTR_TransThrottleEn: {
      name: 'CAIUTTR_TransThrottleEn',
      prefix: 'CAIUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 31,
      msb: 31,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCECR_ErrDetEn: {
      name: 'CAIUCECR_ErrDetEn',
      prefix: 'CAIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCECR_ErrIntEn: {
      name: 'CAIUCECR_ErrIntEn',
      prefix: 'CAIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCECR_ErrThreshold: {
      name: 'CAIUCECR_ErrThreshold',
      prefix: 'CAIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESR_ErrVld: {
      name: 'CAIUCESR_ErrVld',
      prefix: 'CAIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESR_ErrOvf: {
      name: 'CAIUCESR_ErrOvf',
      prefix: 'CAIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESR_ErrCount: {
      name: 'CAIUCESR_ErrCount',
      prefix: 'CAIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESR_ErrType: {
      name: 'CAIUCESR_ErrType',
      prefix: 'CAIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESR_ErrInfo: {
      name: 'CAIUCESR_ErrInfo',
      prefix: 'CAIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCELR0_ErrEntry: {
      name: 'CAIUCELR0_ErrEntry',
      prefix: 'CAIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCELR0_ErrWay: {
      name: 'CAIUCELR0_ErrWay',
      prefix: 'CAIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCELR0_ErrWord: {
      name: 'CAIUCELR0_ErrWord',
      prefix: 'CAIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCELR1_ErrAddr: {
      name: 'CAIUCELR1_ErrAddr',
      prefix: 'CAIUCELR1',
      regnumlo: 67,
      regnumhi: 67,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUCESAR_ErrVld: {
      name: 'CAIUCESAR_ErrVld',
      prefix: 'CAIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUCESR'
    },
    CAIUCESAR_ErrOvf: {
      name: 'CAIUCESAR_ErrOvf',
      prefix: 'CAIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUCESR'
    },
    CAIUCESAR_ErrCount: {
      name: 'CAIUCESAR_ErrCount',
      prefix: 'CAIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUCESR'
    },
    CAIUCESAR_ErrType: {
      name: 'CAIUCESAR_ErrType',
      prefix: 'CAIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUCESR'
    },
    CAIUCESAR_ErrInfo: {
      name: 'CAIUCESAR_ErrInfo',
      prefix: 'CAIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUCESR'
    },
    CAIUUECR_ErrDetEn: {
      name: 'CAIUUECR_ErrDetEn',
      prefix: 'CAIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUECR_ErrIntEn: {
      name: 'CAIUUECR_ErrIntEn',
      prefix: 'CAIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUECR_ErrThreshold: {
      name: 'CAIUUECR_ErrThreshold',
      prefix: 'CAIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESR_ErrVld: {
      name: 'CAIUUESR_ErrVld',
      prefix: 'CAIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESR_ErrOvf: {
      name: 'CAIUUESR_ErrOvf',
      prefix: 'CAIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESR_ErrCount: {
      name: 'CAIUUESR_ErrCount',
      prefix: 'CAIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESR_ErrType: {
      name: 'CAIUUESR_ErrType',
      prefix: 'CAIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESR_ErrInfo: {
      name: 'CAIUUESR_ErrInfo',
      prefix: 'CAIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUELR0_ErrEntry: {
      name: 'CAIUUELR0_ErrEntry',
      prefix: 'CAIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUELR0_ErrWay: {
      name: 'CAIUUELR0_ErrWay',
      prefix: 'CAIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUELR0_ErrWord: {
      name: 'CAIUUELR0_ErrWord',
      prefix: 'CAIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUELR1_ErrAddr: {
      name: 'CAIUUELR1_ErrAddr',
      prefix: 'CAIUUELR1',
      regnumlo: 83,
      regnumhi: 83,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUUESAR_ErrVld: {
      name: 'CAIUUESAR_ErrVld',
      prefix: 'CAIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUUESR'
    },
    CAIUUESAR_ErrOvf: {
      name: 'CAIUUESAR_ErrOvf',
      prefix: 'CAIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUUESR'
    },
    CAIUUESAR_ErrCount: {
      name: 'CAIUUESAR_ErrCount',
      prefix: 'CAIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUUESR'
    },
    CAIUUESAR_ErrType: {
      name: 'CAIUUESAR_ErrType',
      prefix: 'CAIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUUESR'
    },
    CAIUUESAR_ErrInfo: {
      name: 'CAIUUESAR_ErrInfo',
      prefix: 'CAIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'CAIUUESR'
    },
    CAIUDCR_DbgOp: {
      name: 'CAIUDCR_DbgOp',
      prefix: 'CAIUDCR',
      regnumlo: 960,
      regnumhi: 960,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDAR_DbgOpActv: {
      name: 'CAIUDAR_DbgOpActv',
      prefix: 'CAIUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDAR_DbgOpFail: {
      name: 'CAIUDAR_DbgOpFail',
      prefix: 'CAIUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDLR_DbgEntry: {
      name: 'CAIUDLR_DbgEntry',
      prefix: 'CAIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDLR_DbgStruct: {
      name: 'CAIUDLR_DbgStruct',
      prefix: 'CAIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDLR_DbgWord: {
      name: 'CAIUDLR_DbgWord',
      prefix: 'CAIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUDDR_DbgData: {
      name: 'CAIUDDR_DbgData',
      prefix: 'CAIUDDR',
      regnumlo: 964,
      regnumhi: 964,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUIDR_ImplVer: {
      name: 'CAIUIDR_ImplVer',
      prefix: 'CAIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 'CAIUIDR_ImplVer',
      access: 'RO',
      hardware: 'IG',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUIDR_CaiId: {
      name: 'CAIUIDR_CaiId',
      prefix: 'CAIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 8,
      msb: 14,
      width: 7,
      resetvalue: 'CAIUIDR_CaiId',
      access: 'RO',
      hardware: 'IG',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUIDR_Ca: {
      name: 'CAIUIDR_Ca',
      prefix: 'CAIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 15,
      msb: 15,
      width: 1,
      resetvalue: 'CAIUIDR_Ca',
      access: 'RO',
      hardware: 'IG',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUIDR_Type: {
      name: 'CAIUIDR_Type',
      prefix: 'CAIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 16,
      msb: 19,
      width: 4,
      resetvalue: 'CAIUIDR_Type',
      access: 'RO',
      hardware: 'IG',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    CAIUIDR_SfId: {
      name: 'CAIUIDR_SfId',
      prefix: 'CAIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 20,
      msb: 24,
      width: 5,
      resetvalue: 'CAIUIDR_SfId',
      access: 'RO',
      hardware: 'IG',
      pagelo: 0,
      pagehi: 95,
      alias: 'None'
    },
    NCBUTCR_TransEn: {
      name: 'NCBUTCR_TransEn',
      prefix: 'NCBUTCR',
      regnumlo: 0,
      regnumhi: 0,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 1,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTAR_TransActv: {
      name: 'NCBUTAR_TransActv',
      prefix: 'NCBUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTAR_SnpActv: {
      name: 'NCBUTAR_SnpActv',
      prefix: 'NCBUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTAR_CohActv: {
      name: 'NCBUTAR_CohActv',
      prefix: 'NCBUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 2,
      msb: 2,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTTR_TransLimit: {
      name: 'NCBUTTR_TransLimit',
      prefix: 'NCBUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTTR_TransDelta: {
      name: 'NCBUTTR_TransDelta',
      prefix: 'NCBUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTTR_TransThrottleMask: {
      name: 'NCBUTTR_TransThrottleMask',
      prefix: 'NCBUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 30,
      msb: 30,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUTTR_TransThrottleEn: {
      name: 'NCBUTTR_TransThrottleEn',
      prefix: 'NCBUTTR',
      regnumlo: 2,
      regnumhi: 2,
      lsb: 31,
      msb: 31,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_LookupEn: {
      name: 'NCBUPCTCR_LookupEn',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_FillEn: {
      name: 'NCBUPCTCR_FillEn',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_AllocPtlRdMiss: {
      name: 'NCBUPCTCR_AllocPtlRdMiss',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 8,
      msb: 8,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_AllocPtlWrMiss: {
      name: 'NCBUPCTCR_AllocPtlWrMiss',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 9,
      msb: 9,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_AllocFullRdMiss: {
      name: 'NCBUPCTCR_AllocFullRdMiss',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 10,
      msb: 10,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTCR_AllocFullWrMiss: {
      name: 'NCBUPCTCR_AllocFullWrMiss',
      prefix: 'NCBUPCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 11,
      msb: 11,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTAR_EvictActv: {
      name: 'NCBUPCTAR_EvictActv',
      prefix: 'NCBUPCTAR',
      regnumlo: 5,
      regnumhi: 5,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCTAR_FillActv: {
      name: 'NCBUPCTAR_FillActv',
      prefix: 'NCBUPCTAR',
      regnumlo: 5,
      regnumhi: 5,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMCR_PcMntOp: {
      name: 'NCBUPCMCR_PcMntOp',
      prefix: 'NCBUPCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMCR_PcArrId: {
      name: 'NCBUPCMCR_PcArrId',
      prefix: 'NCBUPCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 16,
      msb: 16,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMCR_PcSecAttr: {
      name: 'NCBUPCMCR_PcSecAttr',
      prefix: 'NCBUPCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 21,
      msb: 21,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMAR_MntOpActv: {
      name: 'NCBUPCMAR_MntOpActv',
      prefix: 'NCBUPCMAR',
      regnumlo: 33,
      regnumhi: 33,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMLR0_MntSet: {
      name: 'NCBUPCMLR0_MntSet',
      prefix: 'NCBUPCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMLR0_MntWay: {
      name: 'NCBUPCMLR0_MntWay',
      prefix: 'NCBUPCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMLR0_MntWord: {
      name: 'NCBUPCMLR0_MntWord',
      prefix: 'NCBUPCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMLR1_MntAddr: {
      name: 'NCBUPCMLR1_MntAddr',
      prefix: 'NCBUPCMLR1',
      regnumlo: 35,
      regnumhi: 35,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCMDR_MntData: {
      name: 'NCBUPCMDR_MntData',
      prefix: 'NCBUPCMDR',
      regnumlo: 36,
      regnumhi: 36,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCECR_ErrDetEn: {
      name: 'NCBUCECR_ErrDetEn',
      prefix: 'NCBUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCECR_ErrIntEn: {
      name: 'NCBUCECR_ErrIntEn',
      prefix: 'NCBUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCECR_ErrThreshold: {
      name: 'NCBUCECR_ErrThreshold',
      prefix: 'NCBUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESR_ErrVld: {
      name: 'NCBUCESR_ErrVld',
      prefix: 'NCBUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESR_ErrOvf: {
      name: 'NCBUCESR_ErrOvf',
      prefix: 'NCBUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESR_ErrCount: {
      name: 'NCBUCESR_ErrCount',
      prefix: 'NCBUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESR_ErrType: {
      name: 'NCBUCESR_ErrType',
      prefix: 'NCBUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESR_ErrInfo: {
      name: 'NCBUCESR_ErrInfo',
      prefix: 'NCBUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCELR0_ErrEntry: {
      name: 'NCBUCELR0_ErrEntry',
      prefix: 'NCBUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCELR0_ErrWay: {
      name: 'NCBUCELR0_ErrWay',
      prefix: 'NCBUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCELR0_ErrWord: {
      name: 'NCBUCELR0_ErrWord',
      prefix: 'NCBUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCELR1_ErrAddr: {
      name: 'NCBUCELR1_ErrAddr',
      prefix: 'NCBUCELR1',
      regnumlo: 67,
      regnumhi: 67,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUCESAR_ErrVld: {
      name: 'NCBUCESAR_ErrVld',
      prefix: 'NCBUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUCESR'
    },
    NCBUCESAR_ErrOvf: {
      name: 'NCBUCESAR_ErrOvf',
      prefix: 'NCBUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUCESR'
    },
    NCBUCESAR_ErrCount: {
      name: 'NCBUCESAR_ErrCount',
      prefix: 'NCBUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUCESR'
    },
    NCBUCESAR_ErrType: {
      name: 'NCBUCESAR_ErrType',
      prefix: 'NCBUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUCESR'
    },
    NCBUCESAR_ErrInfo: {
      name: 'NCBUCESAR_ErrInfo',
      prefix: 'NCBUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUCESR'
    },
    NCBUUECR_ErrDetEn: {
      name: 'NCBUUECR_ErrDetEn',
      prefix: 'NCBUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUECR_ErrIntEn: {
      name: 'NCBUUECR_ErrIntEn',
      prefix: 'NCBUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUECR_ErrThreshold: {
      name: 'NCBUUECR_ErrThreshold',
      prefix: 'NCBUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESR_ErrVld: {
      name: 'NCBUUESR_ErrVld',
      prefix: 'NCBUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESR_ErrOvf: {
      name: 'NCBUUESR_ErrOvf',
      prefix: 'NCBUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESR_ErrCount: {
      name: 'NCBUUESR_ErrCount',
      prefix: 'NCBUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESR_ErrType: {
      name: 'NCBUUESR_ErrType',
      prefix: 'NCBUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESR_ErrInfo: {
      name: 'NCBUUESR_ErrInfo',
      prefix: 'NCBUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUELR0_ErrEntry: {
      name: 'NCBUUELR0_ErrEntry',
      prefix: 'NCBUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUELR0_ErrWay: {
      name: 'NCBUUELR0_ErrWay',
      prefix: 'NCBUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUELR0_ErrWord: {
      name: 'NCBUUELR0_ErrWord',
      prefix: 'NCBUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUELR1_ErrAddr: {
      name: 'NCBUUELR1_ErrAddr',
      prefix: 'NCBUUELR1',
      regnumlo: 83,
      regnumhi: 83,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUUESAR_ErrVld: {
      name: 'NCBUUESAR_ErrVld',
      prefix: 'NCBUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUUESR'
    },
    NCBUUESAR_ErrOvf: {
      name: 'NCBUUESAR_ErrOvf',
      prefix: 'NCBUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUUESR'
    },
    NCBUUESAR_ErrCount: {
      name: 'NCBUUESAR_ErrCount',
      prefix: 'NCBUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUUESR'
    },
    NCBUUESAR_ErrType: {
      name: 'NCBUUESAR_ErrType',
      prefix: 'NCBUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUUESR'
    },
    NCBUUESAR_ErrInfo: {
      name: 'NCBUUESAR_ErrInfo',
      prefix: 'NCBUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'NCBUUESR'
    },
    NCBUDCR_DbgOp: {
      name: 'NCBUDCR_DbgOp',
      prefix: 'NCBUDCR',
      regnumlo: 960,
      regnumhi: 960,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDAR_DbgOpActv: {
      name: 'NCBUDAR_DbgOpActv',
      prefix: 'NCBUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDAR_DbgOpFail: {
      name: 'NCBUDAR_DbgOpFail',
      prefix: 'NCBUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDLR_DbgEntry: {
      name: 'NCBUDLR_DbgEntry',
      prefix: 'NCBUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDLR_DbgStruct: {
      name: 'NCBUDLR_DbgStruct',
      prefix: 'NCBUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDLR_DbgWord: {
      name: 'NCBUDLR_DbgWord',
      prefix: 'NCBUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUDDR_DbgData: {
      name: 'NCBUDDR_DbgData',
      prefix: 'NCBUDDR',
      regnumlo: 964,
      regnumhi: 964,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCIDR_NumSets: {
      name: 'NCBUPCIDR_NumSets',
      prefix: 'NCBUPCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 'NCBUPCIDR_NumSets',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCIDR_NumWays: {
      name: 'NCBUPCIDR_NumWays',
      prefix: 'NCBUPCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 'NCBUPCIDR_NumWays',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUPCIDR_Type: {
      name: 'NCBUPCIDR_Type',
      prefix: 'NCBUPCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 26,
      msb: 28,
      width: 3,
      resetvalue: 'NCBUPCIDR_Type',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_ImplVer: {
      name: 'NCBUIDR_ImplVer',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 'NCBUIDR_ImplVer',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_NcbId: {
      name: 'NCBUIDR_NcbId',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 8,
      msb: 14,
      width: 7,
      resetvalue: 'NCBUIDR_NcbId',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_Ca: {
      name: 'NCBUIDR_Ca',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 15,
      msb: 15,
      width: 1,
      resetvalue: 'NCBUIDR_Ca',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_Type: {
      name: 'NCBUIDR_Type',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 16,
      msb: 19,
      width: 4,
      resetvalue: 'NCBUIDR_Type',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_SfId: {
      name: 'NCBUIDR_SfId',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 20,
      msb: 24,
      width: 5,
      resetvalue: 'NCBUIDR_SfId',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    NCBUIDR_Pc: {
      name: 'NCBUIDR_Pc',
      prefix: 'NCBUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 31,
      msb: 31,
      width: 1,
      resetvalue: 'NCBUIDR_Pc',
      access: 'RO',
      hardware: 'IG',
      pagelo: 96,
      pagehi: 127,
      alias: 'None'
    },
    DIRUTAR_TransActv: {
      name: 'DIRUTAR_TransActv',
      prefix: 'DIRUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFER_SfEn: {
      name: 'DIRUSFER_SfEn',
      prefix: 'DIRUSFER',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCASER_CaSnpEn: {
      name: 'DIRUCASER_CaSnpEn',
      prefix: 'DIRUCASER',
      regnumlo: 16,
      regnumhi: 19,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCASAR_CaSnpActv: {
      name: 'DIRUCASAR_CaSnpActv',
      prefix: 'DIRUCASAR',
      regnumlo: 20,
      regnumhi: 23,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUMRHER_MrHntEn: {
      name: 'DIRUMRHER_MrHntEn',
      prefix: 'DIRUMRHER',
      regnumlo: 28,
      regnumhi: 28,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMCR_SfMntOp: {
      name: 'DIRUSFMCR_SfMntOp',
      prefix: 'DIRUSFMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMCR_SfId: {
      name: 'DIRUSFMCR_SfId',
      prefix: 'DIRUSFMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 16,
      msb: 20,
      width: 5,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMCR_SfSecAttr: {
      name: 'DIRUSFMCR_SfSecAttr',
      prefix: 'DIRUSFMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 21,
      msb: 21,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMAR_MntOpActv: {
      name: 'DIRUSFMAR_MntOpActv',
      prefix: 'DIRUSFMAR',
      regnumlo: 33,
      regnumhi: 33,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMLR0_MntSet: {
      name: 'DIRUSFMLR0_MntSet',
      prefix: 'DIRUSFMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMLR0_MntWay: {
      name: 'DIRUSFMLR0_MntWay',
      prefix: 'DIRUSFMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMLR0_MntWord: {
      name: 'DIRUSFMLR0_MntWord',
      prefix: 'DIRUSFMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMLR1_MntAddr: {
      name: 'DIRUSFMLR1_MntAddr',
      prefix: 'DIRUSFMLR1',
      regnumlo: 35,
      regnumhi: 35,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUSFMDR_MntData: {
      name: 'DIRUSFMDR_MntData',
      prefix: 'DIRUSFMDR',
      regnumlo: 36,
      regnumhi: 36,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCECR_ErrDetEn: {
      name: 'DIRUCECR_ErrDetEn',
      prefix: 'DIRUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCECR_ErrIntEn: {
      name: 'DIRUCECR_ErrIntEn',
      prefix: 'DIRUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCECR_ErrThreshold: {
      name: 'DIRUCECR_ErrThreshold',
      prefix: 'DIRUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESR_ErrVld: {
      name: 'DIRUCESR_ErrVld',
      prefix: 'DIRUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESR_ErrOvf: {
      name: 'DIRUCESR_ErrOvf',
      prefix: 'DIRUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESR_ErrCount: {
      name: 'DIRUCESR_ErrCount',
      prefix: 'DIRUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESR_ErrType: {
      name: 'DIRUCESR_ErrType',
      prefix: 'DIRUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESR_ErrInfo: {
      name: 'DIRUCESR_ErrInfo',
      prefix: 'DIRUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCELR0_ErrEntry: {
      name: 'DIRUCELR0_ErrEntry',
      prefix: 'DIRUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCELR0_ErrWay: {
      name: 'DIRUCELR0_ErrWay',
      prefix: 'DIRUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCELR0_ErrWord: {
      name: 'DIRUCELR0_ErrWord',
      prefix: 'DIRUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCELR1_ErrAddr: {
      name: 'DIRUCELR1_ErrAddr',
      prefix: 'DIRUCELR1',
      regnumlo: 67,
      regnumhi: 67,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUCESAR_ErrVld: {
      name: 'DIRUCESAR_ErrVld',
      prefix: 'DIRUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUCESR'
    },
    DIRUCESAR_ErrOvf: {
      name: 'DIRUCESAR_ErrOvf',
      prefix: 'DIRUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUCESR'
    },
    DIRUCESAR_ErrCount: {
      name: 'DIRUCESAR_ErrCount',
      prefix: 'DIRUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUCESR'
    },
    DIRUCESAR_ErrType: {
      name: 'DIRUCESAR_ErrType',
      prefix: 'DIRUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUCESR'
    },
    DIRUCESAR_ErrInfo: {
      name: 'DIRUCESAR_ErrInfo',
      prefix: 'DIRUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUCESR'
    },
    DIRUUECR_ErrDetEn: {
      name: 'DIRUUECR_ErrDetEn',
      prefix: 'DIRUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUECR_ErrIntEn: {
      name: 'DIRUUECR_ErrIntEn',
      prefix: 'DIRUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUECR_ErrThreshold: {
      name: 'DIRUUECR_ErrThreshold',
      prefix: 'DIRUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESR_ErrVld: {
      name: 'DIRUUESR_ErrVld',
      prefix: 'DIRUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESR_ErrOvf: {
      name: 'DIRUUESR_ErrOvf',
      prefix: 'DIRUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESR_ErrCount: {
      name: 'DIRUUESR_ErrCount',
      prefix: 'DIRUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESR_ErrType: {
      name: 'DIRUUESR_ErrType',
      prefix: 'DIRUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESR_ErrInfo: {
      name: 'DIRUUESR_ErrInfo',
      prefix: 'DIRUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUELR0_ErrEntry: {
      name: 'DIRUUELR0_ErrEntry',
      prefix: 'DIRUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUELR0_ErrWay: {
      name: 'DIRUUELR0_ErrWay',
      prefix: 'DIRUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUELR0_ErrWord: {
      name: 'DIRUUELR0_ErrWord',
      prefix: 'DIRUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUELR1_ErrAddr: {
      name: 'DIRUUELR1_ErrAddr',
      prefix: 'DIRUUELR1',
      regnumlo: 83,
      regnumhi: 83,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUUESAR_ErrVld: {
      name: 'DIRUUESAR_ErrVld',
      prefix: 'DIRUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUUESR'
    },
    DIRUUESAR_ErrOvf: {
      name: 'DIRUUESAR_ErrOvf',
      prefix: 'DIRUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUUESR'
    },
    DIRUUESAR_ErrCount: {
      name: 'DIRUUESAR_ErrCount',
      prefix: 'DIRUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUUESR'
    },
    DIRUUESAR_ErrType: {
      name: 'DIRUUESAR_ErrType',
      prefix: 'DIRUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUUESR'
    },
    DIRUUESAR_ErrInfo: {
      name: 'DIRUUESAR_ErrInfo',
      prefix: 'DIRUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'DIRUUESR'
    },
    DIRUDCR_DbgOp: {
      name: 'DIRUDCR_DbgOp',
      prefix: 'DIRUDCR',
      regnumlo: 960,
      regnumhi: 960,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDAR_DbgOpActv: {
      name: 'DIRUDAR_DbgOpActv',
      prefix: 'DIRUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDAR_DbgOpFail: {
      name: 'DIRUDAR_DbgOpFail',
      prefix: 'DIRUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDLR_DbgEntry: {
      name: 'DIRUDLR_DbgEntry',
      prefix: 'DIRUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDLR_DbgStruct: {
      name: 'DIRUDLR_DbgStruct',
      prefix: 'DIRUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDLR_DbgWord: {
      name: 'DIRUDLR_DbgWord',
      prefix: 'DIRUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUDDR_DbgData: {
      name: 'DIRUDDR_DbgData',
      prefix: 'DIRUDDR',
      regnumlo: 964,
      regnumhi: 964,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    DIRUIDR_ImplVer: {
      name: 'DIRUIDR_ImplVer',
      prefix: 'DIRUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 'DIRUIDR_ImplVer',
      access: 'RO',
      hardware: 'IG',
      pagelo: 128,
      pagehi: 159,
      alias: 'None'
    },
    CMIUTAR_TransActv: {
      name: 'CMIUTAR_TransActv',
      prefix: 'CMIUTAR',
      regnumlo: 1,
      regnumhi: 1,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCTCR_LookupEn: {
      name: 'CMIUCMCTCR_LookupEn',
      prefix: 'CMIUCMCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCTCR_FillEn: {
      name: 'CMIUCMCTCR_FillEn',
      prefix: 'CMIUCMCTCR',
      regnumlo: 4,
      regnumhi: 4,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCTAR_EvictActv: {
      name: 'CMIUCMCTAR_EvictActv',
      prefix: 'CMIUCMCTAR',
      regnumlo: 5,
      regnumhi: 5,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCTAR_FillActv: {
      name: 'CMIUCMCTAR_FillActv',
      prefix: 'CMIUCMCTAR',
      regnumlo: 5,
      regnumhi: 5,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMCR_CmcMntOp: {
      name: 'CMIUCMCMCR_CmcMntOp',
      prefix: 'CMIUCMCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMCR_CmcArrId: {
      name: 'CMIUCMCMCR_CmcArrId',
      prefix: 'CMIUCMCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 16,
      msb: 16,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMCR_CmcSecAttr: {
      name: 'CMIUCMCMCR_CmcSecAttr',
      prefix: 'CMIUCMCMCR',
      regnumlo: 32,
      regnumhi: 32,
      lsb: 21,
      msb: 21,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMAR_MntOpActv: {
      name: 'CMIUCMCMAR_MntOpActv',
      prefix: 'CMIUCMCMAR',
      regnumlo: 33,
      regnumhi: 33,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMLR0_MntSet: {
      name: 'CMIUCMCMLR0_MntSet',
      prefix: 'CMIUCMCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMLR0_MntWay: {
      name: 'CMIUCMCMLR0_MntWay',
      prefix: 'CMIUCMCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMLR0_MntWord: {
      name: 'CMIUCMCMLR0_MntWord',
      prefix: 'CMIUCMCMLR0',
      regnumlo: 34,
      regnumhi: 34,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMLR1_MntAddr: {
      name: 'CMIUCMCMLR1_MntAddr',
      prefix: 'CMIUCMCMLR1',
      regnumlo: 35,
      regnumhi: 35,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCMDR_MntData: {
      name: 'CMIUCMCMDR_MntData',
      prefix: 'CMIUCMCMDR',
      regnumlo: 36,
      regnumhi: 36,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCECR_ErrDetEn: {
      name: 'CMIUCECR_ErrDetEn',
      prefix: 'CMIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCECR_ErrIntEn: {
      name: 'CMIUCECR_ErrIntEn',
      prefix: 'CMIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCECR_ErrThreshold: {
      name: 'CMIUCECR_ErrThreshold',
      prefix: 'CMIUCECR',
      regnumlo: 64,
      regnumhi: 64,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESR_ErrVld: {
      name: 'CMIUCESR_ErrVld',
      prefix: 'CMIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESR_ErrOvf: {
      name: 'CMIUCESR_ErrOvf',
      prefix: 'CMIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESR_ErrCount: {
      name: 'CMIUCESR_ErrCount',
      prefix: 'CMIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESR_ErrType: {
      name: 'CMIUCESR_ErrType',
      prefix: 'CMIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESR_ErrInfo: {
      name: 'CMIUCESR_ErrInfo',
      prefix: 'CMIUCESR',
      regnumlo: 65,
      regnumhi: 65,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCELR0_ErrEntry: {
      name: 'CMIUCELR0_ErrEntry',
      prefix: 'CMIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCELR0_ErrWay: {
      name: 'CMIUCELR0_ErrWay',
      prefix: 'CMIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCELR0_ErrWord: {
      name: 'CMIUCELR0_ErrWord',
      prefix: 'CMIUCELR0',
      regnumlo: 66,
      regnumhi: 66,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCELR1_ErrAddr: {
      name: 'CMIUCELR1_ErrAddr',
      prefix: 'CMIUCELR1',
      regnumlo: 67,
      regnumhi: 67,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCESAR_ErrVld: {
      name: 'CMIUCESAR_ErrVld',
      prefix: 'CMIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUCESR'
    },
    CMIUCESAR_ErrOvf: {
      name: 'CMIUCESAR_ErrOvf',
      prefix: 'CMIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUCESR'
    },
    CMIUCESAR_ErrCount: {
      name: 'CMIUCESAR_ErrCount',
      prefix: 'CMIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUCESR'
    },
    CMIUCESAR_ErrType: {
      name: 'CMIUCESAR_ErrType',
      prefix: 'CMIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUCESR'
    },
    CMIUCESAR_ErrInfo: {
      name: 'CMIUCESAR_ErrInfo',
      prefix: 'CMIUCESAR',
      regnumlo: 73,
      regnumhi: 73,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUCESR'
    },
    CMIUUECR_ErrDetEn: {
      name: 'CMIUUECR_ErrDetEn',
      prefix: 'CMIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUECR_ErrIntEn: {
      name: 'CMIUUECR_ErrIntEn',
      prefix: 'CMIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUECR_ErrThreshold: {
      name: 'CMIUUECR_ErrThreshold',
      prefix: 'CMIUUECR',
      regnumlo: 80,
      regnumhi: 80,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESR_ErrVld: {
      name: 'CMIUUESR_ErrVld',
      prefix: 'CMIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESR_ErrOvf: {
      name: 'CMIUUESR_ErrOvf',
      prefix: 'CMIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW1C',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESR_ErrCount: {
      name: 'CMIUUESR_ErrCount',
      prefix: 'CMIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESR_ErrType: {
      name: 'CMIUUESR_ErrType',
      prefix: 'CMIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESR_ErrInfo: {
      name: 'CMIUUESR_ErrInfo',
      prefix: 'CMIUUESR',
      regnumlo: 81,
      regnumhi: 81,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUELR0_ErrEntry: {
      name: 'CMIUUELR0_ErrEntry',
      prefix: 'CMIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUELR0_ErrWay: {
      name: 'CMIUUELR0_ErrWay',
      prefix: 'CMIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUELR0_ErrWord: {
      name: 'CMIUUELR0_ErrWord',
      prefix: 'CMIUUELR0',
      regnumlo: 82,
      regnumhi: 82,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUELR1_ErrAddr: {
      name: 'CMIUUELR1_ErrAddr',
      prefix: 'CMIUUELR1',
      regnumlo: 83,
      regnumhi: 83,
      lsb: 0,
      msb: 11,
      width: 12,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUUESAR_ErrVld: {
      name: 'CMIUUESAR_ErrVld',
      prefix: 'CMIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUUESR'
    },
    CMIUUESAR_ErrOvf: {
      name: 'CMIUUESAR_ErrOvf',
      prefix: 'CMIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUUESR'
    },
    CMIUUESAR_ErrCount: {
      name: 'CMIUUESAR_ErrCount',
      prefix: 'CMIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 4,
      msb: 11,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUUESR'
    },
    CMIUUESAR_ErrType: {
      name: 'CMIUUESAR_ErrType',
      prefix: 'CMIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 12,
      msb: 15,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUUESR'
    },
    CMIUUESAR_ErrInfo: {
      name: 'CMIUUESAR_ErrInfo',
      prefix: 'CMIUUESAR',
      regnumlo: 89,
      regnumhi: 89,
      lsb: 16,
      msb: 23,
      width: 8,
      resetvalue: 0,
      access: 'RW',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'CMIUUESR'
    },
    CMIUDCR_DbgOp: {
      name: 'CMIUDCR_DbgOp',
      prefix: 'CMIUDCR',
      regnumlo: 960,
      regnumhi: 960,
      lsb: 0,
      msb: 3,
      width: 4,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDAR_DbgOpActv: {
      name: 'CMIUDAR_DbgOpActv',
      prefix: 'CMIUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 0,
      msb: 0,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDAR_DbgOpFail: {
      name: 'CMIUDAR_DbgOpFail',
      prefix: 'CMIUDAR',
      regnumlo: 961,
      regnumhi: 961,
      lsb: 1,
      msb: 1,
      width: 1,
      resetvalue: 0,
      access: 'RO',
      hardware: 'RW',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDLR_DbgEntry: {
      name: 'CMIUDLR_DbgEntry',
      prefix: 'CMIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDLR_DbgStruct: {
      name: 'CMIUDLR_DbgStruct',
      prefix: 'CMIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDLR_DbgWord: {
      name: 'CMIUDLR_DbgWord',
      prefix: 'CMIUDLR',
      regnumlo: 962,
      regnumhi: 962,
      lsb: 26,
      msb: 31,
      width: 6,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUDDR_DbgData: {
      name: 'CMIUDDR_DbgData',
      prefix: 'CMIUDDR',
      regnumlo: 964,
      regnumhi: 964,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCIDR_NumSets: {
      name: 'CMIUCMCIDR_NumSets',
      prefix: 'CMIUCMCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 'CMIUCMCIDR_NumSets',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCIDR_NumWays: {
      name: 'CMIUCMCIDR_NumWays',
      prefix: 'CMIUCMCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 'CMIUCMCIDR_NumWays',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUCMCIDR_Type: {
      name: 'CMIUCMCIDR_Type',
      prefix: 'CMIUCMCIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 26,
      msb: 28,
      width: 3,
      resetvalue: 'CMIUCMCIDR_Type',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUIDR_ImplVer: {
      name: 'CMIUIDR_ImplVer',
      prefix: 'CMIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 'CMIUIDR_ImplVer',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUIDR_CmiId: {
      name: 'CMIUIDR_CmiId',
      prefix: 'CMIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 8,
      msb: 12,
      width: 5,
      resetvalue: 'CMIUIDR_CmiId',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUIDR_HntCap: {
      name: 'CMIUIDR_HntCap',
      prefix: 'CMIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 13,
      msb: 13,
      width: 1,
      resetvalue: 'CMIUIDR_HntCap',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CMIUIDR_Cmc: {
      name: 'CMIUIDR_Cmc',
      prefix: 'CMIUIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 31,
      msb: 31,
      width: 1,
      resetvalue: 'CMIUIDR_Cmc',
      access: 'RO',
      hardware: 'IG',
      pagelo: 192,
      pagehi: 223,
      alias: 'None'
    },
    CSADSER_DvmSnpEn: {
      name: 'CSADSER_DvmSnpEn',
      prefix: 'CSADSER',
      regnumlo: 16,
      regnumhi: 19,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RW',
      hardware: 'RO',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSADSAR_DvmSnpActv: {
      name: 'CSADSAR_DvmSnpActv',
      prefix: 'CSADSAR',
      regnumlo: 20,
      regnumhi: 23,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSCEISR_ErrIntVld: {
      name: 'CSCEISR_ErrIntVld',
      prefix: 'CSCEISR',
      regnumlo: 64,
      regnumhi: 71,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSUEISR_ErrIntVld: {
      name: 'CSUEISR_ErrIntVld',
      prefix: 'CSUEISR',
      regnumlo: 80,
      regnumhi: 87,
      lsb: 0,
      msb: 31,
      width: 32,
      resetvalue: 0,
      access: 'RO',
      hardware: 'WO',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSSFIDR_NumSets: {
      name: 'CSSFIDR_NumSets',
      prefix: 'CSSFIDR',
      regnumlo: 960,
      regnumhi: 991,
      lsb: 0,
      msb: 19,
      width: 20,
      resetvalue: 'CSSFIDR_NumSets',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSSFIDR_NumWays: {
      name: 'CSSFIDR_NumWays',
      prefix: 'CSSFIDR',
      regnumlo: 960,
      regnumhi: 991,
      lsb: 20,
      msb: 25,
      width: 6,
      resetvalue: 'CSSFIDR_NumWays',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSSFIDR_Type: {
      name: 'CSSFIDR_Type',
      prefix: 'CSSFIDR',
      regnumlo: 960,
      regnumhi: 991,
      lsb: 26,
      msb: 28,
      width: 3,
      resetvalue: 'CSSFIDR_Type',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSUIDR_NumCaius: {
      name: 'CSUIDR_NumCaius',
      prefix: 'CSUIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 0,
      msb: 6,
      width: 7,
      resetvalue: 'CSUIDR_NumCaius',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSUIDR_NumNcbus: {
      name: 'CSUIDR_NumNcbus',
      prefix: 'CSUIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 8,
      msb: 13,
      width: 6,
      resetvalue: 'CSUIDR_NumNcbus',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSUIDR_NumDirus: {
      name: 'CSUIDR_NumDirus',
      prefix: 'CSUIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 16,
      msb: 21,
      width: 6,
      resetvalue: 'CSUIDR_NumDirus',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSUIDR_NumCmius: {
      name: 'CSUIDR_NumCmius',
      prefix: 'CSUIDR',
      regnumlo: 1022,
      regnumhi: 1022,
      lsb: 24,
      msb: 29,
      width: 6,
      resetvalue: 'CSUIDR_NumCmius',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSIDR_RelVer: {
      name: 'CSIDR_RelVer',
      prefix: 'CSIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 0,
      msb: 7,
      width: 8,
      resetvalue: 'CSIDR_RelVer',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSIDR_DirClOffset: {
      name: 'CSIDR_DirClOffset',
      prefix: 'CSIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 8,
      msb: 10,
      width: 3,
      resetvalue: 'CSIDR_DirClOffset',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    },
    CSIDR_NumSfs: {
      name: 'CSIDR_NumSfs',
      prefix: 'CSIDR',
      regnumlo: 1023,
      regnumhi: 1023,
      lsb: 18,
      msb: 22,
      width: 5,
      resetvalue: 'CSIDR_NumSfs',
      access: 'RO',
      hardware: 'IG',
      pagelo: 255,
      pagehi: 255,
      alias: 'None'
    }
  }
};
