// Seed: 3486765618
module module_0;
  wire id_2;
  assign module_1.type_0 = 0;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 (
    output logic id_0
);
  initial id_0 <= 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1[-1] = 1;
  module_3 modCall_1 ();
endmodule
module module_3;
  always_latch id_1 = -1 == -1;
  logic [7:0] id_2, id_3;
endmodule
module module_4 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4
);
  wire  id_6;
  uwire id_7;
  wire  id_8;
  wire  id_9;
  localparam id_10 = id_7;
  module_3 modCall_1 ();
endmodule
