// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_dil_a_4236_dout,
        mat_dil_a_4236_empty_n,
        mat_dil_a_4236_read,
        mat_ero_4237_din,
        mat_ero_4237_full_n,
        mat_ero_4237_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] mat_dil_a_4236_dout;
input   mat_dil_a_4236_empty_n;
output   mat_dil_a_4236_read;
output  [7:0] mat_ero_4237_din;
input   mat_ero_4237_full_n;
output   mat_ero_4237_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mat_dil_a_4236_read;
reg mat_ero_4237_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [16:0] zext_ln1795_fu_264_p1;
reg   [16:0] zext_ln1795_reg_578;
reg   [2:0] i_row_V_1_reg_583;
wire    ap_CS_fsm_state4;
wire   [17:0] sub_ln1057_fu_299_p2;
reg   [17:0] sub_ln1057_reg_591;
wire   [0:0] icmp_ln1057_fu_272_p2;
wire   [16:0] op2_assign_fu_309_p2;
reg   [16:0] op2_assign_reg_596;
wire    ap_CS_fsm_state6;
wire   [16:0] op2_assign_1_fu_315_p2;
reg   [16:0] op2_assign_1_reg_601;
wire   [0:0] icmp_ln1057_51_fu_330_p2;
reg   [0:0] icmp_ln1057_51_reg_606;
wire   [0:0] cmp_i_i127_i_fu_406_p2;
reg   [0:0] cmp_i_i127_i_reg_669;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln1057_5_fu_398_p2;
wire   [2:0] trunc_ln124_fu_412_p1;
reg   [2:0] trunc_ln124_reg_674;
wire   [2:0] trunc_ln138_fu_417_p1;
reg   [2:0] trunc_ln138_reg_679;
wire   [2:0] trunc_ln138_1_fu_422_p1;
reg   [2:0] trunc_ln138_1_reg_684;
wire   [2:0] trunc_ln138_2_fu_427_p1;
reg   [2:0] trunc_ln138_2_reg_689;
wire   [2:0] trunc_ln138_3_fu_432_p1;
reg   [2:0] trunc_ln138_3_reg_694;
wire   [2:0] trunc_ln138_4_fu_437_p1;
reg   [2:0] trunc_ln138_4_reg_699;
wire   [2:0] trunc_ln138_5_fu_442_p1;
reg   [2:0] trunc_ln138_5_reg_704;
reg    buf_V_0_ce0;
wire   [7:0] buf_V_0_q0;
reg   [9:0] buf_V_0_address1;
reg    buf_V_0_ce1;
reg    buf_V_0_we1;
reg   [7:0] buf_V_0_d1;
reg    buf_V_1_ce0;
wire   [7:0] buf_V_1_q0;
reg   [9:0] buf_V_1_address1;
reg    buf_V_1_ce1;
reg    buf_V_1_we1;
reg   [7:0] buf_V_1_d1;
reg    buf_V_2_ce0;
wire   [7:0] buf_V_2_q0;
reg   [9:0] buf_V_2_address1;
reg    buf_V_2_ce1;
reg    buf_V_2_we1;
reg   [7:0] buf_V_2_d1;
reg    buf_V_3_ce0;
wire   [7:0] buf_V_3_q0;
reg   [9:0] buf_V_3_address1;
reg    buf_V_3_ce1;
reg    buf_V_3_we1;
reg   [7:0] buf_V_3_d1;
reg    buf_V_4_ce0;
wire   [7:0] buf_V_4_q0;
reg   [9:0] buf_V_4_address1;
reg    buf_V_4_ce1;
reg    buf_V_4_we1;
reg   [7:0] buf_V_4_d1;
reg    buf_V_5_ce0;
wire   [7:0] buf_V_5_q0;
reg   [9:0] buf_V_5_address1;
reg    buf_V_5_ce1;
reg    buf_V_5_we1;
reg   [7:0] buf_V_5_d1;
wire   [7:0] buf_V_6_q0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_ready;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_6_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_6_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_5_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_5_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_4_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_4_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_3_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_3_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_2_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_2_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_1_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_1_0_out_ap_vld;
wire   [12:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_0_0_out;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_0_0_out_ap_vld;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_mat_dil_a_4236_read;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_d1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_ready;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_d1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_done;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_idle;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_ready;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_dil_a_4236_read;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_din;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_write;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_d1;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address0;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce0;
wire   [9:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce1;
wire    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_we1;
wire   [7:0] grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_d1;
reg    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg;
reg    grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [2:0] i_row_V_fu_78;
wire   [2:0] add_ln870_fu_278_p2;
reg   [12:0] row_V_fu_138;
wire   [12:0] row_V_3_fu_447_p2;
reg   [12:0] row_ind_V_6_fu_142;
reg   [12:0] row_ind_V_0_fu_146;
reg   [12:0] row_ind_V_1_fu_150;
reg   [12:0] row_ind_V_2_fu_154;
reg   [12:0] row_ind_V_3_fu_158;
reg   [12:0] row_ind_V_4_fu_162;
reg   [12:0] row_ind_V_5_fu_166;
wire   [17:0] p_shl_fu_292_p3;
wire   [17:0] zext_ln1057_fu_289_p1;
wire   [16:0] img_height_cast_fu_306_p1;
wire   [14:0] tmp_fu_320_p4;
wire   [16:0] zext_ln1057_3_fu_394_p1;
wire   [15:0] zext_ln1057_2_fu_390_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg = 1'b0;
#0 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg = 1'b0;
end

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address0),
    .ce0(buf_V_0_ce0),
    .q0(buf_V_0_q0),
    .address1(buf_V_0_address1),
    .ce1(buf_V_0_ce1),
    .we1(buf_V_0_we1),
    .d1(buf_V_0_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .q0(buf_V_1_q0),
    .address1(buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .we1(buf_V_1_we1),
    .d1(buf_V_1_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address0),
    .ce0(buf_V_2_ce0),
    .q0(buf_V_2_q0),
    .address1(buf_V_2_address1),
    .ce1(buf_V_2_ce1),
    .we1(buf_V_2_we1),
    .d1(buf_V_2_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address0),
    .ce0(buf_V_3_ce0),
    .q0(buf_V_3_q0),
    .address1(buf_V_3_address1),
    .ce1(buf_V_3_ce1),
    .we1(buf_V_3_we1),
    .d1(buf_V_3_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address0),
    .ce0(buf_V_4_ce0),
    .q0(buf_V_4_q0),
    .address1(buf_V_4_address1),
    .ce1(buf_V_4_ce1),
    .we1(buf_V_4_we1),
    .d1(buf_V_4_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address0),
    .ce0(buf_V_5_ce0),
    .q0(buf_V_5_q0),
    .address1(buf_V_5_address1),
    .ce1(buf_V_5_ce1),
    .we1(buf_V_5_we1),
    .d1(buf_V_5_d1)
);

reversi_accel_xfdilate_1024_1024_1_0_1_0_1027_7_7_s_buf_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address0),
    .ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce0),
    .q0(buf_V_6_q0),
    .address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address1),
    .ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce1),
    .we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_we1),
    .d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_ready),
    .row_ind_V_6_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_6_0_out),
    .row_ind_V_6_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_6_0_out_ap_vld),
    .row_ind_V_5_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_5_0_out),
    .row_ind_V_5_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_5_0_out_ap_vld),
    .row_ind_V_4_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_4_0_out),
    .row_ind_V_4_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_4_0_out_ap_vld),
    .row_ind_V_3_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_3_0_out),
    .row_ind_V_3_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_3_0_out_ap_vld),
    .row_ind_V_2_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_2_0_out),
    .row_ind_V_2_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_2_0_out_ap_vld),
    .row_ind_V_1_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_1_0_out),
    .row_ind_V_1_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_1_0_out_ap_vld),
    .row_ind_V_0_0_out(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_0_0_out),
    .row_ind_V_0_0_out_ap_vld(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_0_0_out_ap_vld)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_ready),
    .mat_dil_a_4236_dout(mat_dil_a_4236_dout),
    .mat_dil_a_4236_empty_n(mat_dil_a_4236_empty_n),
    .mat_dil_a_4236_read(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_mat_dil_a_4236_read),
    .img_width(img_width),
    .buf_V_3_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_address1),
    .buf_V_3_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_ce1),
    .buf_V_3_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_we1),
    .buf_V_3_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_d1),
    .buf_V_4_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_address1),
    .buf_V_4_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_ce1),
    .buf_V_4_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_we1),
    .buf_V_4_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_d1),
    .buf_V_5_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_address1),
    .buf_V_5_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_ce1),
    .buf_V_5_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_we1),
    .buf_V_5_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_d1),
    .i_row_V(i_row_V_1_reg_583)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3 grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_ready),
    .img_width(img_width),
    .sub_ln1057(sub_ln1057_reg_591),
    .buf_V_0_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_address1),
    .buf_V_0_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_ce1),
    .buf_V_0_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_we1),
    .buf_V_0_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_d1),
    .buf_V_1_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_address1),
    .buf_V_1_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_ce1),
    .buf_V_1_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_we1),
    .buf_V_1_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_d1),
    .buf_V_2_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_address1),
    .buf_V_2_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_ce1),
    .buf_V_2_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_we1),
    .buf_V_2_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_d1)
);

reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start),
    .ap_done(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_done),
    .ap_idle(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_idle),
    .ap_ready(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_ready),
    .mat_dil_a_4236_dout(mat_dil_a_4236_dout),
    .mat_dil_a_4236_empty_n(mat_dil_a_4236_empty_n),
    .mat_dil_a_4236_read(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_dil_a_4236_read),
    .mat_ero_4237_din(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_din),
    .mat_ero_4237_full_n(mat_ero_4237_full_n),
    .mat_ero_4237_write(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_write),
    .op2_assign_1(op2_assign_1_reg_601),
    .img_width(img_width),
    .buf_V_0_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address0),
    .buf_V_0_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce0),
    .buf_V_0_q0(buf_V_0_q0),
    .buf_V_0_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address1),
    .buf_V_0_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce1),
    .buf_V_0_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_we1),
    .buf_V_0_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_d1),
    .buf_V_1_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address0),
    .buf_V_1_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce0),
    .buf_V_1_q0(buf_V_1_q0),
    .buf_V_1_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address1),
    .buf_V_1_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce1),
    .buf_V_1_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_we1),
    .buf_V_1_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_d1),
    .buf_V_2_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address0),
    .buf_V_2_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce0),
    .buf_V_2_q0(buf_V_2_q0),
    .buf_V_2_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address1),
    .buf_V_2_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce1),
    .buf_V_2_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_we1),
    .buf_V_2_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_d1),
    .buf_V_3_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address0),
    .buf_V_3_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce0),
    .buf_V_3_q0(buf_V_3_q0),
    .buf_V_3_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address1),
    .buf_V_3_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce1),
    .buf_V_3_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_we1),
    .buf_V_3_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_d1),
    .buf_V_4_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address0),
    .buf_V_4_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce0),
    .buf_V_4_q0(buf_V_4_q0),
    .buf_V_4_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address1),
    .buf_V_4_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce1),
    .buf_V_4_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_we1),
    .buf_V_4_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_d1),
    .buf_V_5_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address0),
    .buf_V_5_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce0),
    .buf_V_5_q0(buf_V_5_q0),
    .buf_V_5_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address1),
    .buf_V_5_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce1),
    .buf_V_5_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_we1),
    .buf_V_5_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_d1),
    .buf_V_6_address0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address0),
    .buf_V_6_ce0(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce0),
    .buf_V_6_q0(buf_V_6_q0),
    .buf_V_6_address1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_address1),
    .buf_V_6_ce1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_ce1),
    .buf_V_6_we1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_we1),
    .buf_V_6_d1(grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_6_d1),
    .trunc_ln1(trunc_ln138_reg_679),
    .trunc_ln138_1(trunc_ln138_1_reg_684),
    .trunc_ln138_2(trunc_ln138_2_reg_689),
    .trunc_ln138_3(trunc_ln138_3_reg_694),
    .trunc_ln138_4(trunc_ln138_4_reg_699),
    .trunc_ln138_5(trunc_ln138_5_reg_704),
    .trunc_ln(trunc_ln124_reg_674),
    .cmp_i_i127_i(cmp_i_i127_i_reg_669)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1057_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_ready == 1'b1)) begin
            grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_row_V_fu_78 <= 3'd3;
    end else if (((icmp_ln1057_fu_272_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_row_V_fu_78 <= add_ln870_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_V_fu_138 <= 13'd3;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_V_fu_138 <= row_V_3_fu_447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_0_fu_146 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_0_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_0_fu_146 <= row_ind_V_1_fu_150;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_1_fu_150 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_1_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_1_fu_150 <= row_ind_V_2_fu_154;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_2_fu_154 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_2_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_2_fu_154 <= row_ind_V_3_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_3_fu_158 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_3_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_3_fu_158 <= row_ind_V_4_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_4_fu_162 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_4_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_4_fu_162 <= row_ind_V_5_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_5_fu_166 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_5_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_5_fu_166 <= row_ind_V_6_fu_142;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_51_fu_330_p2 == 1'd0) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        row_ind_V_6_fu_142 <= grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_row_ind_V_6_0_out;
    end else if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_6_fu_142 <= row_ind_V_0_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_5_fu_398_p2 == 1'd1) & (icmp_ln1057_51_reg_606 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i127_i_reg_669 <= cmp_i_i127_i_fu_406_p2;
        trunc_ln124_reg_674 <= trunc_ln124_fu_412_p1;
        trunc_ln138_1_reg_684 <= trunc_ln138_1_fu_422_p1;
        trunc_ln138_2_reg_689 <= trunc_ln138_2_fu_427_p1;
        trunc_ln138_3_reg_694 <= trunc_ln138_3_fu_432_p1;
        trunc_ln138_4_reg_699 <= trunc_ln138_4_fu_437_p1;
        trunc_ln138_5_reg_704 <= trunc_ln138_5_fu_442_p1;
        trunc_ln138_reg_679 <= trunc_ln138_fu_417_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_row_V_1_reg_583 <= i_row_V_fu_78;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln1057_51_reg_606 <= icmp_ln1057_51_fu_330_p2;
        op2_assign_1_reg_601 <= op2_assign_1_fu_315_p2;
        op2_assign_reg_596 <= op2_assign_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sub_ln1057_reg_591 <= sub_ln1057_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln1795_reg_578[15 : 0] <= zext_ln1795_fu_264_p1[15 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ((icmp_ln1057_5_fu_398_p2 == 1'd0) | (icmp_ln1057_51_reg_606 == 1'd1))) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln1057_5_fu_398_p2 == 1'd0) | (icmp_ln1057_51_reg_606 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_0_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_address1;
    end else begin
        buf_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_0_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce0;
    end else begin
        buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_0_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_ce1;
    end else begin
        buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_0_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_d1;
    end else begin
        buf_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_0_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_0_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_0_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_0_we1;
    end else begin
        buf_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_address1;
    end else begin
        buf_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce0;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_ce1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_d1;
    end else begin
        buf_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_1_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_1_we1;
    end else begin
        buf_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_address1;
    end else begin
        buf_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce0;
    end else begin
        buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_ce1;
    end else begin
        buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_d1;
    end else begin
        buf_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_2_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_2_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_buf_V_2_we1;
    end else begin
        buf_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_address1;
    end else begin
        buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce0;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_ce1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_d1;
    end else begin
        buf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_3_we1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_address1;
    end else begin
        buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce0;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_ce1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_d1;
    end else begin
        buf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_4_we1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_address1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_address1;
    end else begin
        buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_ce0 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce0;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_ce1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_ce1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_d1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_d1;
    end else begin
        buf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_buf_V_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_we1 = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_buf_V_5_we1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mat_dil_a_4236_read = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_dil_a_4236_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mat_dil_a_4236_read = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_mat_dil_a_4236_read;
    end else begin
        mat_dil_a_4236_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mat_ero_4237_write = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_write;
    end else begin
        mat_ero_4237_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1057_fu_272_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln1057_5_fu_398_p2 == 1'd0) | (icmp_ln1057_51_reg_606 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln870_fu_278_p2 = (i_row_V_fu_78 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign cmp_i_i127_i_fu_406_p2 = ((zext_ln1057_2_fu_390_p1 < img_height) ? 1'b1 : 1'b0);

assign grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_263_1_fu_182_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_VITIS_LOOP_278_2_fu_193_ap_start_reg;

assign grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_init_boarder_VITIS_LOOP_295_3_fu_204_ap_start_reg;

assign icmp_ln1057_51_fu_330_p2 = ((tmp_fu_320_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln1057_5_fu_398_p2 = ((zext_ln1057_3_fu_394_p1 < op2_assign_reg_596) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_272_p2 = ((i_row_V_fu_78 == 3'd6) ? 1'b1 : 1'b0);

assign img_height_cast_fu_306_p1 = img_height;

assign mat_ero_4237_din = grp_xferode_1024_1024_1_0_1_0_1027_7_7_Pipeline_Col_Loop_fu_213_mat_ero_4237_din;

assign op2_assign_1_fu_315_p2 = (zext_ln1795_reg_578 + 17'd3);

assign op2_assign_fu_309_p2 = (img_height_cast_fu_306_p1 + 17'd3);

assign p_shl_fu_292_p3 = {{img_width}, {2'd0}};

assign row_V_3_fu_447_p2 = (row_V_fu_138 + 13'd1);

assign sub_ln1057_fu_299_p2 = (p_shl_fu_292_p3 - zext_ln1057_fu_289_p1);

assign tmp_fu_320_p4 = {{op2_assign_fu_309_p2[16:2]}};

assign trunc_ln124_fu_412_p1 = row_ind_V_6_fu_142[2:0];

assign trunc_ln138_1_fu_422_p1 = row_ind_V_1_fu_150[2:0];

assign trunc_ln138_2_fu_427_p1 = row_ind_V_2_fu_154[2:0];

assign trunc_ln138_3_fu_432_p1 = row_ind_V_3_fu_158[2:0];

assign trunc_ln138_4_fu_437_p1 = row_ind_V_4_fu_162[2:0];

assign trunc_ln138_5_fu_442_p1 = row_ind_V_5_fu_166[2:0];

assign trunc_ln138_fu_417_p1 = row_ind_V_0_fu_146[2:0];

assign zext_ln1057_2_fu_390_p1 = row_V_fu_138;

assign zext_ln1057_3_fu_394_p1 = row_V_fu_138;

assign zext_ln1057_fu_289_p1 = img_width;

assign zext_ln1795_fu_264_p1 = img_width;

always @ (posedge ap_clk) begin
    zext_ln1795_reg_578[16] <= 1'b0;
end

endmodule //reversi_accel_xferode_1024_1024_1_0_1_0_1027_7_7_s
