INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignment3/project_3/project_3.srcs/sources_1/new/mod7_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOD7_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignment3/project_3/project_3.srcs/sources_1/new/mod7_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MOD7_counter_tb
