# a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-
A Pipelined 32-bit microarchitecture MIPS processor based on Harvard Architecture with hazard handling both data and control hazards.
 

# Final Simulation Results  
    Program 1: GCD of 120 and 180 
  ![prograxxxxxm 1 (GCD)](https://user-images.githubusercontent.com/110348462/191353461-d401715d-87eb-492f-99da-c9761145fcb8.jpg)
  
    Program 2: Factorial Number of 7
   ![prograxxxxxm 1 (GCD)](https://user-images.githubusercontent.com/110348462/191353639-e1b27231-c608-421f-b9a2-1ec9b72f292f.jpg)

    Program 3: fibonacci sequence
  ![image](https://user-images.githubusercontent.com/110348462/191354583-da4d1c58-80b7-49a4-901b-4b396c832bb2.png)
