Transfer Net,Driver,Receiver,Node,UI (ns),Floating Vref (V),VinMeas(H/L) Width (ns),Virtual Width (ns),VinMeas Jitter (ns),Inner Height (V),Outer Height (V),Min Voltage (V),Max Voltage (V),Min Slew Time (ns),Max Slew Time (ns),Simulation,Max Eye Width (ns),Max Eye Width Voltage (V),VinMeas Left (V),VinMeas Right (V),VinMeas High Left (V),VinMeas Low Left (V),VinMeas High Right (V),VinMeas Low Right (V),AC Noise,AC Noise Source,Inner Eye Min (V),Inner Eye Max (V),Inner Eye Min Eye Time (ns),Inner Eye Min Sim Time (ns),Inner Eye Max Eye Time (ns),Inner Eye Max Sim Time (ns),Outer Eye Min (V),Outer Eye Max (V),Outer Eye Min Eye Time (ns),Outer Eye Min Sim Time (ns),Outer Eye Max Eye Time (ns),Outer Eye Max Sim Time (ns),VinMeas Width (ns),VinMeas Left Eye Time (ns),VinMeas Right Eye Time (ns),VinMeas Left Sim Time (ns),VinMeas Right Sim Time (ns),VinMeas(H/L) Left Eye Time (ns),VinMeas(H/L) Right Eye Time (ns),VinMeas(H/L) Left Sim Time (ns),VinMeas(H/L) Right Sim Time (ns),Virtual Left Eye Time (ns),Virtual Right Eye Time (ns),Virtual Left Sim Time (ns),Virtual Right Sim Time (ns),Eye Start Sim Time(ns),Eye Stop Sim Time (ns),Min Voltage Eye Time (ns),Min Voltage Sim Time (ns),Max Voltage Eye Time (ns),Max Voltage Sim Time (ns),VinMeas Left Low Eye Time (ns),VinMeas Left Low Sim Time (ns),VinMeas Left High Eye Time (ns),VinMeas Left High Sim Time (ns),VinMeas Right Low Eye Time (ns),VinMeas Right Low Sim Time (ns),VinMeas Right High Eye Time (ns),VinMeas Right High Sim Time (ns),Min Slew Rate (V/ns),Max Slew Rate (V/ns),Min DC Slew Rate (V/ns),Max DC Slew Rate (V/ns),Min AC Slew Rate (V/ns),Max AC Slew Rate (V/ns),Min SRIdiff Slew Rate (V/ns),Min SRIdiff Slew Rate Time (ns),Max SRIdiff Slew Rate (V/ns),Max SRIdiff Slew Rate Time (ns),Rising Jitter (ns),Falling Jitter (ns),Ringback Margin (V),Ringback_High Margin (V),Ringback_Low Margin (V),SIMULATOR,AGGRESSORS,CORNER,$T1:DELAY,PATTERN
ADR,designator1,designator2,designator2_pad,10.000,,8.898,8.898,0.132,2.960,3.708,-0.331,3.377,0.713,1.101,designator1_ssse_2\designator1_ssse_2.csd,9.998,1.488,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.115,3.075,8.069,128.069,7.849,137.849,-0.331,3.377,5.689,25.689,5.409,35.409,9.868,3.369,13.249,123.386,133.253,3.989,12.889,83.992,142.891,3.989,12.889,83.992,142.891,23.369,143.369,5.709,25.709,5.429,35.429,3.989,83.992,3.589,153.609,12.889,32.893,12.889,142.891,1.090,1.683,1.215,1.670,0.988,1.699,NoDef,NoDef,NoDef,NoDef,0.001,0.002,0.684,1.075,0.684,IsSpice4,0,SSSE,2in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,8.975,8.975,0.091,2.887,3.854,-0.366,3.488,0.729,0.966,designator1_ssse_3\designator1_ssse_3.csd,9.999,1.469,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.147,3.035,8.633,128.633,8.293,138.293,-0.366,3.488,6.213,106.213,5.813,115.813,9.909,3.533,13.433,43.535,153.444,4.073,13.053,84.090,153.065,4.073,13.053,84.090,153.065,23.533,143.533,6.233,106.233,5.833,115.833,4.073,84.090,3.793,133.796,13.053,153.065,13.113,43.124,1.242,1.645,1.455,1.586,1.081,1.714,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.653,1.035,0.653,IsSpice4,0,SSSE,3in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.042,9.042,0.133,2.869,4.000,-0.418,3.594,0.742,0.895,designator1_ssse_4\designator1_ssse_4.csd,9.999,1.499,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.131,3.001,9.126,89.126,9.126,79.126,-0.418,3.583,6.226,66.226,6.046,136.046,9.867,3.706,13.566,143.708,73.575,4.146,13.186,104.150,33.192,4.146,13.186,104.150,33.192,23.706,143.706,6.246,66.246,6.066,136.066,4.146,104.150,3.926,153.936,13.186,33.192,13.246,143.255,1.341,1.618,1.324,1.570,1.357,1.673,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.999,0.999,NoDef,IsSpice4,0,SSSE,4in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.091,9.091,0.081,2.928,4.173,-0.495,3.687,0.726,0.881,designator1_ssse_5\designator1_ssse_5.csd,9.999,1.460,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.080,3.009,9.289,29.289,9.289,59.289,-0.494,3.679,6.749,146.749,6.469,56.469,9.919,3.829,13.749,143.840,73.759,4.289,13.369,44.296,33.387,4.289,13.369,44.296,33.387,23.829,143.829,6.769,146.769,6.489,56.489,4.289,44.296,4.109,34.116,13.369,33.387,13.409,143.415,1.363,1.653,1.415,1.619,1.314,1.688,NoDef,NoDef,NoDef,NoDef,0.000,0.001,NoDef,NoDef,NoDef,IsSpice4,0,SSSE,5in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.162,9.162,0.062,3.042,4.311,-0.552,3.759,0.693,0.823,designator1_ssse_6\designator1_ssse_6.csd,9.995,1.448,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.027,3.069,9.515,89.515,9.515,99.515,-0.552,3.759,7.315,127.315,6.875,76.875,9.938,4.055,13.995,24.059,73.998,4.475,13.635,24.479,33.641,4.475,13.635,24.479,33.641,24.075,144.075,7.335,127.335,6.895,76.895,4.475,24.479,4.335,94.335,13.635,33.641,13.635,83.655,1.458,1.732,1.497,1.684,1.415,1.791,NoDef,NoDef,NoDef,NoDef,0.002,0.006,1.088,NoDef,1.088,IsSpice4,0,SSSE,6in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.633,9.633,0.064,3.599,5.527,-0.995,4.533,0.290,0.316,designator1_fffe_2\designator1_fffe_2.csd,9.999,1.529,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,-0.079,3.520,17.416,87.416,17.416,57.416,-0.995,4.533,13.056,103.056,13.136,53.136,9.936,11.956,21.876,101.959,51.895,12.096,21.716,102.097,31.730,12.096,21.716,102.097,31.730,21.956,141.956,13.076,103.076,13.156,53.156,12.096,102.097,12.036,92.047,21.716,31.730,21.796,141.805,3.795,4.145,3.632,3.940,3.970,4.382,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.341,0.959,0.341,IsSpice4,0,FFFE,2in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.615,9.615,0.061,3.034,5.759,-1.087,4.673,0.316,0.323,designator1_fffe_3\designator1_fffe_3.csd,9.999,1.515,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.221,3.256,6.557,146.557,6.557,76.557,-1.087,4.673,3.217,103.217,3.417,33.417,9.939,2.097,12.017,102.097,32.036,2.237,11.857,102.254,151.869,2.237,11.857,102.254,151.869,22.077,142.077,3.237,103.237,3.437,33.437,2.237,102.254,2.177,132.193,11.857,151.869,11.937,141.937,3.710,3.794,3.594,3.786,3.789,3.843,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.329,0.932,0.329,IsSpice4,0,FFFE,3in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.620,9.620,0.070,2.628,5.939,-1.182,4.760,0.306,0.311,designator1_fffe_4\designator1_fffe_4.csd,9.998,1.538,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.373,3.002,6.755,66.755,6.755,76.755,-1.182,4.758,3.595,23.595,3.815,33.815,9.930,2.295,12.215,82.298,32.228,2.435,12.055,122.445,32.065,2.435,12.055,122.445,32.065,22.295,142.295,3.615,23.615,3.835,33.835,2.435,122.445,2.375,52.376,12.055,32.065,12.135,62.136,3.861,3.922,3.619,3.753,4.068,4.137,NoDef,NoDef,NoDef,NoDef,0.003,0.001,0.345,0.937,0.345,IsSpice4,0,FFFE,4in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.611,9.611,0.085,2.434,6.002,-1.203,4.799,0.306,0.309,designator1_fffe_5\designator1_fffe_5.csd,9.999,1.567,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.465,2.899,7.238,67.238,7.198,37.198,-1.203,4.799,4.018,104.018,4.198,114.198,9.915,2.458,12.378,82.471,112.386,2.618,12.218,42.618,32.229,2.618,12.218,42.618,32.229,22.478,142.478,4.038,104.038,4.218,114.218,2.618,42.618,2.518,52.538,12.218,32.229,12.298,142.310,3.887,3.916,3.694,3.816,3.979,4.112,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.335,0.899,0.335,IsSpice4,0,FFFE,5in,default_clock
ADR,designator1,designator2,designator2_pad,10.000,,9.627,9.627,0.063,2.415,6.037,-1.226,4.812,0.300,0.320,designator1_fffe_6\designator1_fffe_6.csd,9.999,1.523,1.400,1.400,2.000,0.800,2.000,0.800,0.000,Tnet,0.471,2.886,8.014,148.014,7.994,97.994,-1.226,4.811,4.474,144.474,4.674,74.674,9.937,2.574,12.514,82.584,52.521,2.714,12.354,102.733,152.360,2.714,12.354,102.733,152.360,22.574,142.574,4.494,144.494,4.694,74.694,2.714,102.733,2.674,152.678,12.354,152.360,12.414,42.431,3.752,4.000,3.656,3.950,3.836,4.063,NoDef,NoDef,NoDef,NoDef,0.001,0.001,0.329,0.886,0.329,IsSpice4,0,FFFE,6in,default_clock
