Index,MC,Field,Name,Name_Index,combined_string
0,M0,M0_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_0,&---M0---M0_dfi_init_start
1,M0,M0_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_1,&---M0---M0_dfi_frequency
2,M1,M1_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_2,&---M1---M1_dfi_init_start
3,M1,M1_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_3,&---M1---M1_dfi_frequency
4,M2,M2_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_4,&---M2---M2_dfi_init_start
5,M2,M2_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_5,&---M2---M2_dfi_frequency
6,M3,M3_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_6,&---M3---M3_dfi_init_start
7,M3,M3_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_7,&---M3---M3_dfi_frequency
8,M4,M4_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_8,&---M4---M4_dfi_init_start
9,M4,M4_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_9,&---M4---M4_dfi_frequency
10,M5,M5_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_10,&---M5---M5_dfi_init_start
11,M5,M5_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_11,&---M5---M5_dfi_frequency
12,M6,M6_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_12,&---M6---M6_dfi_init_start
13,M6,M6_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_13,&---M6---M6_dfi_frequency
14,M7,M7_dfi_init_start,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_14,&---M7---M7_dfi_init_start
15,M7,M7_dfi_frequency,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ,MIO_DDR::ACIOLB_DDR_CTVD_K_PREHVQK_TAP_FIXDIG_MAX_LFM_DDR_4000_DFIFREQ_15,&---M7---M7_dfi_frequency
