// Seed: 2330641346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    output supply0 id_3
);
  genvar id_5;
  wire id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1)
  ); module_0(
      id_5, id_6, id_6, id_5, id_6
  );
endmodule
