# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do timer_ctl_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity timer_ctl
# -- Compiling architecture timer_behaviour of timer_ctl
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity clk_converter_60hz
# -- Compiling architecture behaviour_clk_converter of clk_converter_60hz
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity timer_clt_tb
# -- Compiling architecture timer_clt_tb_arch of timer_clt_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl_tb.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  timer_ctl_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps timer_ctl_tb 
# ** Error: (vsim-3170) Could not find 'Z:/workspace/mestrado/sistemasVLSI/timer_ctl/simulation/modelsim/rtl_work.timer_ctl_tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./timer_ctl_run_msim_rtl_vhdl.do PAUSED at line 13
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# 
vmap work work
# Modifying modelsim.ini
vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# 
show --all
# ** Error: (vish-4000) A design must be loaded before the "show" command can be used.
