Classic Timing Analyzer report for lab5-project
Fri May 17 13:48:00 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.568 ns                         ; Rst                       ; CrtlLogic:inst|m_state  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.860 ns                         ; CrtlLogic:inst|state.MULT ; EN_C                    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.338 ns                        ; Rst                       ; CrtlLogic:inst|m_state  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 355.11 MHz ( period = 2.816 ns ) ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|count[0] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 355.11 MHz ( period = 2.816 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.602 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.602 ns                ;
; N/A   ; 360.36 MHz ( period = 2.775 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 360.36 MHz ( period = 2.775 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 362.84 MHz ( period = 2.756 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; 368.05 MHz ( period = 2.717 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; 368.32 MHz ( period = 2.715 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.501 ns                ;
; N/A   ; 368.60 MHz ( period = 2.713 ns )               ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.499 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; 374.25 MHz ( period = 2.672 ns )               ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 378.79 MHz ( period = 2.640 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; 387.90 MHz ( period = 2.578 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; 387.90 MHz ( period = 2.578 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; 393.86 MHz ( period = 2.539 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.325 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; 399.20 MHz ( period = 2.505 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.291 ns                ;
; N/A   ; 399.20 MHz ( period = 2.505 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.291 ns                ;
; N/A   ; 408.66 MHz ( period = 2.447 ns )               ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; 408.66 MHz ( period = 2.447 ns )               ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; 409.67 MHz ( period = 2.441 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 409.67 MHz ( period = 2.441 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns )               ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.964 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.HOLD ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.HOLD ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.852 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[1]   ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.HOLD ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.HOLD ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[0]   ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[2]   ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|count[3]   ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.452 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.MULT ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.360 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|state.LOAD ; CrtlLogic:inst|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CrtlLogic:inst|m_state    ; CrtlLogic:inst|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                     ; To Clock ;
+-------+--------------+------------+------+------------------------+----------+
; N/A   ; None         ; 0.568 ns   ; Rst  ; CrtlLogic:inst|m_state ; CLK      ;
+-------+--------------+------------+------+------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+---------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To   ; From Clock ;
+-------+--------------+------------+---------------------------+------+------------+
; N/A   ; None         ; 7.860 ns   ; CrtlLogic:inst|state.MULT ; EN_C ; CLK        ;
; N/A   ; None         ; 7.779 ns   ; CrtlLogic:inst|m_state    ; EN_C ; CLK        ;
; N/A   ; None         ; 7.657 ns   ; CrtlLogic:inst|state.MULT ; SL_B ; CLK        ;
; N/A   ; None         ; 7.530 ns   ; CrtlLogic:inst|state.MULT ; EN_B ; CLK        ;
; N/A   ; None         ; 7.279 ns   ; CrtlLogic:inst|state.MULT ; SL_L ; CLK        ;
; N/A   ; None         ; 7.272 ns   ; CrtlLogic:inst|m_state    ; SL_B ; CLK        ;
; N/A   ; None         ; 7.145 ns   ; CrtlLogic:inst|m_state    ; EN_B ; CLK        ;
; N/A   ; None         ; 7.062 ns   ; CrtlLogic:inst|state.MULT ; EN_L ; CLK        ;
; N/A   ; None         ; 7.014 ns   ; CrtlLogic:inst|m_state    ; SL_L ; CLK        ;
; N/A   ; None         ; 6.922 ns   ; CrtlLogic:inst|state.MULT ; EN_H ; CLK        ;
; N/A   ; None         ; 6.916 ns   ; CrtlLogic:inst|state.LOAD ; SL_B ; CLK        ;
; N/A   ; None         ; 6.797 ns   ; CrtlLogic:inst|m_state    ; EN_L ; CLK        ;
; N/A   ; None         ; 6.789 ns   ; CrtlLogic:inst|state.LOAD ; EN_B ; CLK        ;
; N/A   ; None         ; 6.395 ns   ; CrtlLogic:inst|m_state    ; SL_H ; CLK        ;
; N/A   ; None         ; 6.393 ns   ; CrtlLogic:inst|state.LOAD ; EN_A ; CLK        ;
; N/A   ; None         ; 6.383 ns   ; CrtlLogic:inst|state.LOAD ; SL_A ; CLK        ;
+-------+--------------+------------+---------------------------+------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                     ; To Clock ;
+---------------+-------------+-----------+------+------------------------+----------+
; N/A           ; None        ; -0.338 ns ; Rst  ; CrtlLogic:inst|m_state ; CLK      ;
+---------------+-------------+-----------+------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 13:48:00 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5-project -c lab5-project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 355.11 MHz between source register "CrtlLogic:inst|count[1]" and destination register "CrtlLogic:inst|count[1]" (period= 2.816 ns)
    Info: + Longest register to register delay is 2.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N17; Fanout = 5; REG Node = 'CrtlLogic:inst|count[1]'
        Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 0.786 ns; Loc. = LCCOMB_X2_Y35_N24; Fanout = 4; COMB Node = 'CrtlLogic:inst|Selector4~3'
        Info: 3: + IC(0.292 ns) + CELL(0.438 ns) = 1.516 ns; Loc. = LCCOMB_X2_Y35_N8; Fanout = 4; COMB Node = 'CrtlLogic:inst|count[3]~0'
        Info: 4: + IC(0.426 ns) + CELL(0.660 ns) = 2.602 ns; Loc. = LCFF_X2_Y35_N17; Fanout = 5; REG Node = 'CrtlLogic:inst|count[1]'
        Info: Total cell delay = 1.536 ns ( 59.03 % )
        Info: Total interconnect delay = 1.066 ns ( 40.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y35_N17; Fanout = 5; REG Node = 'CrtlLogic:inst|count[1]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y35_N17; Fanout = 5; REG Node = 'CrtlLogic:inst|count[1]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "CrtlLogic:inst|m_state" (data pin = "Rst", clock pin = "CLK") is 0.568 ns
    Info: + Longest pin to register delay is 3.285 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'Rst'
        Info: 2: + IC(1.427 ns) + CELL(0.371 ns) = 2.797 ns; Loc. = LCCOMB_X2_Y35_N6; Fanout = 1; COMB Node = 'CrtlLogic:inst|m_state~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.201 ns; Loc. = LCCOMB_X2_Y35_N10; Fanout = 1; COMB Node = 'CrtlLogic:inst|m_state~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.285 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 8; REG Node = 'CrtlLogic:inst|m_state'
        Info: Total cell delay = 1.604 ns ( 48.83 % )
        Info: Total interconnect delay = 1.681 ns ( 51.17 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 8; REG Node = 'CrtlLogic:inst|m_state'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
Info: tco from clock "CLK" to destination pin "EN_C" through register "CrtlLogic:inst|state.MULT" is 7.860 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y35_N1; Fanout = 9; REG Node = 'CrtlLogic:inst|state.MULT'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N1; Fanout = 9; REG Node = 'CrtlLogic:inst|state.MULT'
        Info: 2: + IC(0.736 ns) + CELL(0.150 ns) = 0.886 ns; Loc. = LCCOMB_X1_Y35_N20; Fanout = 1; COMB Node = 'CrtlLogic:inst|EN_C'
        Info: 3: + IC(1.401 ns) + CELL(2.642 ns) = 4.929 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'EN_C'
        Info: Total cell delay = 2.792 ns ( 56.64 % )
        Info: Total interconnect delay = 2.137 ns ( 43.36 % )
Info: th for register "CrtlLogic:inst|m_state" (data pin = "Rst", clock pin = "CLK") is -0.338 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 8; REG Node = 'CrtlLogic:inst|m_state'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.285 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'Rst'
        Info: 2: + IC(1.427 ns) + CELL(0.371 ns) = 2.797 ns; Loc. = LCCOMB_X2_Y35_N6; Fanout = 1; COMB Node = 'CrtlLogic:inst|m_state~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 3.201 ns; Loc. = LCCOMB_X2_Y35_N10; Fanout = 1; COMB Node = 'CrtlLogic:inst|m_state~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.285 ns; Loc. = LCFF_X2_Y35_N11; Fanout = 8; REG Node = 'CrtlLogic:inst|m_state'
        Info: Total cell delay = 1.604 ns ( 48.83 % )
        Info: Total interconnect delay = 1.681 ns ( 51.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Fri May 17 13:48:01 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


