Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 14 15:21:46 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file i2c_cpu_wrapper_timing_summary_routed.rpt -pb i2c_cpu_wrapper_timing_summary_routed.pb -rpx i2c_cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_cpu_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (27)
7. checking multiple_clock (1973)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1973)
---------------------------------
 There are 1973 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.611        0.000                      0                 6896        0.031        0.000                      0                 6896        3.000        0.000                       0                  2252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                {0.000 5.000}      10.000          100.000         
  clk_out1_i2c_cpu_clk_wiz_1_1_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_i2c_cpu_clk_wiz_1_1_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_i2c_cpu_clk_wiz_1_1                             {0.000 5.000}      10.000          100.000         
  clkfbout_i2c_cpu_clk_wiz_1_1                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.114        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.857        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_i2c_cpu_clk_wiz_1_1_1                                 1.611        0.000                      0                 6557        0.106        0.000                      0                 6557        3.750        0.000                       0                  1975  
  clkfbout_i2c_cpu_clk_wiz_1_1_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_i2c_cpu_clk_wiz_1_1                                   1.611        0.000                      0                 6557        0.106        0.000                      0                 6557        3.750        0.000                       0                  1975  
  clkfbout_i2c_cpu_clk_wiz_1_1                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_i2c_cpu_clk_wiz_1_1    clk_out1_i2c_cpu_clk_wiz_1_1_1        1.611        0.000                      0                 6557        0.031        0.000                      0                 6557  
clk_out1_i2c_cpu_clk_wiz_1_1_1  clk_out1_i2c_cpu_clk_wiz_1_1          1.611        0.000                      0                 6557        0.031        0.000                      0                 6557  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_i2c_cpu_clk_wiz_1_1    clk_out1_i2c_cpu_clk_wiz_1_1          4.835        0.000                      0                   71        1.160        0.000                      0                   71  
**async_default**               clk_out1_i2c_cpu_clk_wiz_1_1_1  clk_out1_i2c_cpu_clk_wiz_1_1          4.835        0.000                      0                   71        1.085        0.000                      0                   71  
**async_default**               clk_out1_i2c_cpu_clk_wiz_1_1    clk_out1_i2c_cpu_clk_wiz_1_1_1        4.835        0.000                      0                   71        1.085        0.000                      0                   71  
**async_default**               clk_out1_i2c_cpu_clk_wiz_1_1_1  clk_out1_i2c_cpu_clk_wiz_1_1_1        4.836        0.000                      0                   71        1.160        0.000                      0                   71  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.766ns (23.370%)  route 2.512ns (76.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 19.836 - 16.667 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.559     3.561    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y19         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDRE (Prop_fdre_C_Q)         0.518     4.079 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.000     5.079    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X54Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.203 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.963     6.166    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.290 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.549     6.839    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    19.836    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.354    20.190    
                         clock uncertainty           -0.035    20.155    
    SLICE_X53Y18         FDRE (Setup_fdre_C_CE)      -0.202    19.953    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             14.169ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.517ns  (logic 0.707ns (28.087%)  route 1.810ns (71.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.849    22.622    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y17         LUT3 (Prop_lut3_I1_O)        0.124    22.746 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.746    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.505    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.368    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.077    36.915    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                 14.169    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.543ns  (logic 0.733ns (28.822%)  route 1.810ns (71.178%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.849    22.622    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y17         LUT4 (Prop_lut4_I2_O)        0.150    22.772 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.772    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X50Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.505    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.368    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.118    36.956    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.956    
                         arrival time                         -22.772    
  -------------------------------------------------------------------
                         slack                                 14.184    

Slack (MET) :             14.200ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.424ns  (logic 0.707ns (29.172%)  route 1.717ns (70.828%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.504 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.756    22.528    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y17         LUT2 (Prop_lut2_I0_O)        0.124    22.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.652    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X48Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.504    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.354    36.858    
                         clock uncertainty           -0.035    36.823    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.029    36.852    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                         -22.652    
  -------------------------------------------------------------------
                         slack                                 14.200    

Slack (MET) :             14.212ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.428ns  (logic 0.707ns (29.117%)  route 1.721ns (70.883%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.760    22.533    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y17         LUT6 (Prop_lut6_I4_O)        0.124    22.657 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.657    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.505    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.368    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)        0.031    36.869    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.869    
                         arrival time                         -22.657    
  -------------------------------------------------------------------
                         slack                                 14.212    

Slack (MET) :             14.238ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.403ns  (logic 0.707ns (29.421%)  route 1.696ns (70.579%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.735    22.507    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y16         LUT6 (Prop_lut6_I4_O)        0.124    22.631 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.631    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.368    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.031    36.870    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.870    
                         arrival time                         -22.631    
  -------------------------------------------------------------------
                         slack                                 14.238    

Slack (MET) :             14.380ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.258ns  (logic 0.707ns (31.309%)  route 1.551ns (68.691%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.590    22.363    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X51Y17         LUT3 (Prop_lut3_I2_O)        0.124    22.487 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.487    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.444    36.505    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y17         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.368    36.873    
                         clock uncertainty           -0.035    36.838    
    SLICE_X51Y17         FDRE (Setup_fdre_C_D)        0.029    36.867    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 14.380    

Slack (MET) :             14.406ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.233ns  (logic 0.707ns (31.660%)  route 1.526ns (68.340%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.565    22.337    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y16         LUT4 (Prop_lut4_I2_O)        0.124    22.461 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.368    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.029    36.868    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -22.461    
  -------------------------------------------------------------------
                         slack                                 14.406    

Slack (MET) :             14.458ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.227ns  (logic 0.701ns (31.476%)  route 1.526ns (68.524%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.961    21.648    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X53Y18         LUT6 (Prop_lut6_I0_O)        0.124    21.772 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.565    22.337    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.118    22.455 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.455    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y16         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.368    36.874    
                         clock uncertainty           -0.035    36.839    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.075    36.914    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.914    
                         arrival time                         -22.455    
  -------------------------------------------------------------------
                         slack                                 14.458    

Slack (MET) :             14.799ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.871ns  (logic 0.707ns (37.779%)  route 1.164ns (62.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.562ns = ( 20.228 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    20.228    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X53Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.459    20.687 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.989    21.676    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124    21.800 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.176    21.976    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124    22.100 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.100    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.442    36.503    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.354    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X54Y18         FDRE (Setup_fdre_C_D)        0.077    36.899    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.899    
                         arrival time                         -22.100    
  -------------------------------------------------------------------
                         slack                                 14.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y30         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.537    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X29Y30         FDPE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.731    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y30         FDPE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.391     1.340    
    SLICE_X29Y30         FDPE (Hold_fdpe_C_D)         0.075     1.415    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y22         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.088     1.570    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[4]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.615 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.615    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X54Y22         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.732    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y22         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.378     1.354    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.121     1.475    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.851%)  route 0.131ns (48.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.131     1.613    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X41Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.732    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.357     1.375    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.070     1.445    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.120     1.606    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.651 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     1.651    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.736    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.379     1.357    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.120     1.477    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.757%)  route 0.137ns (49.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.137     1.619    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X40Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.732    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y31         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.357     1.375    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.070     1.445    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.342    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y29         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.116     1.599    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X49Y29         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.733    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.378     1.355    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.070     1.425    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.339    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X48Y23         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.480 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.126     1.606    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X48Y21         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.732    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y21         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.377     1.355    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.075     1.430    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.124     1.610    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.655 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     1.655    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.736    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X54Y18         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -0.379     1.357    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.121     1.478    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.340    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y30         FDPE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.481 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.594    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X31Y30         FDPE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.730    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y30         FDPE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.390     1.340    
    SLICE_X31Y30         FDPE (Hold_fdpe_C_D)         0.075     1.415    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y28         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.124     1.606    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X49Y29         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.733    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y29         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.377     1.356    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.070     1.426    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  i2c_cpu_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X53Y18   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y16   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X56Y16   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y18   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y21   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y21   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y16   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y16   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y16   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y16   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X52Y17   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.857ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.528ns  (logic 1.083ns (23.918%)  route 3.445ns (76.082%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 36.226 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.105    24.442    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y27         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.437    36.226    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y27         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.540    
                         clock uncertainty           -0.035    36.504    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.299    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.299    
                         arrival time                         -24.442    
  -------------------------------------------------------------------
                         slack                                 11.857    

Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.504ns  (logic 1.083ns (24.046%)  route 3.421ns (75.954%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.081    24.418    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y28         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.229    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y28         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X50Y28         FDCE (Setup_fdce_C_CE)      -0.169    36.338    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.338    
                         arrival time                         -24.418    
  -------------------------------------------------------------------
                         slack                                 11.920    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.313ns  (logic 1.083ns (25.108%)  route 3.230ns (74.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.890    24.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X49Y26         FDRE (Setup_fdre_C_CE)      -0.205    36.298    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.298    
                         arrival time                         -24.227    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.313ns  (logic 1.083ns (25.108%)  route 3.230ns (74.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.890    24.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X49Y26         FDRE (Setup_fdre_C_CE)      -0.205    36.298    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.298    
                         arrival time                         -24.227    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.313ns  (logic 1.083ns (25.108%)  route 3.230ns (74.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.890    24.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X49Y26         FDRE (Setup_fdre_C_CE)      -0.205    36.298    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.298    
                         arrival time                         -24.227    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.313ns  (logic 1.083ns (25.108%)  route 3.230ns (74.892%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 36.225 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.890    24.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.436    36.225    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y26         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.539    
                         clock uncertainty           -0.035    36.503    
    SLICE_X49Y26         FDRE (Setup_fdre_C_CE)      -0.205    36.298    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.298    
                         arrival time                         -24.227    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.006ns  (logic 1.083ns (27.038%)  route 2.923ns (72.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.687    23.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X50Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.351 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.568    23.920    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.230    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.328    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X50Y19         FDCE (Setup_fdce_C_CE)      -0.169    36.353    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -23.920    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.434ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.006ns  (logic 1.083ns (27.038%)  route 2.923ns (72.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 36.230 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.687    23.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X50Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.351 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.568    23.920    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.441    36.230    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.328    36.558    
                         clock uncertainty           -0.035    36.522    
    SLICE_X50Y19         FDCE (Setup_fdce_C_CE)      -0.169    36.353    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -23.920    
  -------------------------------------------------------------------
                         slack                                 12.434    

Slack (MET) :             12.492ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.908ns  (logic 1.083ns (27.713%)  route 2.825ns (72.287%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 36.227 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.485    23.822    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y22         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.438    36.227    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y22         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.328    36.555    
                         clock uncertainty           -0.035    36.519    
    SLICE_X51Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.314    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.314    
                         arrival time                         -23.822    
  -------------------------------------------------------------------
                         slack                                 12.492    

Slack (MET) :             12.601ns  (required time - arrival time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.787ns  (logic 1.083ns (28.597%)  route 2.704ns (71.403%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.248ns = ( 19.914 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.558    19.914    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.459    20.373 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=7, routed)           0.853    21.226    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X52Y19         LUT3 (Prop_lut3_I2_O)        0.152    21.378 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.814    22.193    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X51Y19         LUT4 (Prop_lut4_I3_O)        0.348    22.541 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.673    23.213    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X51Y19         LUT5 (Prop_lut5_I4_O)        0.124    23.337 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.364    23.701    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.440    36.229    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y19         FDCE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X49Y19         FDCE (Setup_fdce_C_CE)      -0.205    36.302    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                 12.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.182    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.520    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.565 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.565    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X54Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.554    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.182    
    SLICE_X54Y17         FDRE (Hold_fdre_C_D)         0.120     1.302    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.182    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.170     1.493    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.538 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.554    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.182    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.091     1.273    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.182    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.554    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X53Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.599 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.599    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.554    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y17         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.182    
    SLICE_X53Y17         FDRE (Hold_fdre_C_D)         0.092     1.274    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.586ns  (logic 0.212ns (36.185%)  route 0.374ns (63.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 18.218 - 16.667 ) 
    Source Clock Delay      (SCD):    1.180ns = ( 17.846 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.558    17.846    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y19         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDCE (Prop_fdce_C_Q)         0.167    18.013 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.200    18.214    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X53Y17         LUT1 (Prop_lut1_I0_O)        0.045    18.259 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.174    18.432    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X52Y19         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.218    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y19         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.372    17.846    
    SLICE_X52Y19         FDCE (Hold_fdce_C_D)         0.063    17.909    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.909    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.422%)  route 0.485ns (69.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 18.217 - 16.667 ) 
    Source Clock Delay      (SCD):    1.175ns = ( 17.841 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.553    17.841    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X54Y25         FDCE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.167    18.008 f  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.166    18.174    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X54Y26         LUT5 (Prop_lut5_I2_O)        0.045    18.219 r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.319    18.538    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.217    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y20         FDRE                                         r  i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.880    
    SLICE_X53Y20         FDRE (Hold_fdre_C_CE)       -0.032    17.848    i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.848    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.690    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  i2c_cpu_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y26   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y26   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y26   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y26   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y28   i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y17   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y19   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X53Y20   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y25   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y25   i2c_cpu_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.147ns (27.523%)  route 5.654ns (72.477%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.340     5.840    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.878     6.842    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.454    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.021ns (25.993%)  route 5.754ns (74.007%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.564    -0.948    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X46Y11         FDRE                                         r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.519     0.090    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.124     0.214 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           0.639     0.852    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.117     0.969 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.954     1.923    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X44Y26         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.753     2.676 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.676    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/No_ECC.lmb_as_reg
    SLICE_X44Y26         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     3.061 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           1.014     4.076    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.200 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          2.628     6.828    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.481     8.486    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.453    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.051ns (27.935%)  route 5.291ns (72.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.403     3.248    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.401     3.649 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.734     6.384    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.774     8.124    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.129    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.129    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.492     8.496    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.988    
                         clock uncertainty           -0.074     8.914    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.145    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.048ns (28.119%)  route 5.235ns (71.881%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.370     3.216    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.398     3.614 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.711     6.325    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774     8.123    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.023ns (27.031%)  route 5.461ns (72.969%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.412     3.257    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.373     3.630 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.895     6.525    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.331    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 2.048ns (28.188%)  route 5.218ns (71.812%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.106     2.952    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.398     3.350 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=33, routed)          2.957     6.307    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.123    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.147ns (28.350%)  route 5.426ns (71.650%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.351     5.851    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.975 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.639     6.615    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.493     8.497    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.472    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.024ns (28.023%)  route 5.199ns (71.977%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.547    -0.965    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X30Y26         FDSE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.518    -0.447 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          1.473     1.027    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Sel_Logic
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.154     1.181 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.000     1.181    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X31Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.534 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.534    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.648 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.648    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.762 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.762    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.876 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.876    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.205 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.033     3.238    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[15]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.328     3.566 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          2.692     6.258    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.898    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770     8.128    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  1.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.279    -0.201    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[30]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.052    -0.306    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.558    -0.623    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.428    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[19]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.826    -0.864    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.489    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.562    -0.619    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.424    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.379 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.831    -0.859    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.121    -0.485    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.594    -0.587    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.392    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[7]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121    -0.453    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.556    -0.625    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.430    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in39_in
    SLICE_X52Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.385 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0/O
                         net (fo=1, routed)           0.000    -0.385    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0__0
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.824    -0.866    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                         clock pessimism              0.253    -0.612    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.121    -0.491    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.565    -0.616    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.419    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[14]
    SLICE_X12Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.374 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.835    -0.855    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120    -0.483    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.897%)  route 0.301ns (68.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.301    -0.178    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.063    -0.295    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.560    -0.621    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.415    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.075    -0.546    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.591    -0.590    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.384    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.860    -0.830    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.515    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.592    -0.589    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.397    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_rx_data[2]
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.047    -0.529    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_i2c_cpu_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y18     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y18     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_i2c_cpu_clk_wiz_1_1_1
  To Clock:  clkfbout_i2c_cpu_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_i2c_cpu_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    i2c_cpu_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.147ns (27.523%)  route 5.654ns (72.477%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.340     5.840    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.878     6.842    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.453    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.021ns (25.993%)  route 5.754ns (74.007%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.564    -0.948    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X46Y11         FDRE                                         r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.519     0.090    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.124     0.214 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           0.639     0.852    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.117     0.969 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.954     1.923    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X44Y26         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.753     2.676 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.676    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/No_ECC.lmb_as_reg
    SLICE_X44Y26         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     3.061 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           1.014     4.076    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.200 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          2.628     6.828    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.481     8.486    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.452    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.051ns (27.935%)  route 5.291ns (72.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.403     3.248    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.401     3.649 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.734     6.384    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.774     8.123    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.128    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.492     8.496    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.988    
                         clock uncertainty           -0.074     8.914    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.145    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.048ns (28.119%)  route 5.235ns (71.881%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.370     3.216    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.398     3.614 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.711     6.325    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.023ns (27.031%)  route 5.461ns (72.969%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.412     3.257    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.373     3.630 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.895     6.525    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.330    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 2.048ns (28.188%)  route 5.218ns (71.812%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.106     2.952    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.398     3.350 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=33, routed)          2.957     6.307    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.147ns (28.350%)  route 5.426ns (71.650%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.351     5.851    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.975 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.639     6.615    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.493     8.497    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.472    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.024ns (28.023%)  route 5.199ns (71.977%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.547    -0.965    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X30Y26         FDSE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.518    -0.447 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          1.473     1.027    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Sel_Logic
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.154     1.181 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.000     1.181    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X31Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.534 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.534    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.648 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.648    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.762 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.762    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.876 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.876    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.205 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.033     3.238    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[15]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.328     3.566 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          2.692     6.258    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770     8.127    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.279    -0.201    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[30]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.052    -0.306    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.558    -0.623    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.428    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[19]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.826    -0.864    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.253    -0.610    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.489    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.562    -0.619    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.424    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.379 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.831    -0.859    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.121    -0.485    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.594    -0.587    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.392    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[7]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.250    -0.574    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121    -0.453    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.556    -0.625    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.430    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in39_in
    SLICE_X52Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.385 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0/O
                         net (fo=1, routed)           0.000    -0.385    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0__0
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.824    -0.866    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                         clock pessimism              0.253    -0.612    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.121    -0.491    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.565    -0.616    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.419    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[14]
    SLICE_X12Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.374 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.835    -0.855    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120    -0.483    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.897%)  route 0.301ns (68.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.301    -0.178    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.063    -0.295    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.560    -0.621    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.415    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.075    -0.546    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.591    -0.590    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.384    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.860    -0.830    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.590    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.515    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.592    -0.589    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.397    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_rx_data[2]
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.047    -0.529    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_i2c_cpu_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y18     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y18     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y22     i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_i2c_cpu_clk_wiz_1_1
  To Clock:  clkfbout_i2c_cpu_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_i2c_cpu_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    i2c_cpu_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.147ns (27.523%)  route 5.654ns (72.477%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.340     5.840    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.878     6.842    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.453    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.021ns (25.993%)  route 5.754ns (74.007%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.564    -0.948    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X46Y11         FDRE                                         r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.519     0.090    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.124     0.214 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           0.639     0.852    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.117     0.969 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.954     1.923    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X44Y26         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.753     2.676 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.676    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/No_ECC.lmb_as_reg
    SLICE_X44Y26         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     3.061 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           1.014     4.076    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.200 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          2.628     6.828    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.481     8.486    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.452    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.051ns (27.935%)  route 5.291ns (72.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.403     3.248    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.401     3.649 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.734     6.384    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.774     8.123    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.128    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.492     8.496    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.988    
                         clock uncertainty           -0.074     8.914    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.145    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.048ns (28.119%)  route 5.235ns (71.881%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.370     3.216    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.398     3.614 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.711     6.325    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.023ns (27.031%)  route 5.461ns (72.969%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.412     3.257    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.373     3.630 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.895     6.525    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.330    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 2.048ns (28.188%)  route 5.218ns (71.812%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.106     2.952    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.398     3.350 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=33, routed)          2.957     6.307    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.147ns (28.350%)  route 5.426ns (71.650%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.351     5.851    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.975 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.639     6.615    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.493     8.497    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.472    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.024ns (28.023%)  route 5.199ns (71.977%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.547    -0.965    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X30Y26         FDSE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.518    -0.447 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          1.473     1.027    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Sel_Logic
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.154     1.181 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.000     1.181    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X31Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.534 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.534    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.648 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.648    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.762 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.762    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.876 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.876    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.205 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.033     3.238    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[15]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.328     3.566 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          2.692     6.258    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770     8.127    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.279    -0.201    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[30]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.052    -0.232    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.558    -0.623    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.428    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[19]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.826    -0.864    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.415    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.562    -0.619    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.424    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.379 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.831    -0.859    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.121    -0.411    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.594    -0.587    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.392    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[7]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121    -0.379    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.556    -0.625    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.430    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in39_in
    SLICE_X52Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.385 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0/O
                         net (fo=1, routed)           0.000    -0.385    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0__0
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.824    -0.866    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.121    -0.417    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.565    -0.616    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.419    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[14]
    SLICE_X12Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.374 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.835    -0.855    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120    -0.409    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.897%)  route 0.301ns (68.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.301    -0.178    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.063    -0.221    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.560    -0.621    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.415    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.075    -0.472    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.591    -0.590    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.384    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.860    -0.830    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.441    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.592    -0.589    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.397    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_rx_data[2]
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.047    -0.455    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 2.147ns (27.523%)  route 5.654ns (72.477%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.340     5.840    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.878     6.842    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.453    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 2.021ns (25.993%)  route 5.754ns (74.007%))
  Logic Levels:           5  (AND2B1L=1 CARRY4=1 LUT2=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.564    -0.948    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X46Y11         FDRE                                         r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.519     0.090    i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Rdy
    SLICE_X46Y11         LUT2 (Prop_lut2_I1_O)        0.124     0.214 r  i2c_cpu_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=4, routed)           0.639     0.852    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X46Y13         LUT2 (Prop_lut2_I0_O)        0.117     0.969 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.954     1.923    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X44Y26         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.753     2.676 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     2.676    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/No_ECC.lmb_as_reg
    SLICE_X44Y26         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     3.061 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           1.014     4.076    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124     4.200 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          2.628     6.828    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.481     8.486    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.452    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 2.051ns (27.935%)  route 5.291ns (72.065%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.403     3.248    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.401     3.649 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.734     6.384    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.774     8.123    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -6.384    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.128    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.128    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.322ns  (logic 2.053ns (28.041%)  route 5.269ns (71.959%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.404     3.249    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.403     3.652 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=33, routed)          2.711     6.363    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.492     8.496    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.988    
                         clock uncertainty           -0.074     8.914    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.769     8.145    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.048ns (28.119%)  route 5.235ns (71.881%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.370     3.216    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y16         LUT3 (Prop_lut3_I1_O)        0.398     3.614 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.711     6.325    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.023ns (27.031%)  route 5.461ns (72.969%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.412     3.257    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X30Y18         LUT3 (Prop_lut3_I1_O)        0.373     3.630 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=33, routed)          2.895     6.525    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.330    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 2.048ns (28.188%)  route 5.218ns (71.812%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.106     2.952    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X33Y17         LUT3 (Prop_lut3_I1_O)        0.398     3.350 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=33, routed)          2.957     6.307    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.482     8.487    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.970    
                         clock uncertainty           -0.074     8.896    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.122    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.122    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.147ns (28.350%)  route 5.426ns (71.650%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.553    -0.959    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X36Y19         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.540 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[26]/Q
                         net (fo=1, routed)           1.145     0.605    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.296     0.901 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.901    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.451 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     1.461    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.575 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.575    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.846 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.282     3.127    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.373     3.500 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=35, routed)          2.351     5.851    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X8Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.975 r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.639     6.615    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_6
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.493     8.497    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.472    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.024ns (28.023%)  route 5.199ns (71.977%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.547    -0.965    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X30Y26         FDSE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDSE (Prop_fdse_C_Q)         0.518    -0.447 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_alu_sel_logic_i_reg/Q
                         net (fo=66, routed)          1.473     1.027    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Sel_Logic
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.154     1.181 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.000     1.181    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_5
    SLICE_X31Y17         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     1.534 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.534    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.648 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.648    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.762 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.762    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.876 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.876    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     2.205 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=35, routed)          1.033     3.238    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[15]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.328     3.566 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          2.692     6.258    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.483     8.488    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.770     8.127    i2c_cpu_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.127    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.589%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.279    -0.201    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[30]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.052    -0.232    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.558    -0.623    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.428    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[19]
    SLICE_X34Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.383 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.383    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.826    -0.864    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y13         FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.253    -0.610    
                         clock uncertainty            0.074    -0.536    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.121    -0.415    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.562    -0.619    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.054    -0.424    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.045    -0.379 r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.379    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.831    -0.859    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y7          FDRE                                         r  i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.074    -0.532    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.121    -0.411    i2c_cpu_i/gpio_1/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.594    -0.587    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.392    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[7]
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.045    -0.347 r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.347    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y7           FDRE                                         r  i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.121    -0.379    i2c_cpu_i/gpio_2/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.556    -0.625    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 f  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf._Detect_Commands.sample_synced_1_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.430    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in39_in
    SLICE_X52Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.385 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0/O
                         net (fo=1, routed)           0.000    -0.385    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk0__0
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.824    -0.866    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y22         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.074    -0.538    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.121    -0.417    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.565    -0.616    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.419    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/slv_reg3[14]
    SLICE_X12Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.374 r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.374    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.835    -0.855    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y8          FDRE                                         r  i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.074    -0.529    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.120    -0.409    i2c_cpu_i/gpio_0/inst/gpio_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.897%)  route 0.301ns (68.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y10         FDRE                                         r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.301    -0.178    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X38Y12         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.503    -0.358    
                         clock uncertainty            0.074    -0.284    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.063    -0.221    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.560    -0.621    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.415    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.828    -0.862    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X48Y32         FDRE                                         r  i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.074    -0.547    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.075    -0.472    i2c_cpu_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.591    -0.590    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.384    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.860    -0.830    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.075    -0.441    i2c_cpu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_i2c_cpu_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.592    -0.589    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.397    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_rx_data[2]
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y8           FDRE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.250    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.047    -0.455    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.580ns (12.250%)  route 4.155ns (87.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.969     3.786    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.518     8.523    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/C
                         clock pessimism              0.492     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.621    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.580ns (12.633%)  route 4.011ns (87.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.825     3.642    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y1           FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y1           FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y1           FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.580ns (12.752%)  route 3.968ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.783     3.600    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X7Y4           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.517     8.522    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X7Y4           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     8.534    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.580ns (12.770%)  route 3.962ns (87.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.776     3.593    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.554    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.621%)  route 1.180ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.172     0.745    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X5Y6           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X5Y6           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X5Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.414    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.186ns (12.318%)  route 1.324ns (87.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.316     0.890    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y3           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y3           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.389    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.186ns (11.498%)  route 1.432ns (88.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.424     0.997    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  1.411    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.580ns (12.250%)  route 4.155ns (87.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.969     3.786    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.518     8.523    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/C
                         clock pessimism              0.492     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.621    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.580ns (12.633%)  route 4.011ns (87.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.825     3.642    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y1           FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y1           FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y1           FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.580ns (12.752%)  route 3.968ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.783     3.600    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X7Y4           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.517     8.522    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X7Y4           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     8.534    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.580ns (12.770%)  route 3.962ns (87.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.776     3.593    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.554    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.621%)  route 1.180ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.172     0.745    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X5Y6           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X5Y6           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/C
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X5Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.186ns (12.318%)  route 1.324ns (87.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.316     0.890    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y3           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y3           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.186ns (11.498%)  route 1.432ns (88.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.424     0.997    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.321    
                         clock uncertainty            0.074    -0.247    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  1.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.580ns (12.250%)  route 4.155ns (87.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.969     3.786    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.518     8.523    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/C
                         clock pessimism              0.492     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.621    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.621    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.580ns (12.633%)  route 4.011ns (87.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.825     3.642    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y1           FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y1           FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y1           FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.512    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg
  -------------------------------------------------------------------
                         required time                          8.512    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.580ns (12.752%)  route 3.968ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.783     3.600    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X7Y4           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.517     8.522    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X7Y4           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     8.534    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.537    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.580ns (12.770%)  route 3.962ns (87.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.776     3.593    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.554    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.621%)  route 1.180ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.172     0.745    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X5Y6           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X5Y6           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/C
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X5Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.186ns (12.318%)  route 1.324ns (87.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.316     0.890    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y3           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y3           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.503    -0.322    
                         clock uncertainty            0.074    -0.248    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/C
                         clock pessimism              0.503    -0.323    
                         clock uncertainty            0.074    -0.249    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.341    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.336ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.186ns (11.498%)  route 1.432ns (88.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.424     0.997    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.321    
                         clock uncertainty            0.074    -0.247    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  1.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1
  To Clock:  clk_out1_i2c_cpu_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 0.580ns (12.250%)  route 4.155ns (87.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.969     3.786    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.518     8.523    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]/C
                         clock pessimism              0.492     9.014    
                         clock uncertainty           -0.074     8.941    
    SLICE_X6Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.622    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 0.580ns (12.633%)  route 4.011ns (87.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.825     3.642    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y1           FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y1           FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X8Y1           FDPE (Recov_fdpe_C_PRE)     -0.361     8.513    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.513    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_reg
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.580ns (12.736%)  route 3.974ns (87.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.788     3.605    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X10Y3          FDPE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X10Y3          FDPE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X10Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.513    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/sda_out_en_reg_reg
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.580ns (12.752%)  route 3.968ns (87.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.783     3.600    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X7Y4           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.517     8.522    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X7Y4           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.492     9.013    
                         clock uncertainty           -0.074     8.940    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405     8.535    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.535    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.538    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.538    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.538    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 0.580ns (12.787%)  route 3.956ns (87.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.770     3.587    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X3Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.520     8.525    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X3Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]/C
                         clock pessimism              0.492     9.016    
                         clock uncertainty           -0.074     8.943    
    SLICE_X3Y0           FDCE (Recov_fdce_C_CLR)     -0.405     8.538    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@10.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.580ns (12.770%)  route 3.962ns (87.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 8.456 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.563    -0.949    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          2.186     1.693    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.817 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         1.776     3.593    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X8Y2           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        1.451     8.456    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X8Y2           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.492     8.947    
                         clock uncertainty           -0.074     8.874    
    SLICE_X8Y2           FDCE (Recov_fdce_C_CLR)     -0.319     8.555    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.555    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.186ns (13.621%)  route 1.180ns (86.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.172     0.745    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X5Y6           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X5Y6           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X5Y6           FDCE (Remov_fdce_C_CLR)     -0.092    -0.414    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/temp_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.186ns (12.318%)  route 1.324ns (87.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.316     0.890    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X6Y3           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.864    -0.826    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X6Y3           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]/C
                         clock pessimism              0.503    -0.322    
    SLICE_X6Y3           FDCE (Remov_fdce_C_CLR)     -0.067    -0.389    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.186ns (12.292%)  route 1.327ns (87.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.320     0.893    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y8           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.863    -0.827    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y8           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X4Y8           FDCE (Remov_fdce_C_CLR)     -0.092    -0.415    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/read_return_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_i2c_cpu_clk_wiz_1_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns - clk_out1_i2c_cpu_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.186ns (11.498%)  route 1.432ns (88.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.561    -0.620    i2c_cpu_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X44Y12         FDRE                                         r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  i2c_cpu_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.008     0.528    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aresetn
    SLICE_X5Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.573 f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SCL_reg_i_2/O
                         net (fo=219, routed)         0.424     0.997    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/SR[0]
    SLICE_X4Y0           FDCE                                         f  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_i2c_cpu_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    i2c_cpu_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i2c_cpu_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    i2c_cpu_i/clk_wiz_1/inst/clk_in1_i2c_cpu_clk_wiz_1_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  i2c_cpu_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    i2c_cpu_i/clk_wiz_1/inst/clk_out1_i2c_cpu_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  i2c_cpu_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1973, routed)        0.865    -0.825    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/s00_axi_aclk
    SLICE_X4Y0           FDCE                                         r  i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]/C
                         clock pessimism              0.503    -0.321    
    SLICE_X4Y0           FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    i2c_cpu_i/i2c_master_0/inst/i2c_master_v1_0_S00_AXI_inst/i2c_master_inst/clk_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  1.411    





