[02/23 11:32:00     0s] 
[02/23 11:32:00     0s] Cadence Innovus(TM) Implementation System.
[02/23 11:32:00     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/23 11:32:00     0s] 
[02/23 11:32:00     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[02/23 11:32:00     0s] Options:	-common_ui 
[02/23 11:32:00     0s] Date:		Thu Feb 23 11:31:59 2023
[02/23 11:32:00     0s] Host:		pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[02/23 11:32:00     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/23 11:32:00     0s] 
[02/23 11:32:00     0s] License:
[02/23 11:32:00     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/23 11:32:00     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/23 11:32:12    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[02/23 11:32:12    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[02/23 11:32:12    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[02/23 11:32:12    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[02/23 11:32:12    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[02/23 11:32:12    11s] @(#)CDS: CPE v15.20-p002
[02/23 11:32:12    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[02/23 11:32:12    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[02/23 11:32:12    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/23 11:32:12    11s] @(#)CDS: RCDB 11.6
[02/23 11:32:12    11s] --- Running on pgmicro04 (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (10cores*20cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[02/23 11:32:12    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9970_pgmicro04_matheus.almeida_56pjLw.

[02/23 11:32:12    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9970_pgmicro04_matheus.almeida_56pjLw.
[02/23 11:32:12    11s] 
[02/23 11:32:14    12s] 
[02/23 11:32:14    12s] **INFO:  MMMC transition support version v31-84 
[02/23 11:32:14    12s] 
[02/23 11:32:15    13s] Loading fill procedures ...
[02/23 11:32:23    15s] [DEV]innovus 1> source physical/1_init.tcl 
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[02/23 11:37:55    70s] 
[02/23 11:37:55    70s] Threads Configured:8
[02/23 11:37:56    76s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[02/23 11:37:56    76s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[02/23 11:37:56    76s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[02/23 11:37:56    76s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[02/23 11:37:56    76s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[02/23 11:37:56    76s] Library reading multithread flow ended.
[02/23 11:37:56    76s] 
[02/23 11:37:56    76s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[02/23 11:37:56    76s] 
[02/23 11:37:56    76s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[02/23 11:37:56    76s] Set DBUPerIGU to M2 pitch 630.
[02/23 11:37:56    77s] 
[02/23 11:37:56    77s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-200' for more detail.
[02/23 11:37:57    77s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/23 11:37:57    77s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/23 11:37:57    77s] Type 'man IMPLF-201' for more detail.
[02/23 11:37:57    77s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/23 11:37:57    77s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:37:57    77s] 
[02/23 11:37:57    77s] viaInitial starts at Thu Feb 23 11:37:57 2023
[02/23 11:37:57    77s] viaInitial ends at Thu Feb 23 11:37:57 2023
[02/23 11:37:57    77s] *** Begin netlist parsing (mem=607.7M) ***
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[02/23 11:37:57    77s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/23 11:37:57    77s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/23 11:37:57    77s] Created 1225 new cells from 2 timing libraries.
[02/23 11:37:57    77s] Reading netlist ...
[02/23 11:37:57    77s] Backslashed names will retain backslash and a trailing blank character.
[02/23 11:37:57    78s] Reading verilog netlist 'innovus/minimips.v'
[02/23 11:37:58    78s] 
[02/23 11:37:58    78s] *** Memory Usage v#1 (Current mem = 610.738M, initial mem = 170.871M) ***
[02/23 11:37:58    78s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=610.7M) ***
[02/23 11:37:58    78s] Top level cell is minimips.
[02/23 11:37:58    78s] ** Removed 1 unused lib cells.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[02/23 11:37:58    78s] Type 'man IMPTS-282' for more detail.
[02/23 11:37:58    78s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[02/23 11:37:58    78s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:37:58    78s] Hooked 1224 DB cells to tlib cells.
[02/23 11:37:58    78s] Starting recursive module instantiation check.
[02/23 11:37:58    78s] No recursion found.
[02/23 11:37:58    78s] Building hierarchical netlist for Cell minimips ...
[02/23 11:37:58    79s] *** Netlist is unique.
[02/23 11:37:58    79s] ** info: there are 1281 modules.
[02/23 11:37:58    79s] ** info: there are 22971 stdCell insts.
[02/23 11:37:58    79s] 
[02/23 11:37:58    79s] *** Memory Usage v#1 (Current mem = 645.988M, initial mem = 170.871M) ***
[02/23 11:37:58    79s] Set Default Net Delay as 1000 ps.
[02/23 11:37:58    79s] Set Default Net Load as 0.5 pF. 
[02/23 11:37:58    79s] Set Default Input Pin Transition as 0.1 ps.
[02/23 11:37:58    79s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/23 11:37:58    79s] Type 'man IMPFP-3961' for more detail.
[02/23 11:37:59    79s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/23 11:37:59    79s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[02/23 11:37:59    79s] Cap table was created using Encounter 07.10-s219_1.
[02/23 11:37:59    79s] Process name: xc018m6_typ.
[02/23 11:37:59    79s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/23 11:37:59    79s] Type 'man IMPEXT-2773' for more detail.
[02/23 11:37:59    79s] Importing multi-corner RC tables ... 
[02/23 11:37:59    79s] Summary of Active RC-Corners : 
[02/23 11:37:59    79s]  
[02/23 11:37:59    79s]  Analysis View: default_emulate_view
[02/23 11:37:59    79s]     RC-Corner Name        : default_emulate_rc_corner
[02/23 11:37:59    79s]     RC-Corner Index       : 0
[02/23 11:37:59    79s]     RC-Corner Temperature : 25 Celsius
[02/23 11:37:59    79s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[02/23 11:37:59    79s]     RC-Corner PreRoute Res Factor         : 1
[02/23 11:37:59    79s]     RC-Corner PreRoute Cap Factor         : 1
[02/23 11:37:59    79s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/23 11:37:59    79s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/23 11:37:59    79s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/23 11:37:59    79s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/23 11:37:59    79s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/23 11:37:59    79s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/23 11:37:59    79s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/23 11:37:59    79s] *Info: initialize multi-corner CTS.
[02/23 11:37:59    79s] Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
[02/23 11:37:59    79s] Current (total cpu=0:01:19, real=0:06:00, peak res=364.8M, current mem=757.3M)
[02/23 11:37:59    79s] minimips
[02/23 11:37:59    79s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).
[02/23 11:37:59    79s] 
[02/23 11:37:59    79s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).
[02/23 11:37:59    79s] 
[02/23 11:37:59    79s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).
[02/23 11:37:59    79s] 
[02/23 11:37:59    79s] Number of path exceptions in the constraint file = 1
[02/23 11:37:59    79s] Number of paths exceptions after getting compressed = 1
[02/23 11:37:59    79s] INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[02/23 11:37:59    79s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=383.1M, current mem=775.6M)
[02/23 11:37:59    79s] Current (total cpu=0:01:19, real=0:06:00, peak res=383.1M, current mem=775.6M)
[02/23 11:37:59    79s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[02/23 11:37:59    80s] Summary for sequential cells idenfication: 
[02/23 11:37:59    80s] Identified SBFF number: 128
[02/23 11:37:59    80s] Identified MBFF number: 0
[02/23 11:37:59    80s] Not identified SBFF number: 0
[02/23 11:37:59    80s] Not identified MBFF number: 0
[02/23 11:37:59    80s] Number of sequential cells which are not FFs: 106
[02/23 11:37:59    80s] 
[02/23 11:37:59    80s] Total number of combinational cells: 511
[02/23 11:37:59    80s] Total number of sequential cells: 234
[02/23 11:37:59    80s] Total number of tristate cells: 64
[02/23 11:37:59    80s] Total number of level shifter cells: 0
[02/23 11:37:59    80s] Total number of power gating cells: 0
[02/23 11:37:59    80s] Total number of isolation cells: 0
[02/23 11:37:59    80s] Total number of power switch cells: 0
[02/23 11:37:59    80s] Total number of pulse generator cells: 0
[02/23 11:37:59    80s] Total number of always on buffers: 0
[02/23 11:37:59    80s] Total number of retention cells: 0
[02/23 11:37:59    80s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[02/23 11:37:59    80s] Total number of usable buffers: 10
[02/23 11:37:59    80s] List of unusable buffers:
[02/23 11:37:59    80s] Total number of unusable buffers: 0
[02/23 11:37:59    80s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[02/23 11:37:59    80s] Total number of usable inverters: 13
[02/23 11:37:59    80s] List of unusable inverters:
[02/23 11:37:59    80s] Total number of unusable inverters: 0
[02/23 11:37:59    80s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[02/23 11:37:59    80s] Total number of identified usable delay cells: 14
[02/23 11:37:59    80s] List of identified unusable delay cells:
[02/23 11:37:59    80s] Total number of identified unusable delay cells: 0
[02/23 11:37:59    80s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[02/23 11:37:59    80s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[02/23 11:37:59    80s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[02/23 11:37:59    80s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[02/23 11:37:59    80s] Adjusting core size to PlacementGrid : width :786.87 height : 780.8
[02/23 11:37:59    80s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/23 11:37:59    80s] [DEV]innovus 2> source physical/2_power_plan.tcl 

[02/23 11:38:17    83s] The power planner created 8 wires.
[02/23 11:38:17    83s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 947.7M) ***
[02/23 11:38:17    83s] *** Begin SPECIAL ROUTE on Thu Feb 23 11:38:17 2023 ***
[02/23 11:38:17    83s] SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
[02/23 11:38:17    83s] SPECIAL ROUTE ran on machine: pgmicro04 (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 1.20Ghz)
[02/23 11:38:17    83s] 
[02/23 11:38:17    83s] Begin option processing ...
[02/23 11:38:17    83s] srouteConnectPowerBump set to false
[02/23 11:38:17    83s] routeSelectNet set to "gnd vdd"
[02/23 11:38:17    83s] routeSpecial set to true
[02/23 11:38:17    83s] srouteBlockPin set to "useLef"
[02/23 11:38:17    83s] srouteBottomLayerLimit set to 1
[02/23 11:38:17    83s] srouteBottomTargetLayerLimit set to 1
[02/23 11:38:17    83s] srouteConnectConverterPin set to false
[02/23 11:38:17    83s] srouteCrossoverViaBottomLayer set to 1
[02/23 11:38:17    83s] srouteCrossoverViaTopLayer set to 6
[02/23 11:38:17    83s] srouteFollowCorePinEnd set to 3
[02/23 11:38:17    83s] srouteJogControl set to "preferWithChanges differentLayer"
[02/23 11:38:17    83s] sroutePadPinAllPorts set to true
[02/23 11:38:17    83s] sroutePreserveExistingRoutes set to true
[02/23 11:38:17    83s] srouteRoutePowerBarPortOnBothDir set to true
[02/23 11:38:17    83s] srouteStopBlockPin set to "nearestTarget"
[02/23 11:38:17    83s] srouteTopLayerLimit set to 6
[02/23 11:38:17    83s] srouteTopTargetLayerLimit set to 6
[02/23 11:38:17    83s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1579.00 megs.
[02/23 11:38:17    83s] 
[02/23 11:38:17    83s] Reading DB technology information...
[02/23 11:38:17    83s] Finished reading DB technology information.
[02/23 11:38:17    83s] Reading floorplan and netlist information...
[02/23 11:38:17    83s] Finished reading floorplan and netlist information.
[02/23 11:38:17    84s] Read in 12 layers, 6 routing layers, 1 overlap layer
[02/23 11:38:17    84s] Read in 825 macros, 196 used
[02/23 11:38:17    84s] Read in 188 components
[02/23 11:38:17    84s]   188 core components: 188 unplaced, 0 placed, 0 fixed
[02/23 11:38:17    84s] Read in 70 logical pins
[02/23 11:38:17    84s] Read in 70 nets
[02/23 11:38:17    84s] Read in 7 special nets, 2 routed
[02/23 11:38:17    84s] 2 nets selected.
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] Begin power routing ...
[02/23 11:38:17    84s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[02/23 11:38:17    84s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/23 11:38:17    84s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[02/23 11:38:17    84s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/23 11:38:17    84s] Type 'man IMPSR-1256' for more detail.
[02/23 11:38:17    84s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/23 11:38:17    84s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[02/23 11:38:17    84s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[02/23 11:38:17    84s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[02/23 11:38:17    84s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/23 11:38:17    84s] Type 'man IMPSR-1256' for more detail.
[02/23 11:38:17    84s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/23 11:38:17    84s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/23 11:38:17    84s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/23 11:38:17    84s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[02/23 11:38:17    84s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/23 11:38:17    84s] CPU time for FollowPin 0 seconds
[02/23 11:38:17    84s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/23 11:38:17    84s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/23 11:38:17    84s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[02/23 11:38:17    84s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[02/23 11:38:17    84s] CPU time for FollowPin 0 seconds
[02/23 11:38:17    84s]   Number of IO ports routed: 0
[02/23 11:38:17    84s]   Number of Block ports routed: 0
[02/23 11:38:17    84s]   Number of Stripe ports routed: 0
[02/23 11:38:17    84s]   Number of Core ports routed: 322
[02/23 11:38:17    84s]   Number of Pad ports routed: 0
[02/23 11:38:17    84s]   Number of Power Bump ports routed: 0
[02/23 11:38:17    84s]   Number of Followpin connections: 161
[02/23 11:38:17    84s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1592.00 megs.
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s]  Begin updating DB with routing results ...
[02/23 11:38:17    84s]  Updating DB with 35 via definition ...Extracting standard cell pins and blockage ...... 
[02/23 11:38:17    84s] Pin and blockage extraction finished
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] sroute post-processing starts at Thu Feb 23 11:38:17 2023
[02/23 11:38:17    84s] The viaGen is rebuilding shadow vias for net gnd.
[02/23 11:38:17    84s] sroute post-processing ends at Thu Feb 23 11:38:17 2023
[02/23 11:38:17    84s] 
[02/23 11:38:17    84s] sroute post-processing starts at Thu Feb 23 11:38:17 2023
[02/23 11:38:17    84s] The viaGen is rebuilding shadow vias for net vdd.
[02/23 11:38:18    84s] sroute post-processing ends at Thu Feb 23 11:38:18 2023
[02/23 11:38:18    84s] sroute: Total CPU time used = 0:0:0
[02/23 11:38:18    84s] sroute: Total Real time used = 0:0:1
[02/23 11:38:18    84s] sroute: Total Memory used = 45.31 megs
[02/23 11:38:18    84s] sroute: Total Peak Memory used = 993.01 megs
[02/23 11:38:18    84s] #spOpts: VtWidth no_cmu 
[02/23 11:38:18    84s] Core basic site is core
[02/23 11:38:18    84s] Estimated cell power/ground rail width = 0.915 um
[02/23 11:38:18    84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:38:18    84s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/23 11:38:18    84s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[02/23 11:38:18    84s] For 6400 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/23 11:38:18    84s] Inserted 6400 well-taps <FEED1> cells (prefix WELLTAP).
[02/23 11:38:18    84s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[02/23 11:38:18    84s] 
[02/23 11:38:18    84s] Starting stripe generation ...
[02/23 11:38:18    84s] Non-Default setAddStripeOption Settings :
[02/23 11:38:18    84s]   NONE
[02/23 11:38:18    84s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[02/23 11:38:18    84s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 3.40 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[02/23 11:38:18    84s] Stripe generation is complete; vias are now being generated.
[02/23 11:38:18    84s] The power planner created 63 wires.
[02/23 11:38:18    84s] *** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 1000.0M) ***
[02/23 11:38:18    84s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[02/23 11:38:37    88s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/23 11:38:37    88s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/23 11:38:37    88s] *** Starting place_design default flow ***
[02/23 11:38:37    88s] **INFO: Enable pre-place timing setting for timing analysis
[02/23 11:38:37    88s] Set Using Default Delay Limit as 101.
[02/23 11:38:37    88s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/23 11:38:37    88s] Set Default Net Delay as 0 ps.
[02/23 11:38:37    88s] Set Default Net Load as 0 pF. 
[02/23 11:38:37    88s] **INFO: Analyzing IO path groups for slack adjustment
[02/23 11:38:37    88s] Multithreaded Timing Analysis is initialized with 8 threads
[02/23 11:38:37    88s] 
[02/23 11:38:38    89s] Effort level <high> specified for reg2reg_tmp.9970 path_group
[02/23 11:38:38    89s] #################################################################################
[02/23 11:38:38    89s] # Design Stage: PreRoute
[02/23 11:38:38    89s] # Design Name: minimips
[02/23 11:38:38    89s] # Design Mode: 90nm
[02/23 11:38:38    89s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:38:38    89s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:38:38    89s] # Signoff Settings: SI Off 
[02/23 11:38:38    89s] #################################################################################
[02/23 11:38:38    89s] Calculate delays in Single mode...
[02/23 11:38:38    89s] Topological Sorting (CPU = 0:00:00.0, MEM = 1119.0M, InitMEM = 1114.5M)
[02/23 11:38:38    90s] siFlow : Timing analysis mode is single, using late cdB files
[02/23 11:38:39    95s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/23 11:38:39    95s] End delay calculation. (MEM=1737.89 CPU=0:00:04.9 REAL=0:00:00.0)
[02/23 11:38:39    95s] *** CDM Built up (cpu=0:00:05.9  real=0:00:01.0  mem= 1737.9M) ***
[02/23 11:38:40    96s] *** Start delete_buffer_trees ***
[02/23 11:38:40    96s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/23 11:38:40    96s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/23 11:38:40    96s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/23 11:38:40    96s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/23 11:38:40    96s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/23 11:38:40    96s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/23 11:38:40    96s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/23 11:38:40    96s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/23 11:38:40    96s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/23 11:38:40    96s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/23 11:38:40    96s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/23 11:38:40    96s] Info: Detect buffers to remove automatically.
[02/23 11:38:40    96s] Analyzing netlist ...
[02/23 11:38:40    96s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/23 11:38:41    97s] Updating netlist
[02/23 11:38:41    97s] 
[02/23 11:38:42    97s] *summary: 1335 instances (buffers/inverters) removed
[02/23 11:38:42    97s] *** Finish delete_buffer_trees (0:00:01.2) ***
[02/23 11:38:42    97s] **INFO: Disable pre-place timing setting for timing analysis
[02/23 11:38:42    97s] Set Using Default Delay Limit as 1000.
[02/23 11:38:42    97s] Set Default Net Delay as 1000 ps.
[02/23 11:38:42    97s] Set Default Net Load as 0.5 pF. 
[02/23 11:38:42    97s] Deleted 0 physical inst  (cell - / prefix -).
[02/23 11:38:42    97s] Did not delete 6400 physical insts as they were marked preplaced.
[02/23 11:38:42    97s] *** Starting "NanoPlace(TM) placement v#2 (mem=1729.8M)" ...
[02/23 11:38:42    97s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/23 11:38:42    97s] Type 'man IMPTS-403' for more detail.
[02/23 11:38:46   102s] *** Build Buffered Sizing Timing Model
[02/23 11:38:46   102s] (cpu=0:00:04.5 mem=1729.8M) ***
[02/23 11:38:47   103s] *** Build Virtual Sizing Timing Model
[02/23 11:38:47   103s] (cpu=0:00:05.3 mem=1730.0M) ***
[02/23 11:38:47   103s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/23 11:38:47   103s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/23 11:38:47   103s] Define the scan chains before using this option.
[02/23 11:38:47   103s] Type 'man IMPSP-9042' for more detail.
[02/23 11:38:47   103s] #std cell=28137 (6400 fixed + 21737 movable) #block=0 (0 floating + 0 preplaced)
[02/23 11:38:47   103s] #ioInst=0 #net=22123 #term=72009 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[02/23 11:38:47   103s] stdCell: 28137 single + 0 double + 0 multi
[02/23 11:38:47   103s] Total standard cell length = 99.9703 (mm), area = 0.4879 (mm^2)
[02/23 11:38:47   103s] Core basic site is core
[02/23 11:38:47   103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:38:47   103s] Apply auto density screen in pre-place stage.
[02/23 11:38:47   103s] Auto density screen increases utilization from 0.792 to 0.794
[02/23 11:38:47   103s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1730.1M
[02/23 11:38:47   103s] Average module density = 0.794.
[02/23 11:38:47   103s] Density for the design = 0.794.
[02/23 11:38:47   103s]        = stdcell_area 152283 sites (468179 um^2) / alloc_area 191751 sites (589520 um^2).
[02/23 11:38:47   103s] Pin Density = 0.3603.
[02/23 11:38:47   103s]             = total # of pins 72009 / total area 199840.
[02/23 11:38:47   103s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[02/23 11:38:47   103s] === lastAutoLevel = 9 
[02/23 11:38:47   103s] Found multi-fanin net ram_data[31]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[30]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[29]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[28]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[27]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[26]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[25]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[24]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[23]
[02/23 11:38:47   103s] Found multi-fanin net ram_data[22]
[02/23 11:38:47   103s] ......
[02/23 11:38:47   103s] Found 32 (out of 22123) multi-fanin nets.
[02/23 11:38:50   108s] Clock gating cells determined by native netlist tracing.
[02/23 11:38:50   108s] Effort level <high> specified for reg2reg path_group
[02/23 11:38:51   108s] Effort level <high> specified for reg2cgate path_group
[02/23 11:38:52   110s] Iteration  1: Total net bbox = 6.212e-09 (4.02e-09 2.19e-09)
[02/23 11:38:52   110s]               Est.  stn bbox = 6.627e-09 (4.25e-09 2.38e-09)
[02/23 11:38:52   110s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1794.2M
[02/23 11:38:52   110s] Iteration  2: Total net bbox = 6.212e-09 (4.02e-09 2.19e-09)
[02/23 11:38:52   110s]               Est.  stn bbox = 6.627e-09 (4.25e-09 2.38e-09)
[02/23 11:38:52   110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1794.2M
[02/23 11:38:53   113s] Iteration  3: Total net bbox = 1.198e+03 (6.42e+02 5.56e+02)
[02/23 11:38:53   113s]               Est.  stn bbox = 1.447e+03 (7.76e+02 6.71e+02)
[02/23 11:38:53   113s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 1794.2M
[02/23 11:38:53   113s] Total number of setup views is 1.
[02/23 11:38:53   113s] Total number of active setup views is 1.
[02/23 11:38:57   133s] Iteration  4: Total net bbox = 6.402e+05 (2.97e+05 3.43e+05)
[02/23 11:38:57   133s]               Est.  stn bbox = 8.159e+05 (3.74e+05 4.42e+05)
[02/23 11:38:57   133s]               cpu = 0:00:20.1 real = 0:00:04.0 mem = 1794.2M
[02/23 11:39:02   155s] Iteration  5: Total net bbox = 6.805e+05 (3.05e+05 3.75e+05)
[02/23 11:39:02   155s]               Est.  stn bbox = 9.133e+05 (3.97e+05 5.16e+05)
[02/23 11:39:02   155s]               cpu = 0:00:21.4 real = 0:00:05.0 mem = 1794.2M
[02/23 11:39:07   180s] Iteration  6: Total net bbox = 7.092e+05 (3.20e+05 3.89e+05)
[02/23 11:39:07   180s]               Est.  stn bbox = 9.551e+05 (4.23e+05 5.32e+05)
[02/23 11:39:07   180s]               cpu = 0:00:25.1 real = 0:00:05.0 mem = 1826.2M
[02/23 11:39:07   180s] 
[02/23 11:39:08   180s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/23 11:39:08   180s] enableMT= 3 (onDemand)
[02/23 11:39:08   180s] useHNameCompare= 3 (lazy mode)
[02/23 11:39:08   180s] doMTMainInit= 1
[02/23 11:39:08   180s] doMTFlushLazyWireDelete= 1
[02/23 11:39:08   180s] useFastLRoute= 0
[02/23 11:39:08   180s] useFastCRoute= 1
[02/23 11:39:08   180s] doMTNetInitAdjWires= 1
[02/23 11:39:08   180s] wireMPoolNoThreadCheck= 1
[02/23 11:39:08   180s] allMPoolNoThreadCheck= 1
[02/23 11:39:08   180s] doNotUseMPoolInCRoute= 1
[02/23 11:39:08   180s] doMTSprFixZeroViaCodes= 1
[02/23 11:39:08   180s] doMTDtrRoute1CleanupA= 1
[02/23 11:39:08   180s] doMTDtrRoute1CleanupB= 1
[02/23 11:39:08   180s] doMTWireLenCalc= 0
[02/23 11:39:08   180s] doSkipQALenRecalc= 1
[02/23 11:39:08   180s] doMTMainCleanup= 1
[02/23 11:39:08   180s] doMTMoveCellTermsToMSLayer= 1
[02/23 11:39:08   180s] doMTConvertWiresToNewViaCode= 1
[02/23 11:39:08   180s] doMTRemoveAntenna= 1
[02/23 11:39:08   180s] doMTCheckConnectivity= 1
[02/23 11:39:08   180s] enableRuntimeLog= 0
[02/23 11:39:08   180s] Congestion driven padding in post-place stage.
[02/23 11:39:08   181s] Congestion driven padding increases utilization from 0.902 to 0.903
[02/23 11:39:08   181s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1826.2M
[02/23 11:39:10   190s] Iteration  7: Total net bbox = 7.208e+05 (3.29e+05 3.92e+05)
[02/23 11:39:10   190s]               Est.  stn bbox = 9.679e+05 (4.33e+05 5.35e+05)
[02/23 11:39:10   190s]               cpu = 0:00:09.6 real = 0:00:03.0 mem = 1826.2M
[02/23 11:39:14   196s] nrCritNet: 4.99% ( 1105 / 22123 ) cutoffSlk: -488.8ps stdDelay: 36.4ps
[02/23 11:39:18   202s] nrCritNet: 1.87% ( 414 / 22123 ) cutoffSlk: -416.1ps stdDelay: 36.4ps
[02/23 11:39:18   202s] Iteration  8: Total net bbox = 7.331e+05 (3.35e+05 3.98e+05)
[02/23 11:39:18   202s]               Est.  stn bbox = 9.794e+05 (4.38e+05 5.41e+05)
[02/23 11:39:18   202s]               cpu = 0:00:12.8 real = 0:00:08.0 mem = 1826.2M
[02/23 11:39:24   231s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/23 11:39:24   231s] Congestion driven padding in post-place stage.
[02/23 11:39:24   231s] Congestion driven padding increases utilization from 0.903 to 0.904
[02/23 11:39:24   231s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1826.2M
[02/23 11:39:26   240s] Iteration  9: Total net bbox = 7.697e+05 (3.55e+05 4.15e+05)
[02/23 11:39:26   240s]               Est.  stn bbox = 1.004e+06 (4.57e+05 5.47e+05)
[02/23 11:39:26   240s]               cpu = 0:00:37.7 real = 0:00:08.0 mem = 1826.2M
[02/23 11:39:30   247s] nrCritNet: 4.99% ( 1105 / 22123 ) cutoffSlk: -333.3ps stdDelay: 36.4ps
[02/23 11:39:34   253s] nrCritNet: 1.94% ( 429 / 22123 ) cutoffSlk: -300.5ps stdDelay: 36.4ps
[02/23 11:39:34   253s] Iteration 10: Total net bbox = 7.776e+05 (3.58e+05 4.19e+05)
[02/23 11:39:34   253s]               Est.  stn bbox = 1.012e+06 (4.61e+05 5.51e+05)
[02/23 11:39:34   253s]               cpu = 0:00:12.6 real = 0:00:08.0 mem = 1826.2M
[02/23 11:39:38   275s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/23 11:39:39   275s] Congestion driven padding in post-place stage.
[02/23 11:39:39   275s] Congestion driven padding increases utilization from 0.904 to 0.905
[02/23 11:39:39   275s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1826.2M
[02/23 11:39:40   279s] Iteration 11: Total net bbox = 8.018e+05 (3.74e+05 4.27e+05)
[02/23 11:39:40   279s]               Est.  stn bbox = 1.030e+06 (4.75e+05 5.54e+05)
[02/23 11:39:40   279s]               cpu = 0:00:26.2 real = 0:00:06.0 mem = 1826.2M
[02/23 11:39:44   286s] nrCritNet: 4.95% ( 1094 / 22123 ) cutoffSlk: -229.5ps stdDelay: 36.4ps
[02/23 11:39:48   292s] nrCritNet: 1.94% ( 429 / 22123 ) cutoffSlk: -223.8ps stdDelay: 36.4ps
[02/23 11:39:48   292s] Iteration 12: Total net bbox = 8.128e+05 (3.79e+05 4.34e+05)
[02/23 11:39:48   292s]               Est.  stn bbox = 1.040e+06 (4.80e+05 5.61e+05)
[02/23 11:39:48   292s]               cpu = 0:00:12.8 real = 0:00:08.0 mem = 1826.2M
[02/23 11:39:58   343s] Iteration 13: Total net bbox = 8.461e+05 (3.97e+05 4.49e+05)
[02/23 11:39:58   343s]               Est.  stn bbox = 1.064e+06 (4.94e+05 5.70e+05)
[02/23 11:39:58   343s]               cpu = 0:00:51.4 real = 0:00:10.0 mem = 1826.2M
[02/23 11:39:58   343s] Iteration 14: Total net bbox = 8.461e+05 (3.97e+05 4.49e+05)
[02/23 11:39:58   343s]               Est.  stn bbox = 1.064e+06 (4.94e+05 5.70e+05)
[02/23 11:39:58   343s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1826.2M
[02/23 11:39:58   343s] *** cost = 8.461e+05 (3.97e+05 4.49e+05) (cpu for global=0:03:56) real=0:01:08***
[02/23 11:39:58   343s] Placement multithread real runtime: 0:01:08 with 8 threads.
[02/23 11:39:58   343s] Info: 41 clock gating cells identified, 41 (on average) moved
[02/23 11:39:59   344s] minimips
[02/23 11:39:59   344s] Core Placement runtime cpu: 0:03:14 real: 0:00:41.0
[02/23 11:39:59   344s] #spOpts: mergeVia=F 
[02/23 11:39:59   344s] Core basic site is core
[02/23 11:40:00   344s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:40:00   344s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:40:00   344s] Type 'man IMPSP-270' for more detail.
[02/23 11:40:00   344s] *** Starting refinePlace (0:05:44 mem=1423.8M) ***
[02/23 11:40:00   344s] Total net length = 8.463e+05 (3.969e+05 4.494e+05) (ext = 5.764e+03)
[02/23 11:40:00   344s] # spcSbClkGt: 41
[02/23 11:40:00   344s] Starting refinePlace ...
[02/23 11:40:00   344s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:40:00   344s] default core: bins with density >  0.75 = 74.6 % ( 203 / 272 )
[02/23 11:40:00   344s] Density distribution unevenness ratio = 4.847%
[02/23 11:40:00   345s]   Spread Effort: high, pre-route mode, useDDP on.
[02/23 11:40:00   345s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=1455.1MB) @(0:05:44 - 0:05:45).
[02/23 11:40:00   345s] Move report: preRPlace moves 21737 insts, mean move: 5.10 um, max move: 103.63 um
[02/23 11:40:00   345s] 	Max move on inst (g3489): (533.21, 22.03) --> (636.30, 22.57)
[02/23 11:40:00   345s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AN222X0
[02/23 11:40:00   345s] wireLenOptFixPriorityInst 0 inst fixed
[02/23 11:40:00   345s] tweakage running in 8 threads.
[02/23 11:40:00   345s] Placement tweakage begins.
[02/23 11:40:00   345s] wire length = 1.121e+06
[02/23 11:40:03   350s] wire length = 1.056e+06
[02/23 11:40:03   350s] Placement tweakage ends.
[02/23 11:40:03   350s] Move report: tweak moves 8951 insts, mean move: 9.38 um, max move: 73.85 um
[02/23 11:40:03   350s] 	Max move on inst (g87691): (406.35, 325.13) --> (366.66, 290.97)
[02/23 11:40:03   350s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.4, real=0:00:03.0, mem=1455.1MB) @(0:05:45 - 0:05:49).
[02/23 11:40:03   350s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/23 11:40:03   350s] Type 'man IMPSP-2020' for more detail.
[02/23 11:40:03   350s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/23 11:40:03   350s] Type 'man IMPSP-2020' for more detail.
[02/23 11:40:03   350s] Move report: legalization moves 6749 insts, mean move: 4.58 um, max move: 26.14 um
[02/23 11:40:03   350s] 	Max move on inst (U7_banc_RC_CG_HIER_INST31/g7): (131.67, 222.65) --> (148.05, 232.41)
[02/23 11:40:03   350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1455.1MB) @(0:05:49 - 0:05:50).
[02/23 11:40:03   350s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/23 11:40:03   350s] Type 'man IMPSP-2021' for more detail.
[02/23 11:40:03   350s] Move report: Detail placement moves 21737 insts, mean move: 7.98 um, max move: 103.63 um
[02/23 11:40:03   350s] 	Max move on inst (g3489): (533.21, 22.03) --> (636.30, 22.57)
[02/23 11:40:03   350s] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 1455.1MB
[02/23 11:40:03   350s] Statistics of distance of Instance movement in refine placement:
[02/23 11:40:03   350s]   maximum (X+Y) =       103.63 um
[02/23 11:40:03   350s]   inst (g3489) with max move: (533.212, 22.032) -> (636.3, 22.57)
[02/23 11:40:03   350s]   mean    (X+Y) =         7.98 um
[02/23 11:40:03   350s] Total instances flipped for WireLenOpt: 2278
[02/23 11:40:03   350s] Total instances moved : 21737
[02/23 11:40:03   350s] Summary Report:
[02/23 11:40:03   350s] Instances move: 21737 (out of 21737 movable)
[02/23 11:40:03   350s] Mean displacement: 7.98 um
[02/23 11:40:03   350s] Max displacement: 103.63 um (Instance: g3489) (533.212, 22.032) -> (636.3, 22.57)
[02/23 11:40:03   350s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AN222X0
[02/23 11:40:03   350s] Total net length = 8.690e+05 (4.188e+05 4.501e+05) (ext = 5.957e+03)
[02/23 11:40:03   350s] Runtime: CPU: 0:00:05.7 REAL: 0:00:03.0 MEM: 1455.1MB
[02/23 11:40:03   350s] [CPU] RefinePlace/total (cpu=0:00:05.7, real=0:00:03.0, mem=1455.1MB) @(0:05:44 - 0:05:50).
[02/23 11:40:03   350s] *** Finished refinePlace (0:05:50 mem=1455.1M) ***
[02/23 11:40:03   350s] Total net length = 8.954e+05 (4.345e+05 4.609e+05) (ext = 6.128e+03)
[02/23 11:40:03   350s] *** End of Placement (cpu=0:04:13, real=0:01:21, mem=1455.1M) ***
[02/23 11:40:03   350s] #spOpts: mergeVia=F 
[02/23 11:40:03   350s] Core basic site is core
[02/23 11:40:03   350s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:40:03   350s] default core: bins with density >  0.75 = 77.2 % ( 210 / 272 )
[02/23 11:40:03   350s] Density distribution unevenness ratio = 4.536%
[02/23 11:40:03   350s] *** Free Virtual Timing Model ...(mem=1455.1M)
[02/23 11:40:03   350s] Starting IO pin assignment...
[02/23 11:40:03   350s] The design is not routed. Using flight-line based method for pin assignment.
[02/23 11:40:04   350s] Completed IO pin assignment.
[02/23 11:40:04   350s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:04   350s] UM:                                                                   final
[02/23 11:40:04   350s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:04   350s] UM:                                                                   global_place
[02/23 11:40:04   351s] congRepair running 8 threads
[02/23 11:40:04   351s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/23 11:40:04   351s] Starting congestion repair ...
[02/23 11:40:04   351s] (I)       Reading DB...
[02/23 11:40:04   351s] (I)       congestionReportName   : 
[02/23 11:40:04   351s] [NR-eagl] buildTerm2TermWires    : 1
[02/23 11:40:04   351s] [NR-eagl] doTrackAssignment      : 1
[02/23 11:40:04   351s] (I)       dumpBookshelfFiles     : 0
[02/23 11:40:04   351s] [NR-eagl] numThreads             : 1
[02/23 11:40:04   351s] [NR-eagl] honorMsvRouteConstraint: false
[02/23 11:40:04   351s] (I)       honorPin               : false
[02/23 11:40:04   351s] (I)       honorPinGuide          : true
[02/23 11:40:04   351s] (I)       honorPartition         : false
[02/23 11:40:04   351s] (I)       allowPartitionCrossover: false
[02/23 11:40:04   351s] (I)       honorSingleEntry       : true
[02/23 11:40:04   351s] (I)       honorSingleEntryStrong : true
[02/23 11:40:04   351s] (I)       handleViaSpacingRule   : false
[02/23 11:40:04   351s] (I)       PDConstraint           : none
[02/23 11:40:04   351s] [NR-eagl] honorClockSpecNDR      : 0
[02/23 11:40:04   351s] (I)       routingEffortLevel     : 3
[02/23 11:40:04   351s] [NR-eagl] minRouteLayer          : 2
[02/23 11:40:04   351s] [NR-eagl] maxRouteLayer          : 2147483647
[02/23 11:40:04   351s] (I)       numRowsPerGCell        : 1
[02/23 11:40:04   351s] (I)       speedUpLargeDesign     : 0
[02/23 11:40:04   351s] (I)       speedUpBlkViolationClean: 0
[02/23 11:40:04   351s] (I)       autoGCellMerging       : 1
[02/23 11:40:04   351s] (I)       multiThreadingTA       : 0
[02/23 11:40:04   351s] (I)       punchThroughDistance   : -1
[02/23 11:40:04   351s] (I)       blockedPinEscape       : 0
[02/23 11:40:04   351s] (I)       blkAwareLayerSwitching : 0
[02/23 11:40:04   351s] (I)       betterClockWireModeling: 0
[02/23 11:40:04   351s] (I)       scenicBound            : 1.15
[02/23 11:40:04   351s] (I)       maxScenicToAvoidBlk    : 100.00
[02/23 11:40:04   351s] (I)       source-to-sink ratio   : 0.00
[02/23 11:40:04   351s] (I)       targetCongestionRatio  : 1.00
[02/23 11:40:04   351s] (I)       layerCongestionRatio   : 0.70
[02/23 11:40:04   351s] (I)       m1CongestionRatio      : 0.10
[02/23 11:40:04   351s] (I)       m2m3CongestionRatio    : 0.70
[02/23 11:40:04   351s] (I)       pinAccessEffort        : 0.10
[02/23 11:40:04   351s] (I)       localRouteEffort       : 1.00
[02/23 11:40:04   351s] (I)       numSitesBlockedByOneVia: 8.00
[02/23 11:40:04   351s] (I)       supplyScaleFactorH     : 1.00
[02/23 11:40:04   351s] (I)       supplyScaleFactorV     : 1.00
[02/23 11:40:04   351s] (I)       highlight3DOverflowFactor: 0.00
[02/23 11:40:04   351s] (I)       skipTrackCommand             : 
[02/23 11:40:04   351s] (I)       readTROption           : true
[02/23 11:40:04   351s] (I)       extraSpacingBothSide   : false
[02/23 11:40:04   351s] [NR-eagl] numTracksPerClockWire  : 0
[02/23 11:40:04   351s] (I)       routeSelectedNetsOnly  : false
[02/23 11:40:04   351s] (I)       before initializing RouteDB syMemory usage = 1455.1 MB
[02/23 11:40:04   351s] (I)       starting read tracks
[02/23 11:40:04   351s] (I)       build grid graph
[02/23 11:40:04   351s] (I)       build grid graph start
[02/23 11:40:04   351s] (I)       build grid graph end
[02/23 11:40:04   351s] [NR-eagl] Layer1 has no routable track
[02/23 11:40:04   351s] [NR-eagl] Layer2 has single uniform track structure
[02/23 11:40:04   351s] [NR-eagl] Layer3 has single uniform track structure
[02/23 11:40:04   351s] [NR-eagl] Layer4 has single uniform track structure
[02/23 11:40:04   351s] [NR-eagl] Layer5 has single uniform track structure
[02/23 11:40:04   351s] [NR-eagl] Layer6 has single uniform track structure
[02/23 11:40:04   351s] (I)       Layer1   numNetMinLayer=22123
[02/23 11:40:04   351s] (I)       Layer2   numNetMinLayer=0
[02/23 11:40:04   351s] (I)       Layer3   numNetMinLayer=0
[02/23 11:40:04   351s] (I)       Layer4   numNetMinLayer=0
[02/23 11:40:04   351s] (I)       Layer5   numNetMinLayer=0
[02/23 11:40:04   351s] (I)       Layer6   numNetMinLayer=0
[02/23 11:40:04   351s] [NR-eagl] numViaLayers=5
[02/23 11:40:04   351s] (I)       end build via table
[02/23 11:40:04   351s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[02/23 11:40:04   351s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/23 11:40:04   351s] (I)       num ignored nets =0
[02/23 11:40:04   351s] (I)       readDataFromPlaceDB
[02/23 11:40:04   351s] (I)       Read net information..
[02/23 11:40:04   351s] [NR-eagl] Read numTotalNets=22123  numIgnoredNets=0
[02/23 11:40:04   351s] (I)       Read testcase time = 0.000 seconds
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] (I)       totalGlobalPin=68045, totalPins=72009
[02/23 11:40:04   351s] (I)       Model blockage into capacity
[02/23 11:40:04   351s] (I)       Read numBlocks=5595  numPreroutedWires=0  numCapScreens=0
[02/23 11:40:04   351s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/23 11:40:04   351s] (I)       blocked area on Layer2 : 80509315200  (12.90%)
[02/23 11:40:04   351s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/23 11:40:04   351s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/23 11:40:04   351s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/23 11:40:04   351s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/23 11:40:04   351s] (I)       Modeling time = 0.010 seconds
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[02/23 11:40:04   351s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1455.1 MB
[02/23 11:40:04   351s] (I)       Layer1  viaCost=200.00
[02/23 11:40:04   351s] (I)       Layer2  viaCost=100.00
[02/23 11:40:04   351s] (I)       Layer3  viaCost=100.00
[02/23 11:40:04   351s] (I)       Layer4  viaCost=100.00
[02/23 11:40:04   351s] (I)       Layer5  viaCost=200.00
[02/23 11:40:04   351s] (I)       ---------------------Grid Graph Info--------------------
[02/23 11:40:04   351s] (I)       routing area        :  (0, 0) - (793170, 786900)
[02/23 11:40:04   351s] (I)       core area           :  (3150, 3050) - (790020, 783850)
[02/23 11:40:04   351s] (I)       Site Width          :   630  (dbu)
[02/23 11:40:04   351s] (I)       Row Height          :  4880  (dbu)
[02/23 11:40:04   351s] (I)       GCell Width         :  4880  (dbu)
[02/23 11:40:04   351s] (I)       GCell Height        :  4880  (dbu)
[02/23 11:40:04   351s] (I)       grid                :   162   161     6
[02/23 11:40:04   351s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/23 11:40:04   351s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/23 11:40:04   351s] (I)       Default wire width  :   230   280   280   280   280   440
[02/23 11:40:04   351s] (I)       Default wire space  :   230   280   280   280   280   460
[02/23 11:40:04   351s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/23 11:40:04   351s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/23 11:40:04   351s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/23 11:40:04   351s] (I)       Total num of tracks :     0  1259  1289  1259  1289   629
[02/23 11:40:04   351s] (I)       Num of masks        :     1     1     1     1     1     1
[02/23 11:40:04   351s] (I)       --------------------------------------------------------
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] (I)       After initializing earlyGlobalRoute syMemory usage = 1455.1 MB
[02/23 11:40:04   351s] (I)       Loading and dumping file time : 0.19 seconds
[02/23 11:40:04   351s] (I)       ============= Initialization =============
[02/23 11:40:04   351s] [NR-eagl] EstWL : 215744
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] (I)       total 2D Cap : 901280 = (417636 H, 483644 V)
[02/23 11:40:04   351s] (I)       botLay=Layer1  topLay=Layer6  numSeg=46877
[02/23 11:40:04   351s] (I)       ============  Phase 1a Route ============
[02/23 11:40:04   351s] (I)       Phase 1a runs 0.05 seconds
[02/23 11:40:04   351s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/23 11:40:04   351s] [NR-eagl] Usage: 215744 = (105438 H, 110306 V) = (25.25% H, 26.41% V) = (5.145e+05um H, 5.383e+05um V)
[02/23 11:40:04   351s] [NR-eagl] 
[02/23 11:40:04   351s] (I)       ============  Phase 1b Route ============
[02/23 11:40:04   351s] (I)       Phase 1b runs 0.01 seconds
[02/23 11:40:04   351s] [NR-eagl] Usage: 215845 = (105508 H, 110337 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.384e+05um V)
[02/23 11:40:04   351s] [NR-eagl] 
[02/23 11:40:04   351s] (I)       ============  Phase 1c Route ============
[02/23 11:40:04   351s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.13% V
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] (I)       Level2 Grid: 33 x 33
[02/23 11:40:04   351s] (I)       Phase 1c runs 0.01 seconds
[02/23 11:40:04   351s] [NR-eagl] Usage: 215845 = (105508 H, 110337 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.384e+05um V)
[02/23 11:40:04   351s] [NR-eagl] 
[02/23 11:40:04   351s] (I)       ============  Phase 1d Route ============
[02/23 11:40:04   351s] (I)       Phase 1d runs 0.01 seconds
[02/23 11:40:04   351s] [NR-eagl] Usage: 215855 = (105513 H, 110342 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.385e+05um V)
[02/23 11:40:04   351s] [NR-eagl] 
[02/23 11:40:04   351s] (I)       ============  Phase 1e Route ============
[02/23 11:40:04   351s] (I)       Phase 1e runs 0.00 seconds
[02/23 11:40:04   351s] [NR-eagl] Usage: 215855 = (105513 H, 110342 V) = (25.26% H, 26.42% V) = (5.149e+05um H, 5.385e+05um V)
[02/23 11:40:04   351s] [NR-eagl] 
[02/23 11:40:04   351s] (I)       ============  Phase 1l Route ============
[02/23 11:40:04   351s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.11% V
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] (I)       dpBasedLA: time=0.06  totalOF=3782887  totalVia=152623  totalWL=215850  total(Via+WL)=368473 
[02/23 11:40:04   351s] (I)       Total Global Routing Runtime: 0.23 seconds
[02/23 11:40:04   351s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[02/23 11:40:04   351s] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/23 11:40:04   351s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] ** np local hotspot detection info verbose **
[02/23 11:40:04   351s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/23 11:40:04   351s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/23 11:40:04   351s] 
[02/23 11:40:04   351s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/23 11:40:04   351s] Skipped repairing congestion.
[02/23 11:40:04   351s] (I)       ============= track Assignment ============
[02/23 11:40:04   351s] (I)       extract Global 3D Wires
[02/23 11:40:04   351s] (I)       Extract Global WL : time=0.01
[02/23 11:40:04   351s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/23 11:40:04   351s] (I)       track assignment initialization runtime=2593 millisecond
[02/23 11:40:04   351s] (I)       #threads=1 for track assignment
[02/23 11:40:05   351s] (I)       track assignment kernel runtime=355996 millisecond
[02/23 11:40:05   351s] (I)       End Greedy Track Assignment
[02/23 11:40:05   351s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71939
[02/23 11:40:05   351s] [NR-eagl] Layer2(MET2)(V) length: 2.292705e+05um, number of vias: 91766
[02/23 11:40:05   351s] [NR-eagl] Layer3(MET3)(H) length: 3.477288e+05um, number of vias: 17951
[02/23 11:40:05   351s] [NR-eagl] Layer4(MET4)(V) length: 2.704310e+05um, number of vias: 8461
[02/23 11:40:05   351s] [NR-eagl] Layer5(MET5)(H) length: 1.801041e+05um, number of vias: 1431
[02/23 11:40:05   351s] [NR-eagl] Layer6(METTP)(V) length: 6.337960e+04um, number of vias: 0
[02/23 11:40:05   351s] [NR-eagl] Total length: 1.090914e+06um, number of vias: 191548
[02/23 11:40:05   351s] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[02/23 11:40:05   352s] *** Finishing place_design default flow ***
[02/23 11:40:05   352s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[02/23 11:40:05   352s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/23 11:40:05   352s] ***** Total cpu  0:4:23
[02/23 11:40:05   352s] ***** Total real time  0:1:28
[02/23 11:40:05   352s] **place_design ... cpu = 0: 4:23, real = 0: 1:28, mem = 1418.6M **
[02/23 11:40:05   352s] 
[02/23 11:40:05   352s] *** Summary of all messages that are not suppressed in this session:
[02/23 11:40:05   352s] Severity  ID               Count  Summary                                  
[02/23 11:40:05   352s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/23 11:40:05   352s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/23 11:40:05   352s] WARNING   IMPSP-270            1  Cannot find a legal location for MASTER ...
[02/23 11:40:05   352s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/23 11:40:05   352s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/23 11:40:05   352s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[02/23 11:40:05   352s] WARNING   IMPSP-2020           2  Cannot find a legal location for instanc...
[02/23 11:40:05   352s] *** Message Summary: 6 warning(s), 3 error(s)
[02/23 11:40:05   352s] 
[02/23 11:40:05   352s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:05   352s] UM:                                                                   final
[02/23 11:40:05   352s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/23 11:40:05   352s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:05   352s] UM:        272.19            126                                      place_design
[02/23 11:40:05   352s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/23 11:40:05   352s] Successfully spread [19] pins.
[02/23 11:40:05   352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1418.6M).
[02/23 11:40:05   352s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/23 11:40:05   352s] Successfully spread [17] pins.
[02/23 11:40:05   352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1418.6M).
[02/23 11:40:05   352s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/23 11:40:05   352s] Successfully spread [18] pins.
[02/23 11:40:05   352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1418.6M).
[02/23 11:40:05   352s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[02/23 11:40:05   352s] Successfully spread [16] pins.
[02/23 11:40:05   352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1418.6M).
[02/23 11:40:05   352s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/23 11:40:05   352s] **INFO: Enabling Trial Route flow for DRV Fixing.
[02/23 11:40:05   352s] #spOpts: mergeVia=F 
[02/23 11:40:05   352s] Core basic site is core
[02/23 11:40:05   352s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:40:05   352s] #spOpts: mergeVia=F 
[02/23 11:40:05   352s] Info: 8 threads available for lower-level modules during optimization.
[02/23 11:40:05   352s] GigaOpt running with 8 threads.
[02/23 11:40:05   352s] Updating RC grid for preRoute extraction ...
[02/23 11:40:05   352s] Initializing multi-corner capacitance tables ... 
[02/23 11:40:05   352s] Initializing multi-corner resistance tables ...
[02/23 11:40:08   355s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1424.6M, totSessionCpu=0:05:55 **
[02/23 11:40:08   355s] Added -handlePreroute to trialRouteMode
[02/23 11:40:08   355s] *** opt_design -pre_cts ***
[02/23 11:40:08   355s] DRC Margin: user margin 0.0; extra margin 0.2
[02/23 11:40:08   355s] Setup Target Slack: user slack 0; extra slack 0.1
[02/23 11:40:08   355s] Hold Target Slack: user slack 0
[02/23 11:40:08   355s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[02/23 11:40:08   355s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/23 11:40:08   355s] 'set_default_switching_activity' finished successfully.
[02/23 11:40:08   355s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/23 11:40:08   355s] Type 'man IMPOPT-3195' for more detail.
[02/23 11:40:08   355s] Multi-VT timing optimization disabled based on library information.
[02/23 11:40:08   355s] Summary for sequential cells idenfication: 
[02/23 11:40:08   355s] Identified SBFF number: 128
[02/23 11:40:08   355s] Identified MBFF number: 0
[02/23 11:40:08   355s] Not identified SBFF number: 0
[02/23 11:40:08   355s] Not identified MBFF number: 0
[02/23 11:40:08   355s] Number of sequential cells which are not FFs: 106
[02/23 11:40:08   355s] 
[02/23 11:40:09   355s] Start to check current routing status for nets...
[02/23 11:40:09   355s] Using hname+ instead name for net compare
[02/23 11:40:09   355s] Activating lazyNetListOrdering
[02/23 11:40:09   355s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[02/23 11:40:09   356s] All nets are already routed correctly.
[02/23 11:40:09   356s] End to check current routing status for nets (mem=1424.6M)
[02/23 11:40:09   356s] Extraction called for design 'minimips' of instances=28137 and nets=22402 using extraction engine 'preRoute' .
[02/23 11:40:09   356s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/23 11:40:09   356s] Type 'man IMPEXT-3530' for more detail.
[02/23 11:40:09   356s] PreRoute RC Extraction called for design minimips.
[02/23 11:40:09   356s] RC Extraction called in multi-corner(1) mode.
[02/23 11:40:09   356s] RCMode: PreRoute
[02/23 11:40:09   356s]       RC Corner Indexes            0   
[02/23 11:40:09   356s] Capacitance Scaling Factor   : 1.00000 
[02/23 11:40:09   356s] Resistance Scaling Factor    : 1.00000 
[02/23 11:40:09   356s] Clock Cap. Scaling Factor    : 1.00000 
[02/23 11:40:09   356s] Clock Res. Scaling Factor    : 1.00000 
[02/23 11:40:09   356s] Shrink Factor                : 1.00000
[02/23 11:40:09   356s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/23 11:40:09   356s] Using capacitance table file ...
[02/23 11:40:09   356s] Updating RC grid for preRoute extraction ...
[02/23 11:40:09   356s] Initializing multi-corner capacitance tables ... 
[02/23 11:40:09   356s] Initializing multi-corner resistance tables ...
[02/23 11:40:09   356s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1418.566M)
[02/23 11:40:09   356s] #################################################################################
[02/23 11:40:09   356s] # Design Stage: PreRoute
[02/23 11:40:09   356s] # Design Name: minimips
[02/23 11:40:09   356s] # Design Mode: 90nm
[02/23 11:40:09   356s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:40:09   356s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:40:09   356s] # Signoff Settings: SI Off 
[02/23 11:40:09   356s] #################################################################################
[02/23 11:40:09   357s] Calculate delays in Single mode...
[02/23 11:40:09   357s] Topological Sorting (CPU = 0:00:00.1, MEM = 1559.4M, InitMEM = 1556.1M)
[02/23 11:40:10   364s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/23 11:40:10   364s] End delay calculation. (MEM=2017.28 CPU=0:00:06.1 REAL=0:00:00.0)
[02/23 11:40:10   364s] *** CDM Built up (cpu=0:00:07.7  real=0:00:01.0  mem= 2017.3M) ***
[02/23 11:40:11   364s] *** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:02.0 totSessionCpu=0:06:04 mem=2017.3M)
[02/23 11:40:11   365s] 
[02/23 11:40:11   365s] ------------------------------------------------------------
[02/23 11:40:11   365s]              Initial Summary                             
[02/23 11:40:11   365s] ------------------------------------------------------------
[02/23 11:40:11   365s] 
[02/23 11:40:11   365s] Setup views included:
[02/23 11:40:11   365s]  default_emulate_view 
[02/23 11:40:11   365s] 
[02/23 11:40:11   365s] +--------------------+---------+
[02/23 11:40:11   365s] |     Setup mode     |   all   |
[02/23 11:40:11   365s] +--------------------+---------+
[02/23 11:40:11   365s] |           WNS (ns):| -2.925  |
[02/23 11:40:11   365s] |           TNS (ns):|-588.288 |
[02/23 11:40:11   365s] |    Violating Paths:|   490   |
[02/23 11:40:11   365s] |          All Paths:|  1765   |
[02/23 11:40:11   365s] +--------------------+---------+
[02/23 11:40:11   365s] 
[02/23 11:40:11   365s] +----------------+-------------------------------+------------------+
[02/23 11:40:11   365s] |                |              Real             |       Total      |
[02/23 11:40:11   365s] |    DRVs        +------------------+------------+------------------|
[02/23 11:40:11   365s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/23 11:40:11   365s] +----------------+------------------+------------+------------------+
[02/23 11:40:11   365s] |   max_cap      |      2 (2)       |   -0.226   |      6 (6)       |
[02/23 11:40:11   365s] |   max_tran     |      1 (89)      |   -1.671   |      1 (89)      |
[02/23 11:40:11   365s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:11   365s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:11   365s] +----------------+------------------+------------+------------------+
[02/23 11:40:11   365s] 
[02/23 11:40:11   365s] Density: 78.724%
[02/23 11:40:11   365s] ------------------------------------------------------------
[02/23 11:40:11   365s] **opt_design ... cpu = 0:00:10, real = 0:00:03, mem = 1582.4M, totSessionCpu=0:06:05 **
[02/23 11:40:11   365s] PhyDesignGrid: maxLocalDensity 0.98
[02/23 11:40:11   365s] #spOpts: mergeVia=F 
[02/23 11:40:11   365s] *** Starting optimizing excluded clock nets MEM= 1582.4M) ***
[02/23 11:40:11   365s] *info: No excluded clock nets to be optimized.
[02/23 11:40:11   365s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1582.4M) ***
[02/23 11:40:11   365s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/23 11:40:11   365s] optDesignOneStep: Leakage Power Flow
[02/23 11:40:11   365s] **INFO: Num dontuse cells 532, Num usable cells 749
[02/23 11:40:11   365s] Begin: GigaOpt high fanout net optimization
[02/23 11:40:11   365s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/23 11:40:11   365s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/23 11:40:11   365s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/23 11:40:12   365s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/23 11:40:12   365s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/23 11:40:12   365s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/23 11:40:12   365s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/23 11:40:12   365s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/23 11:40:12   365s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/23 11:40:12   365s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/23 11:40:12   365s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/23 11:40:12   365s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/23 11:40:12   365s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/23 11:40:12   365s] Info: 42 clock nets excluded from IPO operation.
[02/23 11:40:12   365s] Summary for sequential cells idenfication: 
[02/23 11:40:12   365s] Identified SBFF number: 128
[02/23 11:40:12   365s] Identified MBFF number: 0
[02/23 11:40:12   365s] Not identified SBFF number: 0
[02/23 11:40:12   365s] Not identified MBFF number: 0
[02/23 11:40:12   365s] Number of sequential cells which are not FFs: 106
[02/23 11:40:12   365s] 
[02/23 11:40:12   365s] PhyDesignGrid: maxLocalDensity 0.98
[02/23 11:40:12   365s] #spOpts: mergeVia=F 
[02/23 11:40:14   368s] *info: There are 10 candidate Buffer cells
[02/23 11:40:14   368s] *info: There are 10 candidate Inverter cells
[02/23 11:40:19   373s] DEBUG: @coeDRVCandCache::init.
[02/23 11:40:19   373s] +----------+---------+--------+--------+------------+--------+
[02/23 11:40:19   373s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/23 11:40:19   373s] +----------+---------+--------+--------+------------+--------+
[02/23 11:40:19   373s] |    78.72%|        -|  -2.925|-588.289|   0:00:00.0| 2375.7M|
[02/23 11:40:19   373s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:19   373s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:19   373s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/23 11:40:19   373s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:19   373s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:19   373s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/23 11:40:19   373s] |    78.72%|        -|  -2.925|-588.289|   0:00:00.0| 2375.7M|
[02/23 11:40:19   373s] +----------+---------+--------+--------+------------+--------+
[02/23 11:40:19   373s] 
[02/23 11:40:19   373s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2375.7M) ***
[02/23 11:40:19   373s] DEBUG: @coeDRVCandCache::cleanup.
[02/23 11:40:19   374s] End: GigaOpt high fanout net optimization
[02/23 11:40:19   374s] Begin: GigaOpt DRV Optimization
[02/23 11:40:19   374s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/23 11:40:19   374s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[02/23 11:40:19   374s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/23 11:40:19   374s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/23 11:40:19   374s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/23 11:40:19   374s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/23 11:40:19   374s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/23 11:40:19   374s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/23 11:40:19   374s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/23 11:40:19   374s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/23 11:40:19   374s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/23 11:40:19   374s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/23 11:40:19   374s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/23 11:40:19   374s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/23 11:40:19   374s] Info: 42 clock nets excluded from IPO operation.
[02/23 11:40:19   374s] PhyDesignGrid: maxLocalDensity 3.00
[02/23 11:40:19   374s] #spOpts: mergeVia=F 
[02/23 11:40:21   375s] DEBUG: @coeDRVCandCache::init.
[02/23 11:40:21   375s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:21   375s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/23 11:40:21   375s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:21   375s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/23 11:40:21   375s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:21   375s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:21   376s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:21   376s] Info: violation cost 144.935150 (cap = 1.475375, tran = 136.459763, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[02/23 11:40:21   376s] |     3   |   155   |     4   |      4  |     0   |     0   |     0   |     0   | -2.93 |          0|          0|          0|  78.72  |            |           |
[02/23 11:40:25   384s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:25   384s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:25   384s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/23 11:40:25   384s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.69 |         28|          0|          8|  78.80  |   0:00:04.0|    2375.7M|
[02/23 11:40:25   384s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:25   384s] 
[02/23 11:40:25   384s] *** Finish DRV Fixing (cpu=0:00:08.6 real=0:00:04.0 mem=2375.7M) ***
[02/23 11:40:25   384s] 
[02/23 11:40:25   384s] *** Starting refinePlace (0:06:24 mem=2375.7M) ***
[02/23 11:40:25   384s] Total net length = 9.633e+05 (4.598e+05 5.034e+05) (ext = 4.373e+04)
[02/23 11:40:25   384s] *** Checked 2 GNC rules.
[02/23 11:40:25   384s] *** Applying global-net connections...
[02/23 11:40:25   384s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/23 11:40:25   384s] **WARN: (IMPSP-315):	Found 28165 instances insts with no PG Term connections.
[02/23 11:40:25   384s] Type 'man IMPSP-315' for more detail.
[02/23 11:40:25   384s] default core: bins with density >  0.75 = 77.6 % ( 211 / 272 )
[02/23 11:40:25   384s] Density distribution unevenness ratio = 4.735%
[02/23 11:40:25   384s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2375.7MB) @(0:06:24 - 0:06:24).
[02/23 11:40:25   384s] Starting refinePlace ...
[02/23 11:40:25   384s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:40:25   384s] default core: bins with density >  0.75 =   75 % ( 204 / 272 )
[02/23 11:40:25   384s] Density distribution unevenness ratio = 4.719%
[02/23 11:40:25   385s]   Spread Effort: high, pre-route mode, useDDP on.
[02/23 11:40:25   385s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2403.7MB) @(0:06:24 - 0:06:25).
[02/23 11:40:25   385s] Move report: preRPlace moves 244 insts, mean move: 5.79 um, max move: 19.53 um
[02/23 11:40:25   385s] 	Max move on inst (g4369): (529.83, 110.41) --> (549.36, 110.41)
[02/23 11:40:25   385s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
[02/23 11:40:25   385s] wireLenOptFixPriorityInst 0 inst fixed
[02/23 11:40:25   385s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/23 11:40:25   385s] Type 'man IMPSP-2020' for more detail.
[02/23 11:40:25   385s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/23 11:40:25   385s] Type 'man IMPSP-2020' for more detail.
[02/23 11:40:25   385s] Move report: legalization moves 107 insts, mean move: 3.62 um, max move: 14.64 um
[02/23 11:40:25   385s] 	Max move on inst (FE_OFC114_U3_di_n_19541): (323.82, 412.97) --> (323.82, 398.33)
[02/23 11:40:25   385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2403.7MB) @(0:06:25 - 0:06:25).
[02/23 11:40:25   385s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/23 11:40:25   385s] Type 'man IMPSP-2021' for more detail.
[02/23 11:40:25   385s] Move report: Detail placement moves 261 insts, mean move: 6.50 um, max move: 21.89 um
[02/23 11:40:25   385s] 	Max move on inst (g4369): (529.83, 110.41) --> (546.84, 105.53)
[02/23 11:40:25   385s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2403.7MB
[02/23 11:40:26   385s] Statistics of distance of Instance movement in refine placement:
[02/23 11:40:26   385s]   maximum (X+Y) =        21.89 um
[02/23 11:40:26   385s]   inst (g4369) with max move: (529.83, 110.41) -> (546.84, 105.53)
[02/23 11:40:26   385s]   mean    (X+Y) =         6.50 um
[02/23 11:40:26   385s] Total instances flipped for legalization: 3
[02/23 11:40:26   385s] Summary Report:
[02/23 11:40:26   385s] Instances move: 261 (out of 21765 movable)
[02/23 11:40:26   385s] Mean displacement: 6.50 um
[02/23 11:40:26   385s] Max displacement: 21.89 um (Instance: g4369) ([02/23 11:40:26   385s] Total instances moved : 261
529.83, 110.41) -> (546.84, 105.53)
[02/23 11:40:26   385s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: AO22X1
[02/23 11:40:26   385s] Total net length = 9.633e+05 (4.598e+05 5.034e+05) (ext = 4.373e+04)
[02/23 11:40:26   385s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2403.7MB
[02/23 11:40:26   385s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2403.7MB) @(0:06:24 - 0:06:25).
[02/23 11:40:26   385s] *** Finished refinePlace (0:06:25 mem=2403.7M) ***
[02/23 11:40:26   385s] *** maximum move = 21.89 um ***
[02/23 11:40:26   385s] *** Finished re-routing un-routed nets (2403.7M) ***
[02/23 11:40:26   385s] 
[02/23 11:40:26   385s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2403.7M) ***
[02/23 11:40:26   385s] DEBUG: @coeDRVCandCache::cleanup.
[02/23 11:40:26   385s] End: GigaOpt DRV Optimization
[02/23 11:40:26   385s] GigaOpt: Cleaning up trial route
[02/23 11:40:26   386s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/23 11:40:26   386s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/23 11:40:26   386s] [PSP] Started earlyGlobalRoute kernel
[02/23 11:40:26   386s] [PSP] Initial Peak syMemory usage = 2195.7 MB
[02/23 11:40:26   386s] (I)       Reading DB...
[02/23 11:40:26   386s] (I)       congestionReportName   : 
[02/23 11:40:26   386s] [NR-eagl] buildTerm2TermWires    : 1
[02/23 11:40:26   386s] [NR-eagl] doTrackAssignment      : 1
[02/23 11:40:26   386s] (I)       dumpBookshelfFiles     : 0
[02/23 11:40:26   386s] [NR-eagl] numThreads             : 1
[02/23 11:40:26   386s] [NR-eagl] honorMsvRouteConstraint: false
[02/23 11:40:26   386s] (I)       honorPin               : false
[02/23 11:40:26   386s] (I)       honorPinGuide          : true
[02/23 11:40:26   386s] (I)       honorPartition         : false
[02/23 11:40:26   386s] (I)       allowPartitionCrossover: false
[02/23 11:40:26   386s] (I)       honorSingleEntry       : true
[02/23 11:40:26   386s] (I)       honorSingleEntryStrong : true
[02/23 11:40:26   386s] (I)       handleViaSpacingRule   : false
[02/23 11:40:26   386s] (I)       PDConstraint           : none
[02/23 11:40:26   386s] [NR-eagl] honorClockSpecNDR      : 0
[02/23 11:40:26   386s] (I)       routingEffortLevel     : 3
[02/23 11:40:26   386s] [NR-eagl] minRouteLayer          : 2
[02/23 11:40:26   386s] [NR-eagl] maxRouteLayer          : 2147483647
[02/23 11:40:26   386s] (I)       numRowsPerGCell        : 1
[02/23 11:40:26   386s] (I)       speedUpLargeDesign     : 0
[02/23 11:40:26   386s] (I)       speedUpBlkViolationClean: 0
[02/23 11:40:26   386s] (I)       autoGCellMerging       : 1
[02/23 11:40:26   386s] (I)       multiThreadingTA       : 0
[02/23 11:40:26   386s] (I)       punchThroughDistance   : -1
[02/23 11:40:26   386s] (I)       blockedPinEscape       : 0
[02/23 11:40:26   386s] (I)       blkAwareLayerSwitching : 0
[02/23 11:40:26   386s] (I)       betterClockWireModeling: 0
[02/23 11:40:26   386s] (I)       scenicBound            : 1.15
[02/23 11:40:26   386s] (I)       maxScenicToAvoidBlk    : 100.00
[02/23 11:40:26   386s] (I)       source-to-sink ratio   : 0.00
[02/23 11:40:26   386s] (I)       targetCongestionRatio  : 1.00
[02/23 11:40:26   386s] (I)       layerCongestionRatio   : 0.70
[02/23 11:40:26   386s] (I)       m1CongestionRatio      : 0.10
[02/23 11:40:26   386s] (I)       m2m3CongestionRatio    : 0.70
[02/23 11:40:26   386s] (I)       pinAccessEffort        : 0.10
[02/23 11:40:26   386s] (I)       localRouteEffort       : 1.00
[02/23 11:40:26   386s] (I)       numSitesBlockedByOneVia: 8.00
[02/23 11:40:26   386s] (I)       supplyScaleFactorH     : 1.00
[02/23 11:40:26   386s] (I)       supplyScaleFactorV     : 1.00
[02/23 11:40:26   386s] (I)       highlight3DOverflowFactor: 0.00
[02/23 11:40:26   386s] (I)       skipTrackCommand             : 
[02/23 11:40:26   386s] (I)       readTROption           : true
[02/23 11:40:26   386s] (I)       extraSpacingBothSide   : false
[02/23 11:40:26   386s] [NR-eagl] numTracksPerClockWire  : 0
[02/23 11:40:26   386s] (I)       routeSelectedNetsOnly  : false
[02/23 11:40:26   386s] (I)       before initializing RouteDB syMemory usage = 2195.7 MB
[02/23 11:40:26   386s] (I)       starting read tracks
[02/23 11:40:26   386s] (I)       build grid graph
[02/23 11:40:26   386s] (I)       build grid graph start
[02/23 11:40:26   386s] (I)       build grid graph end
[02/23 11:40:26   386s] [NR-eagl] Layer1 has no routable track
[02/23 11:40:26   386s] [NR-eagl] Layer2 has single uniform track structure
[02/23 11:40:26   386s] [NR-eagl] Layer3 has single uniform track structure
[02/23 11:40:26   386s] [NR-eagl] Layer4 has single uniform track structure
[02/23 11:40:26   386s] [NR-eagl] Layer5 has single uniform track structure
[02/23 11:40:26   386s] [NR-eagl] Layer6 has single uniform track structure
[02/23 11:40:26   386s] (I)       Layer1   numNetMinLayer=22151
[02/23 11:40:26   386s] (I)       Layer2   numNetMinLayer=0
[02/23 11:40:26   386s] (I)       Layer3   numNetMinLayer=0
[02/23 11:40:26   386s] (I)       Layer4   numNetMinLayer=0
[02/23 11:40:26   386s] (I)       Layer5   numNetMinLayer=0
[02/23 11:40:26   386s] (I)       Layer6   numNetMinLayer=0
[02/23 11:40:26   386s] [NR-eagl] numViaLayers=5
[02/23 11:40:26   386s] (I)       end build via table
[02/23 11:40:26   386s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5595 numBumpBlks=0 numBoundaryFakeBlks=0
[02/23 11:40:26   386s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/23 11:40:26   386s] (I)       num ignored nets =0
[02/23 11:40:26   386s] (I)       readDataFromPlaceDB
[02/23 11:40:26   386s] (I)       Read net information..
[02/23 11:40:26   386s] [NR-eagl] Read numTotalNets=22151  numIgnoredNets=0
[02/23 11:40:26   386s] (I)       Read testcase time = 0.010 seconds
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       totalGlobalPin=68141, totalPins=72065
[02/23 11:40:26   386s] (I)       Model blockage into capacity
[02/23 11:40:26   386s] (I)       Read numBlocks=5595  numPreroutedWires=0  numCapScreens=0
[02/23 11:40:26   386s] (I)       blocked area on Layer1 : 0  (0.00%)
[02/23 11:40:26   386s] (I)       blocked area on Layer2 : 80509315200  (12.90%)
[02/23 11:40:26   386s] (I)       blocked area on Layer3 : 0  (0.00%)
[02/23 11:40:26   386s] (I)       blocked area on Layer4 : 0  (0.00%)
[02/23 11:40:26   386s] (I)       blocked area on Layer5 : 0  (0.00%)
[02/23 11:40:26   386s] (I)       blocked area on Layer6 : 0  (0.00%)
[02/23 11:40:26   386s] (I)       Modeling time = 0.010 seconds
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] [NR-eagl] There are 42 clock nets ( 0 with NDR ).
[02/23 11:40:26   386s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2195.7 MB
[02/23 11:40:26   386s] (I)       Layer1  viaCost=200.00
[02/23 11:40:26   386s] (I)       Layer2  viaCost=100.00
[02/23 11:40:26   386s] (I)       Layer3  viaCost=100.00
[02/23 11:40:26   386s] (I)       Layer4  viaCost=100.00
[02/23 11:40:26   386s] (I)       Layer5  viaCost=200.00
[02/23 11:40:26   386s] (I)       ---------------------Grid Graph Info--------------------
[02/23 11:40:26   386s] (I)       routing area        :  (0, 0) - (793170, 786900)
[02/23 11:40:26   386s] (I)       core area           :  (3150, 3050) - (790020, 783850)
[02/23 11:40:26   386s] (I)       Site Width          :   630  (dbu)
[02/23 11:40:26   386s] (I)       Row Height          :  4880  (dbu)
[02/23 11:40:26   386s] (I)       GCell Width         :  4880  (dbu)
[02/23 11:40:26   386s] (I)       GCell Height        :  4880  (dbu)
[02/23 11:40:26   386s] (I)       grid                :   162   161     6
[02/23 11:40:26   386s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[02/23 11:40:26   386s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[02/23 11:40:26   386s] (I)       Default wire width  :   230   280   280   280   280   440
[02/23 11:40:26   386s] (I)       Default wire space  :   230   280   280   280   280   460
[02/23 11:40:26   386s] (I)       Default pitch size  :   460   630   610   630   610  1260
[02/23 11:40:26   386s] (I)       First Track Coord   :     0   315   610   315   610   945
[02/23 11:40:26   386s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[02/23 11:40:26   386s] (I)       Total num of tracks :     0  1259  1289  1259  1289   629
[02/23 11:40:26   386s] (I)       Num of masks        :     1     1     1     1     1     1
[02/23 11:40:26   386s] (I)       --------------------------------------------------------
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       After initializing earlyGlobalRoute syMemory usage = 2195.7 MB
[02/23 11:40:26   386s] (I)       Loading and dumping file time : 0.19 seconds
[02/23 11:40:26   386s] (I)       ============= Initialization =============
[02/23 11:40:26   386s] [NR-eagl] EstWL : 223629
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       total 2D Cap : 901280 = (417636 H, 483644 V)
[02/23 11:40:26   386s] (I)       botLay=Layer1  topLay=Layer6  numSeg=46934
[02/23 11:40:26   386s] (I)       ============  Phase 1a Route ============
[02/23 11:40:26   386s] (I)       Phase 1a runs 0.06 seconds
[02/23 11:40:26   386s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/23 11:40:26   386s] [NR-eagl] Usage: 223629 = (108755 H, 114874 V) = (26.04% H, 27.51% V) = (5.307e+05um H, 5.606e+05um V)
[02/23 11:40:26   386s] [NR-eagl] 
[02/23 11:40:26   386s] (I)       ============  Phase 1b Route ============
[02/23 11:40:26   386s] (I)       Phase 1b runs 0.01 seconds
[02/23 11:40:26   386s] [NR-eagl] Usage: 223733 = (108814 H, 114919 V) = (26.05% H, 27.52% V) = (5.310e+05um H, 5.608e+05um V)
[02/23 11:40:26   386s] [NR-eagl] 
[02/23 11:40:26   386s] (I)       ============  Phase 1c Route ============
[02/23 11:40:26   386s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.06% V
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       Level2 Grid: 33 x 33
[02/23 11:40:26   386s] (I)       Phase 1c runs 0.01 seconds
[02/23 11:40:26   386s] [NR-eagl] Usage: 223733 = (108814 H, 114919 V) = (26.05% H, 27.52% V) = (5.310e+05um H, 5.608e+05um V)
[02/23 11:40:26   386s] [NR-eagl] 
[02/23 11:40:26   386s] (I)       ============  Phase 1d Route ============
[02/23 11:40:26   386s] (I)       Phase 1d runs 0.01 seconds
[02/23 11:40:26   386s] [NR-eagl] Usage: 223762 = (108827 H, 114935 V) = (26.06% H, 27.52% V) = (5.311e+05um H, 5.609e+05um V)
[02/23 11:40:26   386s] [NR-eagl] 
[02/23 11:40:26   386s] (I)       ============  Phase 1e Route ============
[02/23 11:40:26   386s] (I)       Phase 1e runs 0.00 seconds
[02/23 11:40:26   386s] [NR-eagl] Usage: 223762 = (108827 H, 114935 V) = (26.06% H, 27.52% V) = (5.311e+05um H, 5.609e+05um V)
[02/23 11:40:26   386s] [NR-eagl] 
[02/23 11:40:26   386s] (I)       ============  Phase 1l Route ============
[02/23 11:40:26   386s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       dpBasedLA: time=0.06  totalOF=3920336  totalVia=153109  totalWL=223749  total(Via+WL)=376858 
[02/23 11:40:26   386s] (I)       Total Global Routing Runtime: 0.24 seconds
[02/23 11:40:26   386s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.05% V
[02/23 11:40:26   386s] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.06% V
[02/23 11:40:26   386s] 
[02/23 11:40:26   386s] (I)       ============= track Assignment ============
[02/23 11:40:26   386s] (I)       extract Global 3D Wires
[02/23 11:40:26   386s] (I)       Extract Global WL : time=0.01
[02/23 11:40:26   386s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[02/23 11:40:26   386s] (I)       track assignment initialization runtime=2022 millisecond
[02/23 11:40:26   386s] (I)       #threads=1 for track assignment
[02/23 11:40:27   386s] (I)       track assignment kernel runtime=358203 millisecond
[02/23 11:40:27   386s] (I)       End Greedy Track Assignment
[02/23 11:40:27   386s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 71995
[02/23 11:40:27   386s] [NR-eagl] Layer2(MET2)(V) length: 2.307842e+05um, number of vias: 91813
[02/23 11:40:27   386s] [NR-eagl] Layer3(MET3)(H) length: 3.508340e+05um, number of vias: 18021
[02/23 11:40:27   386s] [NR-eagl] Layer4(MET4)(V) length: 2.781293e+05um, number of vias: 8578
[02/23 11:40:27   386s] [NR-eagl] Layer5(MET5)(H) length: 1.931576e+05um, number of vias: 1493
[02/23 11:40:27   386s] [NR-eagl] Layer6(METTP)(V) length: 7.641774e+04um, number of vias: 0
[02/23 11:40:27   386s] [NR-eagl] Total length: 1.129323e+06um, number of vias: 191900
[02/23 11:40:27   387s] [NR-eagl] End Peak syMemory usage = 1588.7 MB
[02/23 11:40:27   387s] [NR-eagl] Early Global Router Kernel+IO runtime : 1.15 seconds
[02/23 11:40:27   387s] GigaOpt: Cleaning up extraction
[02/23 11:40:27   387s] Extraction called for design 'minimips' of instances=28165 and nets=22430 using extraction engine 'preRoute' .
[02/23 11:40:27   387s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/23 11:40:27   387s] Type 'man IMPEXT-3530' for more detail.
[02/23 11:40:27   387s] PreRoute RC Extraction called for design minimips.
[02/23 11:40:27   387s] RC Extraction called in multi-corner(1) mode.
[02/23 11:40:27   387s] RCMode: PreRoute
[02/23 11:40:27   387s]       RC Corner Indexes            0   
[02/23 11:40:27   387s] Capacitance Scaling Factor   : 1.00000 
[02/23 11:40:27   387s] Resistance Scaling Factor    : 1.00000 
[02/23 11:40:27   387s] Clock Cap. Scaling Factor    : 1.00000 
[02/23 11:40:27   387s] Clock Res. Scaling Factor    : 1.00000 
[02/23 11:40:27   387s] Shrink Factor                : 1.00000
[02/23 11:40:27   387s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/23 11:40:27   387s] Using capacitance table file ...
[02/23 11:40:27   387s] Updating RC grid for preRoute extraction ...
[02/23 11:40:27   387s] Initializing multi-corner capacitance tables ... 
[02/23 11:40:27   387s] Initializing multi-corner resistance tables ...
[02/23 11:40:27   387s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1585.121M)
[02/23 11:40:27   387s] GigaOpt: Cleaning up delay & timing
[02/23 11:40:27   387s] #################################################################################
[02/23 11:40:27   387s] # Design Stage: PreRoute
[02/23 11:40:27   387s] # Design Name: minimips
[02/23 11:40:27   387s] # Design Mode: 90nm
[02/23 11:40:27   387s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:40:27   387s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:40:27   387s] # Signoff Settings: SI Off 
[02/23 11:40:27   387s] #################################################################################
[02/23 11:40:28   388s] Calculate delays in Single mode...
[02/23 11:40:28   388s] Topological Sorting (CPU = 0:00:00.1, MEM = 1678.1M, InitMEM = 1674.8M)
[02/23 11:40:29   394s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/23 11:40:29   394s] End delay calculation. (MEM=2135.98 CPU=0:00:06.0 REAL=0:00:01.0)
[02/23 11:40:29   394s] *** CDM Built up (cpu=0:00:07.5  real=0:00:02.0  mem= 2136.0M) ***
[02/23 11:40:29   395s] Begin: GigaOpt DRV Optimization (small scale fixing)
[02/23 11:40:29   395s] *Info: U1_pf_RC_CG_HIER_INST1 ports set dont-touch
[02/23 11:40:29   395s] *Info: U2_ei_RC_CG_HIER_INST2 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST11 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST12 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST13 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST14 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST15 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST16 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST17 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST18 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST19 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST20 ports set dont-touch
[02/23 11:40:29   395s] *Info: U2_ei_RC_CG_HIER_INST3 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST21 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST22 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST23 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST24 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST25 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST26 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST27 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST28 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST29 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST30 ports set dont-touch
[02/23 11:40:29   395s] *Info: U3_di_RC_CG_HIER_INST4 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST31 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST32 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST33 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST34 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST35 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST36 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST37 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST38 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST39 ports set dont-touch
[02/23 11:40:29   395s] *Info: U8_syscop_RC_CG_HIER_INST40 ports set dont-touch
[02/23 11:40:29   395s] *Info: RC_CG_DECLONE_HIER_INST ports set dont-touch
[02/23 11:40:29   395s] *Info: U8_syscop_RC_CG_HIER_INST41 ports set dont-touch
[02/23 11:40:29   395s] *Info: U9_bus_ctrl_RC_CG_HIER_INST42 ports set dont-touch
[02/23 11:40:29   395s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST6 ports set dont-touch
[02/23 11:40:29   395s] *Info: U4_ex_U1_alu_RC_CG_HIER_INST7 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST9 ports set dont-touch
[02/23 11:40:29   395s] *Info: U7_banc_RC_CG_HIER_INST10 ports set dont-touch
[02/23 11:40:29   395s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[02/23 11:40:29   395s] Info: 42 clock nets excluded from IPO operation.
[02/23 11:40:29   395s] PhyDesignGrid: maxLocalDensity 3.00
[02/23 11:40:29   395s] Core basic site is core
[02/23 11:40:29   395s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:40:32   399s] DEBUG: @coeDRVCandCache::init.
[02/23 11:40:32   399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:32   399s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/23 11:40:32   399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:32   399s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/23 11:40:32   399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:32   399s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:32   399s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:32   399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/23 11:40:32   399s] |    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.72 |          0|          0|          0|  78.80  |            |           |
[02/23 11:40:32   399s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[02/23 11:40:32   399s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[02/23 11:40:32   399s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/23 11:40:32   399s] |    14   |    14   |    14   |     14  |     0   |     0   |     0   |     0   | -2.72 |          0|          0|          0|  78.80  |   0:00:00.0|    2417.9M|
[02/23 11:40:32   399s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/23 11:40:32   399s] 
[02/23 11:40:32   399s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=2417.9M) ***
[02/23 11:40:32   399s] 
[02/23 11:40:32   399s] DEBUG: @coeDRVCandCache::cleanup.
[02/23 11:40:32   399s] End: GigaOpt DRV Optimization (small scale fixing)
[02/23 11:40:32   399s] GigaOpt: Cleaning up delay & timing
[02/23 11:40:32   399s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/23 11:40:32   399s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/23 11:40:33   400s] 
[02/23 11:40:33   400s] ------------------------------------------------------------
[02/23 11:40:33   400s]      Summary (cpu=0.56min real=0.35min mem=1672.8M)                             
[02/23 11:40:33   400s] ------------------------------------------------------------
[02/23 11:40:33   400s] 
[02/23 11:40:33   400s] Setup views included:
[02/23 11:40:33   400s]  default_emulate_view 
[02/23 11:40:33   400s] 
[02/23 11:40:33   400s] +--------------------+---------+
[02/23 11:40:33   400s] |     Setup mode     |   all   |
[02/23 11:40:33   400s] +--------------------+---------+
[02/23 11:40:33   400s] |           WNS (ns):| -2.718  |
[02/23 11:40:33   400s] |           TNS (ns):|-260.530 |
[02/23 11:40:33   400s] |    Violating Paths:|   314   |
[02/23 11:40:33   400s] |          All Paths:|  1765   |
[02/23 11:40:33   400s] +--------------------+---------+
[02/23 11:40:33   400s] 
[02/23 11:40:33   400s] +----------------+-------------------------------+------------------+
[02/23 11:40:33   400s] |                |              Real             |       Total      |
[02/23 11:40:33   400s] |    DRVs        +------------------+------------+------------------|
[02/23 11:40:33   400s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/23 11:40:33   400s] +----------------+------------------+------------+------------------+
[02/23 11:40:33   400s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[02/23 11:40:33   400s] |   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:40:33   400s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:33   400s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:33   400s] +----------------+------------------+------------+------------------+
[02/23 11:40:33   400s] 
[02/23 11:40:33   400s] Density: 78.799%
[02/23 11:40:33   400s] Routing Overflow: 0.01% H and 0.06% V
[02/23 11:40:33   400s] ------------------------------------------------------------
[02/23 11:40:33   400s] **opt_design ... cpu = 0:00:45, real = 0:00:25, mem = 1672.8M, totSessionCpu=0:06:40 **
[02/23 11:40:33   400s] <optDesign CMD> Restore Using all VT Cells
[02/23 11:40:33   400s] Effort level <high> specified for reg2reg path_group
[02/23 11:40:33   400s] Effort level <high> specified for reg2cgate path_group
[02/23 11:40:34   402s] Reported timing to dir ./timingReports
[02/23 11:40:34   402s] **opt_design ... cpu = 0:00:47, real = 0:00:26, mem = 1695.8M, totSessionCpu=0:06:42 **
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] ------------------------------------------------------------
[02/23 11:40:35   404s]      opt_design Final Summary                             
[02/23 11:40:35   404s] ------------------------------------------------------------
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] Setup views included:
[02/23 11:40:35   404s]  default_emulate_view 
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] +--------------------+---------+---------+---------+---------+
[02/23 11:40:35   404s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/23 11:40:35   404s] +--------------------+---------+---------+---------+---------+
[02/23 11:40:35   404s] |           WNS (ns):| -2.718  | -2.718  | -0.066  |  0.987  |
[02/23 11:40:35   404s] |           TNS (ns):|-260.530 |-260.357 | -0.173  |  0.000  |
[02/23 11:40:35   404s] |    Violating Paths:|   314   |   311   |    3    |    0    |
[02/23 11:40:35   404s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/23 11:40:35   404s] +--------------------+---------+---------+---------+---------+
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] +----------------+-------------------------------+------------------+
[02/23 11:40:35   404s] |                |              Real             |       Total      |
[02/23 11:40:35   404s] |    DRVs        +------------------+------------+------------------|
[02/23 11:40:35   404s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/23 11:40:35   404s] +----------------+------------------+------------+------------------+
[02/23 11:40:35   404s] |   max_cap      |      0 (0)       |   0.000    |     18 (18)      |
[02/23 11:40:35   404s] |   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:40:35   404s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:35   404s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:40:35   404s] +----------------+------------------+------------+------------------+
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] Density: 78.799%
[02/23 11:40:35   404s] Routing Overflow: 0.01% H and 0.06% V
[02/23 11:40:35   404s] ------------------------------------------------------------
[02/23 11:40:35   404s] **opt_design ... cpu = 0:00:49, real = 0:00:27, mem = 1693.8M, totSessionCpu=0:06:44 **
[02/23 11:40:35   404s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/23 11:40:35   404s] Type 'man IMPOPT-3195' for more detail.
[02/23 11:40:35   404s] *** Finished opt_design ***
[02/23 11:40:35   404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:35   404s] UM:                                       -260.530            -2.718  final
[02/23 11:40:35   404s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/23 11:40:35   404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:40:35   404s] UM:         52.13             30          -260.530            -2.718  opt_design_prects_drv
[02/23 11:40:35   404s] 
[02/23 11:40:35   404s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:21 real=0:00:46.9)
[02/23 11:40:35   404s] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:01.5 real=0:00:01.0)
[02/23 11:40:35   404s] Info: pop threads available for lower-level modules during optimization.
[02/23 11:40:35   404s] 0
[02/23 11:40:35   404s] [DEV]innovus 4> val_legacy {setCTSMode -engine ck}
[02/23 11:41:48   417s] invalid command name "val_legacy"
[DEV]innovus 5> eval_legacy {setCTSMode -engine ck}
[DEV]innovus 6> eval_legacy {clockDesign -specfile Clock.ctstch -outDir clk_report}
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
[02/23 11:42:01   420s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.2M **
[02/23 11:42:01   420s] setCTSMode -engine ck -moveGateLimit 25
[02/23 11:42:01   420s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] <clockDesign CMD> cleanupSpecifyClockTree
[02/23 11:42:01   420s] <clockDesign CMD> specifyClockTree -file Clock.ctstch
[02/23 11:42:01   420s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[02/23 11:42:01   420s] Checking spec file integrity...
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] Reading clock tree spec file 'Clock.ctstch' ...
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] RouteType               : FE_CTS_DEFAULT
[02/23 11:42:01   420s] PreferredExtraSpace     : 1
[02/23 11:42:01   420s] Shield                  : NONE
[02/23 11:42:01   420s] PreferLayer             : M3 M4 
[02/23 11:42:01   420s] RC Information for View default_emulate_view :
[02/23 11:42:01   420s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[02/23 11:42:01   420s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[02/23 11:42:01   420s] Est. Via Res            : 4.25829(ohm) [8.23269]
[02/23 11:42:01   420s] Est. Via Cap            : 0.183117(ff)
[02/23 11:42:01   420s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[02/23 11:42:01   420s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[02/23 11:42:01   420s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[02/23 11:42:01   420s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[02/23 11:42:01   420s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[02/23 11:42:01   420s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] RouteType               : FE_CTS_DEFAULT_LEAF
[02/23 11:42:01   420s] PreferredExtraSpace     : 1
[02/23 11:42:01   420s] Shield                  : NONE
[02/23 11:42:01   420s] PreferLayer             : M3 M4 
[02/23 11:42:01   420s] RC Information for View default_emulate_view :
[02/23 11:42:01   420s] Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
[02/23 11:42:01   420s] Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
[02/23 11:42:01   420s] Est. Via Res            : 4.25829(ohm) [8.23269]
[02/23 11:42:01   420s] Est. Via Cap            : 0.183117(ff)
[02/23 11:42:01   420s] M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[02/23 11:42:01   420s] M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
[02/23 11:42:01   420s] M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[02/23 11:42:01   420s] M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
[02/23 11:42:01   420s] M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
[02/23 11:42:01   420s] M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] Switching off Advanced RC Correlation modes in AAE mode.
[02/23 11:42:01   420s] Active Analysis Views for CTS are,
[02/23 11:42:01   420s] #1 default_emulate_view
[02/23 11:42:01   420s] Default Analysis Views is default_emulate_view
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] ****** AutoClockRootPin ******
[02/23 11:42:01   420s] AutoClockRootPin 1: clock
[02/23 11:42:01   420s] # NoGating         NO
[02/23 11:42:01   420s] # SetDPinAsSync    NO
[02/23 11:42:01   420s] # SetIoPinAsSync   NO
[02/23 11:42:01   420s] # SetAsyncSRPinAsSync   NO
[02/23 11:42:01   420s] # SetTriStEnPinAsSync   NO
[02/23 11:42:01   420s] # SetBBoxPinAsSync   NO
[02/23 11:42:01   420s] # RouteClkNet      YES
[02/23 11:42:01   420s] # PostOpt          YES
[02/23 11:42:01   420s] # RouteType        FE_CTS_DEFAULT
[02/23 11:42:01   420s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] ***** !! NOTE !! *****
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[02/23 11:42:01   420s] If you want to change the behavior, you need to use the SetDPinAsSync
[02/23 11:42:01   420s] or SetIoPinAsSync statement in the clock tree specification file,
[02/23 11:42:01   420s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[02/23 11:42:01   420s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[02/23 11:42:01   420s] before specifyClockTree command.
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1657.2M) ***
[02/23 11:42:01   420s] <clockDesign CMD> deleteClockTree -all
[02/23 11:42:01   420s] Redoing specifyClockTree ...
[02/23 11:42:01   420s] Checking spec file integrity...
[02/23 11:42:01   420s] 
[02/23 11:42:01   420s] deleteClockTree Option :  -all 
[02/23 11:42:01   420s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[02/23 11:42:01   420s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[02/23 11:42:01   420s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[02/23 11:42:01   420s] *** Removed (0) buffers and (0) inverters in Clock clock.
[02/23 11:42:01   420s] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.1  MEM: 1657.176M)
[02/23 11:42:01   420s] *** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1657.2M) ***
[02/23 11:42:01   420s] <clockDesign CMD> ckSynthesis -report clk_report/clock.report -forceReconvergent -breakLoop
[02/23 11:42:01   420s] Redoing specifyClockTree ...
[02/23 11:42:01   420s] Checking spec file integrity...
[02/23 11:42:01   420s] **WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[02/23 11:42:01   420s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[02/23 11:42:01   420s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[02/23 11:42:01   420s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[02/23 11:42:01   421s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:01   421s] ***** Allocate Placement Memory Finished (MEM: 1657.176M)
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Start to trace clock trees ...
[02/23 11:42:01   421s] *** Begin Tracer (mem=1657.2M) ***
[02/23 11:42:01   421s] **INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
[02/23 11:42:01   421s] **INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
[02/23 11:42:01   421s] Tracing Clock clock ...
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
[02/23 11:42:01   421s] **WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
[02/23 11:42:01   421s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Reconvergent mux Check for spec:clock 
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Reconvergent mux Checks Finished, CPU=0:00:00.0 
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] *** End Tracer (mem=1657.2M) ***
[02/23 11:42:01   421s] ***** Allocate Obstruction Memory  Finished (MEM: 1657.176M)
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] #############################################################################
[02/23 11:42:01   421s] #
[02/23 11:42:01   421s] # Pre-Synthesis Checks and Parameters
[02/23 11:42:01   421s] #
[02/23 11:42:01   421s] #############################################################################
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Types of Check                                    :          Enabled|Disabled
[02/23 11:42:01   421s] ----------------------------------------------------------------------------
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Check cell drive strength                         :          enabled
[02/23 11:42:01   421s] Check root input transition                       :          enabled
[02/23 11:42:01   421s] Check pin capacitance                             :          enabled
[02/23 11:42:01   421s] Check multiple path through MUX                   :          enabled
[02/23 11:42:01   421s] Check gating depth                                :          enabled
[02/23 11:42:01   421s] Check placement near clock pins                   :          enabled
[02/23 11:42:01   421s] Check route blockages over clock pins             :          enabled
[02/23 11:42:01   421s] Report FIXED, DontUse and DontTouch               :          enabled
[02/23 11:42:01   421s] clock gating checks                               :          enabled
[02/23 11:42:01   421s] MacroModel checks                                 :          enabled
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Parameters of checking :
[02/23 11:42:01   421s] CTS uses following values to determine if diagnostic checks are successful.
[02/23 11:42:01   421s] Use setCTSMode to change default values.
[02/23 11:42:01   421s] ----------------------------------------------------------------------------
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] 1) Pin capacitance check
[02/23 11:42:01   421s]    Threshold for MaxCap check                     :          90% of constraint (default)
[02/23 11:42:01   421s] 2) Gating depth check
[02/23 11:42:01   421s]    Maximum gating depth                           :          10 levels (default)
[02/23 11:42:01   421s] 3) Placement near clock pin check
[02/23 11:42:01   421s]    Threshold distance for placeable location      :          14.64(um) (default)
[02/23 11:42:01   421s] 4) Clock gating location check
[02/23 11:42:01   421s]    Allowed clock gate detour                      :          913.5(um) (default)
[02/23 11:42:01   421s]    Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
[02/23 11:42:01   421s] 5) Macromodel check
[02/23 11:42:01   421s]    MacroModel max delay threshold                 :          0.9 (default)
[02/23 11:42:01   421s]    MacroModel max skew threshold                  :          0.9 (default)
[02/23 11:42:01   421s]    MacroModel variance step size                  :          100ps  (default)
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] ****** Clock (clock) Diagnostic check Parameters
[02/23 11:42:01   421s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[02/23 11:42:01   421s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[02/23 11:42:01   421s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[02/23 11:42:01   421s] Root Input Transition                             :          [3(ps) 3(ps)]
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Max Cap Limit Checks
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Max Cap Limit Checks Finished, CPU=0:00:00.0 
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Deep Gating Level Checks
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] ** INFO Clock clock has a maximum of 1 levels of logic before synthesis.
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Deep Gating Level Checks Finished, CPU=0:00:00.0 
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:01   421s] 
[02/23 11:42:01   421s] Max placement distance Checks
[02/23 11:42:01   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Max placement distance Checks Finished, CPU=0:00:00.1 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Root input tran Checks
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Root input tran Checks Finished, CPU=0:00:00.1 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Attribute settings check 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following standard cells instances have FIXED placement
[02/23 11:42:02   421s] ---------------------------------------------------------
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following instances are marked as DontTouch
[02/23 11:42:02   421s] +------------------------------------------------------------------------------------------+---------------------------------------+
[02/23 11:42:02   421s] | Instance                                                                                 | Analysis Views                        |
[02/23 11:42:02   421s] +------------------------------------------------------------------------------------------+---------------------------------------+
[02/23 11:42:02   421s] +------------------------------------------------------------------------------------------+---------------------------------------+
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following Cells are marked as DontUse in library 
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] | Cell                              | Analysis Views                                                                               |
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following Cells are marked as DontUse in SDC
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] | Cell                              | Analysis Views                                                                               |
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following Cells are marked as DontTouch in library 
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] | Cell                              | Analysis Views                                                                               |
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Following Cells are marked as DontTouch in SDC
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] | Cell                              | Analysis Views                                                                               |
[02/23 11:42:02   421s] +-----------------------------------+----------------------------------------------------------------------------------------------+
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Attribute settings check Finished, CPU=0:00:00.0 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Routing OBS checks
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Routing OBS Checks Finished, CPU=0:00:00.0 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Weak Cell Checks
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Weak Cell Checks Finished, CPU=0:00:00.0 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] MacroModel Debugging Check
[02/23 11:42:02   421s] ==========================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] MacroModel Debugging Check Finished, CPU=0:00:00.0 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] Summary for sequential cells idenfication: 
[02/23 11:42:02   421s] Identified SBFF number: 128
[02/23 11:42:02   421s] Identified MBFF number: 0
[02/23 11:42:02   421s] Not identified SBFF number: 0
[02/23 11:42:02   421s] Not identified MBFF number: 0
[02/23 11:42:02   421s] Number of sequential cells which are not FFs: 106
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Clock gating checks
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Clock gating Checks Finished, CPU=0:00:00.1 
[02/23 11:42:02   421s] ============================================================
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] #############################################################################
[02/23 11:42:02   421s] #
[02/23 11:42:02   421s] # Summary of Pre-Synthesis Checks
[02/23 11:42:02   421s] #
[02/23 11:42:02   421s] #############################################################################
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Types of Check                                    :          Number of warnings
[02/23 11:42:02   421s] ----------------------------------------------------------------------------
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Check cell drive strength                         :          0
[02/23 11:42:02   421s] Check root input transition                       :          0
[02/23 11:42:02   421s] Check pin capacitance                             :          0
[02/23 11:42:02   421s] Check multiple path through MUX                   :          0
[02/23 11:42:02   421s] Check gating depth                                :          0
[02/23 11:42:02   421s] Check placement near clock pins                   :          0
[02/23 11:42:02   421s] Check route blockages over clock pins             :          0
[02/23 11:42:02   421s] Report FIXED, DontUse and DontTouch               :          0
[02/23 11:42:02   421s] clock gating checks                               :          0
[02/23 11:42:02   421s] MacroModel checks                                 :          0
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Switching off Advanced RC Correlation modes in AAE mode.
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] #############################################################################
[02/23 11:42:02   421s] #
[02/23 11:42:02   421s] # During-Synthesis Checks and Parameters
[02/23 11:42:02   421s] #
[02/23 11:42:02   421s] #############################################################################
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Types of Check                                    :          Enabled|Disabled
[02/23 11:42:02   421s] ----------------------------------------------------------------------------
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Check RefinePlacement move distance               :          enabled
[02/23 11:42:02   421s] Check route layer follows preference              :          enabled
[02/23 11:42:02   421s] Check route follows guide                         :          enabled
[02/23 11:42:02   421s] clock gating checks                               :          enabled
[02/23 11:42:02   421s] Wire resistance check                             :          enabled
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Parameters of checking :
[02/23 11:42:02   421s] CTS uses following values to determine if diagnostic checks are successful.
[02/23 11:42:02   421s] Use setCTSMode to change default values.
[02/23 11:42:02   421s] ----------------------------------------------------------------------------
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 1) Route layer follows preference check
[02/23 11:42:02   421s]    Minimum preferred layer utilization            :          80% (default)
[02/23 11:42:02   421s]    Minimum length to check threshold              :          126(um) (default)
[02/23 11:42:02   421s] 2) Route follows guide check
[02/23 11:42:02   421s]    Deviation in length from route guide           :          50% (user set)
[02/23 11:42:02   421s]    Minimum length to check threshold              :          126(um) (default)
[02/23 11:42:02   421s]    Delay threshold                                :          10(ps) (default)
[02/23 11:42:02   421s] 3) Saving intermediate database
[02/23 11:42:02   421s]    Save long-running subtrees time                :          0(min) (default)
[02/23 11:42:02   421s]    Maximum number of saved databases              :          1 (default)
[02/23 11:42:02   421s] 4) Clock gating location check
[02/23 11:42:02   421s]    Allowed clock gate detour                      :          913.5(um) (default)
[02/23 11:42:02   421s] 5) Wire resistance check
[02/23 11:42:02   421s]    Allowed resistance deviation                   :          0.2 (default)
[02/23 11:42:02   421s]    Resistance threshold                           :          85.1657 Ohm (user set)
[02/23 11:42:02   421s]    Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] ****** Clock (clock) Diagnostic check Parameters
[02/23 11:42:02   421s] Assumed driver input transition                   :          41.1(ps) (derived from INX16)
[02/23 11:42:02   421s] Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
[02/23 11:42:02   421s] Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
[02/23 11:42:02   421s] Movement threshold                                :          19.672501(um) (derived 5% of MaxBuf strength)
[02/23 11:42:02   421s] Root Input Transition                             :          [3(ps) 3(ps)]
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] ****** Clock Tree (clock) Structure
[02/23 11:42:02   421s] Max. Skew           : 160(ps)
[02/23 11:42:02   421s] Max. Sink Transition: 200(ps)
[02/23 11:42:02   421s] Max. Buf Transition : 200(ps)
[02/23 11:42:02   421s] Max. Delay          : 10(ps)
[02/23 11:42:02   421s] Min. Delay          : 0(ps)
[02/23 11:42:02   421s] Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
[02/23 11:42:02   421s] Nr. Subtrees                    : 42
[02/23 11:42:02   421s] Nr. Sinks                       : 1723
[02/23 11:42:02   421s] Nr.          Rising  Sync Pins  : 1723
[02/23 11:42:02   421s] Nr. Inverter Rising  Sync Pins  : 0
[02/23 11:42:02   421s] Nr.          Falling Sync Pins  : 0
[02/23 11:42:02   421s] Nr. Inverter Falling Sync Pins  : 0
[02/23 11:42:02   421s] Nr. Unsync Pins                 : 0
[02/23 11:42:02   421s] ***********************************************************
[02/23 11:42:02   421s] SubTree No: 0
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
[02/23 11:42:02   421s] Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
[02/23 11:42:02   421s] Output_Net: (rc_gclk)   
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:02   421s] **** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1665.2M)
[02/23 11:42:02   421s] 
[02/23 11:42:02   421s] Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
[02/23 11:42:02   421s]  1 channel(s).
[02/23 11:42:07   426s] Total 4 topdown clustering. 
[02/23 11:42:07   426s] Skew=18[352,370*] N191 B7 G1 A21(21.0) L[3,3] score=45240 cpu=0:00:04.0 mem=1659M 
[02/23 11:42:07   426s] Trig. Edge Skew=18[352,370*] N191 B7 G1 A21(21.0) L[3,3] score=45240 cpu=0:00:04.0 mem=1659M 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] **** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:04.9, real=0:00:05.0, mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:07   426s] 7 Clock Buffers/Inverters inserted.
[02/23 11:42:07   426s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:07   426s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Macro model: Skew=18[351,369]ps N8 inTran=0/0ps.
[02/23 11:42:07   426s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:07   426s] SubTree No: 1
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
[02/23 11:42:07   426s] Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
[02/23 11:42:07   426s] Output_Net: (U8_syscop_rc_gclk_5742)   
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:07   426s] CTS move inst U8_syscop_RC_CG_HIER_INST41/g12 22um (343350 100650) => (330134 110419).
[02/23 11:42:07   426s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Total 3 topdown clustering. 
[02/23 11:42:07   426s] Skew=12[232,244*] N31 B1 G1 A4(3.5) L[2,2] score=31284 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:07   426s] Trig. Edge Skew=12[232,244*] N31 B1 G1 A4(3.5) L[2,2] score=31284 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:07   426s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:07   426s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:07   426s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Macro model: Skew=12[232,244]ps N2 inTran=0/0ps.
[02/23 11:42:07   426s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:07   426s] SubTree No: 2
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
[02/23 11:42:07   426s] Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
[02/23 11:42:07   426s] Output_Net: (U8_syscop_rc_gclk)   
[02/23 11:42:07   426s] 
[02/23 11:42:07   426s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:07   426s] CTS move inst U8_syscop_RC_CG_HIER_INST40/g12 16um (323820 120170) => (330126 110422).
[02/23 11:42:07   426s] **** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1659.2M)
[02/23 11:42:07   426s] 
[02/23 11:42:08   427s] Total 3 topdown clustering. 
[02/23 11:42:08   427s] Skew=14[225,239*] N32 B1 G1 A5(5.0) L[2,2] score=30865 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:08   427s] Trig. Edge Skew=14[225,239*] N32 B1 G1 A5(5.0) L[2,2] score=30865 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] **** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:08   427s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:08   427s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:08   427s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] Macro model: Skew=6[225,231]ps N2 inTran=0/0ps.
[02/23 11:42:08   427s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:08   427s] SubTree No: 3
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
[02/23 11:42:08   427s] Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
[02/23 11:42:08   427s] Output_Net: (U3_di_rc_gclk)   
[02/23 11:42:08   427s] 
[02/23 11:42:08   427s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:08   427s] CTS move inst U3_di_RC_CG_HIER_INST4/g12 19um (406980 203130) => (396910 212892).
[02/23 11:42:08   427s] **** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1659.2M)
[02/23 11:42:08   427s] 
[02/23 11:42:12   431s] Total 3 topdown clustering. 
[02/23 11:42:12   431s] Skew=28[330,358*] N174 B4 G1 A24(23.8) L[3,3] score=44007 cpu=0:00:04.0 mem=1659M 
[02/23 11:42:12   431s] Trig. Edge Skew=28[330,358*] N174 B4 G1 A24(23.8) L[3,3] score=44007 cpu=0:00:04.0 mem=1659M 
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] **** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:04.4, real=0:00:04.0, mem=1659.2M)
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:12   431s] 4 Clock Buffers/Inverters inserted.
[02/23 11:42:12   431s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:12   431s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] Macro model: Skew=26[331,357]ps N5 inTran=0/0ps.
[02/23 11:42:12   431s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:12   431s] SubTree No: 4
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
[02/23 11:42:12   431s] Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
[02/23 11:42:12   431s] Output_Net: (U7_banc_rc_gclk)   
[02/23 11:42:12   431s] 
[02/23 11:42:12   431s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:12   431s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1659.2M)
[02/23 11:42:12   431s] 
[02/23 11:42:13   432s] Total 3 topdown clustering. 
[02/23 11:42:13   432s] Skew=16[224,240*] N32 B1 G1 A5(5.0) L[2,2] score=30946 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:13   432s] Trig. Edge Skew=16[224,240*] N32 B1 G1 A5(5.0) L[2,2] score=30946 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:13   432s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:13   432s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:13   432s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Macro model: Skew=12[224,237]ps N2 inTran=0/0ps.
[02/23 11:42:13   432s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:13   432s] SubTree No: 5
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
[02/23 11:42:13   432s] Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
[02/23 11:42:13   432s] Output_Net: (U7_banc_rc_gclk_14059)   
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:13   432s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Total 3 topdown clustering. 
[02/23 11:42:13   432s] Skew=10[224,233*] N32 B1 G1 A5(5.0) L[2,2] score=30234 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:13   432s] Trig. Edge Skew=10[224,233*] N32 B1 G1 A5(5.0) L[2,2] score=30234 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.4, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:13   432s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:13   432s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:13   432s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Macro model: Skew=9[223,233]ps N2 inTran=0/0ps.
[02/23 11:42:13   432s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:13   432s] SubTree No: 6
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
[02/23 11:42:13   432s] Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
[02/23 11:42:13   432s] Output_Net: (U7_banc_rc_gclk_14056)   
[02/23 11:42:13   432s] 
[02/23 11:42:13   432s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:13   432s] CTS move inst U7_banc_RC_CG_HIER_INST38/g13 9um (119700 247050) => (124125 242178).
[02/23 11:42:13   432s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1659.2M)
[02/23 11:42:13   432s] 
[02/23 11:42:14   433s] Total 3 topdown clustering. 
[02/23 11:42:14   433s] Skew=16[232,248*] N32 B1 G1 A5(5.0) L[2,2] score=31800 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:14   433s] Trig. Edge Skew=16[232,248*] N32 B1 G1 A5(5.0) L[2,2] score=31800 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:14   433s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:14   433s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:14   433s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Macro model: Skew=15[232,247]ps N2 inTran=0/0ps.
[02/23 11:42:14   433s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:14   433s] SubTree No: 7
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
[02/23 11:42:14   433s] Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
[02/23 11:42:14   433s] Output_Net: (U7_banc_rc_gclk_14053)   
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:14   433s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Total 3 topdown clustering. 
[02/23 11:42:14   433s] Skew=17[225,242*] N32 B1 G1 A5(5.0) L[2,2] score=31185 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:14   433s] Trig. Edge Skew=17[225,242*] N32 B1 G1 A5(5.0) L[2,2] score=31185 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.4, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:14   433s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:14   433s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:14   433s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Macro model: Skew=17[228,245]ps N2 inTran=0/0ps.
[02/23 11:42:14   433s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:14   433s] SubTree No: 8
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
[02/23 11:42:14   433s] Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
[02/23 11:42:14   433s] Output_Net: (U7_banc_rc_gclk_14050)   
[02/23 11:42:14   433s] 
[02/23 11:42:14   433s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:14   433s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1659.2M)
[02/23 11:42:14   433s] 
[02/23 11:42:15   434s] Total 3 topdown clustering. 
[02/23 11:42:15   434s] Skew=4[236,241*] N32 B1 G1 A5(5.0) L[2,2] score=30908 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:15   434s] Trig. Edge Skew=4[236,241*] N32 B1 G1 A5(5.0) L[2,2] score=30908 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:15   434s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:15   434s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:15   434s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Macro model: Skew=4[239,244]ps N2 inTran=0/0ps.
[02/23 11:42:15   434s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:15   434s] SubTree No: 9
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
[02/23 11:42:15   434s] Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
[02/23 11:42:15   434s] Output_Net: (U7_banc_rc_gclk_14047)   
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:15   434s] CTS move inst U7_banc_RC_CG_HIER_INST35/g13 22um (150570 232410) => (128535 232413).
[02/23 11:42:15   434s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Total 3 topdown clustering. 
[02/23 11:42:15   434s] Skew=4[230,234*] N32 B1 G1 A5(5.0) L[2,2] score=30200 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:15   434s] Trig. Edge Skew=4[230,234*] N32 B1 G1 A5(5.0) L[2,2] score=30200 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:15   434s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:15   434s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:15   434s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Macro model: Skew=18[226,244]ps N2 inTran=0/0ps.
[02/23 11:42:15   434s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:15   434s] SubTree No: 10
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
[02/23 11:42:15   434s] Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
[02/23 11:42:15   434s] Output_Net: (U7_banc_rc_gclk_14044)   
[02/23 11:42:15   434s] 
[02/23 11:42:15   434s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:15   434s] CTS move inst U7_banc_RC_CG_HIER_INST34/g13 17um (103950 217770) => (116550 222654).
[02/23 11:42:15   434s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1659.2M)
[02/23 11:42:15   434s] 
[02/23 11:42:16   435s] Total 3 topdown clustering. 
[02/23 11:42:16   435s] Skew=16[221,237*] N32 B1 G1 A5(5.0) L[2,2] score=30683 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:16   435s] Trig. Edge Skew=16[221,237*] N32 B1 G1 A5(5.0) L[2,2] score=30683 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:16   435s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:16   435s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:16   435s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Macro model: Skew=15[221,236]ps N2 inTran=0/0ps.
[02/23 11:42:16   435s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:16   435s] SubTree No: 11
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
[02/23 11:42:16   435s] Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
[02/23 11:42:16   435s] Output_Net: (U7_banc_rc_gclk_14041)   
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:16   435s] CTS move inst U7_banc_RC_CG_HIER_INST33/g13 24um (103950 237290) => (123480 232415).
[02/23 11:42:16   435s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Total 3 topdown clustering. 
[02/23 11:42:16   435s] Skew=11[221,232*] N32 B1 G1 A5(5.0) L[2,2] score=30167 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:16   435s] Trig. Edge Skew=11[221,232*] N32 B1 G1 A5(5.0) L[2,2] score=30167 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:16   435s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:16   435s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:16   435s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Macro model: Skew=11[221,232]ps N2 inTran=0/0ps.
[02/23 11:42:16   435s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:16   435s] SubTree No: 12
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
[02/23 11:42:16   435s] Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
[02/23 11:42:16   435s] Output_Net: (U7_banc_rc_gclk_14038)   
[02/23 11:42:16   435s] 
[02/23 11:42:16   435s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:16   435s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1659.2M)
[02/23 11:42:16   435s] 
[02/23 11:42:17   436s] Total 3 topdown clustering. 
[02/23 11:42:17   436s] Skew=14[217,231*] N32 B1 G1 A5(5.0) L[2,2] score=30102 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:17   436s] Trig. Edge Skew=14[217,231*] N32 B1 G1 A5(5.0) L[2,2] score=30102 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:17   436s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:17   436s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:17   436s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Macro model: Skew=14[218,231]ps N2 inTran=0/0ps.
[02/23 11:42:17   436s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:17   436s] SubTree No: 13
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
[02/23 11:42:17   436s] Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
[02/23 11:42:17   436s] Output_Net: (U7_banc_rc_gclk_14035)   
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:17   436s] CTS move inst U7_banc_RC_CG_HIER_INST31/g13 23um (117810 222650) => (131050 232421).
[02/23 11:42:17   436s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Total 3 topdown clustering. 
[02/23 11:42:17   436s] Skew=18[223,240*] N32 B1 G1 A5(5.0) L[2,2] score=31053 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:17   436s] Trig. Edge Skew=18[223,240*] N32 B1 G1 A5(5.0) L[2,2] score=31053 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:17   436s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:17   436s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:17   436s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Macro model: Skew=17[222,239]ps N2 inTran=0/0ps.
[02/23 11:42:17   436s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:17   436s] SubTree No: 14
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
[02/23 11:42:17   436s] Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
[02/23 11:42:17   436s] Output_Net: (U7_banc_rc_gclk_14032)   
[02/23 11:42:17   436s] 
[02/23 11:42:17   436s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:17   436s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1659.2M)
[02/23 11:42:17   436s] 
[02/23 11:42:18   437s] Total 3 topdown clustering. 
[02/23 11:42:18   437s] Skew=17[226,243*] N32 B1 G1 A5(5.0) L[2,2] score=31360 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:18   437s] Trig. Edge Skew=17[226,243*] N32 B1 G1 A5(5.0) L[2,2] score=31360 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:18   437s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:18   437s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:18   437s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Macro model: Skew=17[227,244]ps N2 inTran=0/0ps.
[02/23 11:42:18   437s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:18   437s] SubTree No: 15
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
[02/23 11:42:18   437s] Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
[02/23 11:42:18   437s] Output_Net: (U7_banc_rc_gclk_14029)   
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:18   437s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Total 3 topdown clustering. 
[02/23 11:42:18   437s] Skew=5[235,241*] N32 B1 G1 A5(5.0) L[2,2] score=30921 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:18   437s] Trig. Edge Skew=5[235,241*] N32 B1 G1 A5(5.0) L[2,2] score=30921 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.6, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:18   437s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:18   437s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:18   437s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Macro model: Skew=23[232,255]ps N2 inTran=0/0ps.
[02/23 11:42:18   437s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:18   437s] SubTree No: 16
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
[02/23 11:42:18   437s] Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
[02/23 11:42:18   437s] Output_Net: (U7_banc_rc_gclk_14026)   
[02/23 11:42:18   437s] 
[02/23 11:42:18   437s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:18   437s] CTS move inst U7_banc_RC_CG_HIER_INST28/g13 13um (115290 237290) => (129161 237306).
[02/23 11:42:18   437s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1659.2M)
[02/23 11:42:18   437s] 
[02/23 11:42:19   438s] Total 3 topdown clustering. 
[02/23 11:42:19   438s] Skew=5[235,240*] N32 B1 G1 A5(5.0) L[2,2] score=30812 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:19   438s] Trig. Edge Skew=5[235,240*] N32 B1 G1 A5(5.0) L[2,2] score=30812 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.6, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:19   438s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:19   438s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:19   438s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Macro model: Skew=5[236,240]ps N2 inTran=0/0ps.
[02/23 11:42:19   438s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:19   438s] SubTree No: 17
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
[02/23 11:42:19   438s] Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
[02/23 11:42:19   438s] Output_Net: (U7_banc_rc_gclk_14023)   
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:19   438s] CTS move inst U7_banc_RC_CG_HIER_INST27/g13 23um (95130 212890) => (114045 217771).
[02/23 11:42:19   438s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Total 3 topdown clustering. 
[02/23 11:42:19   438s] Skew=13[217,230*] N32 B1 G1 A5(5.0) L[2,2] score=29902 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:19   438s] Trig. Edge Skew=13[217,230*] N32 B1 G1 A5(5.0) L[2,2] score=29902 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:19   438s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:19   438s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:19   438s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Macro model: Skew=13[217,229]ps N2 inTran=0/0ps.
[02/23 11:42:19   438s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:19   438s] SubTree No: 18
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
[02/23 11:42:19   438s] Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
[02/23 11:42:19   438s] Output_Net: (U7_banc_rc_gclk_14020)   
[02/23 11:42:19   438s] 
[02/23 11:42:19   438s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:19   438s] CTS move inst U7_banc_RC_CG_HIER_INST26/g13 21um (100170 232410) => (116561 227538).
[02/23 11:42:19   438s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1659.2M)
[02/23 11:42:19   438s] 
[02/23 11:42:20   439s] Total 3 topdown clustering. 
[02/23 11:42:20   439s] Skew=8[225,233*] N32 B1 G1 A4(3.5) L[2,2] score=30223 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:20   439s] Trig. Edge Skew=8[225,233*] N32 B1 G1 A4(3.5) L[2,2] score=30223 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:20   439s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:20   439s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:20   439s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Macro model: Skew=8[226,234]ps N2 inTran=0/0ps.
[02/23 11:42:20   439s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:20   439s] SubTree No: 19
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
[02/23 11:42:20   439s] Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
[02/23 11:42:20   439s] Output_Net: (U7_banc_rc_gclk_14017)   
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:20   439s] CTS move inst U7_banc_RC_CG_HIER_INST25/g13 21um (120330 256810) => (122223 237291).
[02/23 11:42:20   439s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Total 3 topdown clustering. 
[02/23 11:42:20   439s] Skew=16[233,249*] N32 B1 G1 A5(5.0) L[2,2] score=31909 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:20   439s] Trig. Edge Skew=16[233,249*] N32 B1 G1 A5(5.0) L[2,2] score=31909 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:20   439s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:20   439s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:20   439s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Macro model: Skew=16[233,249]ps N2 inTran=0/0ps.
[02/23 11:42:20   439s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:20   439s] SubTree No: 20
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
[02/23 11:42:20   439s] Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
[02/23 11:42:20   439s] Output_Net: (U7_banc_rc_gclk_14014)   
[02/23 11:42:20   439s] 
[02/23 11:42:20   439s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:20   439s] CTS move inst U7_banc_RC_CG_HIER_INST24/g13 25um (97020 222650) => (122229 222661).
[02/23 11:42:20   439s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1659.2M)
[02/23 11:42:20   439s] 
[02/23 11:42:21   440s] Total 3 topdown clustering. 
[02/23 11:42:21   440s] Skew=10[222,231*] N32 B1 G1 A5(5.0) L[2,2] score=30043 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:21   440s] Trig. Edge Skew=10[222,231*] N32 B1 G1 A5(5.0) L[2,2] score=30043 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:21   440s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:21   440s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:21   440s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Macro model: Skew=10[224,234]ps N2 inTran=0/0ps.
[02/23 11:42:21   440s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:21   440s] SubTree No: 21
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
[02/23 11:42:21   440s] Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
[02/23 11:42:21   440s] Output_Net: (U7_banc_rc_gclk_14011)   
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:21   440s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Total 3 topdown clustering. 
[02/23 11:42:21   440s] Skew=14[226,240*] N32 B1 G1 A5(5.0) L[2,2] score=30959 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:21   440s] Trig. Edge Skew=14[226,240*] N32 B1 G1 A5(5.0) L[2,2] score=30959 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:21   440s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:21   440s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:21   440s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Macro model: Skew=13[224,238]ps N2 inTran=0/0ps.
[02/23 11:42:21   440s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:21   440s] SubTree No: 22
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
[02/23 11:42:21   440s] Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
[02/23 11:42:21   440s] Output_Net: (U7_banc_rc_gclk_14008)   
[02/23 11:42:21   440s] 
[02/23 11:42:21   440s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:21   440s] CTS move inst U7_banc_RC_CG_HIER_INST22/g13 1um (120330 237290) => (121592 237297).
[02/23 11:42:21   440s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1659.2M)
[02/23 11:42:21   440s] 
[02/23 11:42:22   441s] Total 3 topdown clustering. 
[02/23 11:42:22   441s] Skew=17[232,249*] N32 B1 G1 A5(5.0) L[2,2] score=31901 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:22   441s] Trig. Edge Skew=17[232,249*] N32 B1 G1 A5(5.0) L[2,2] score=31901 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:22   441s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:22   441s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:22   441s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Macro model: Skew=17[231,248]ps N2 inTran=0/0ps.
[02/23 11:42:22   441s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:22   441s] SubTree No: 23
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
[02/23 11:42:22   441s] Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
[02/23 11:42:22   441s] Output_Net: (U7_banc_rc_gclk_14005)   
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:22   441s] CTS move inst U7_banc_RC_CG_HIER_INST21/g13 23um (119700 251930) => (128523 237306).
[02/23 11:42:22   441s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Total 3 topdown clustering. 
[02/23 11:42:22   441s] Skew=27[244,272*] N32 B1 G1 A5(5.0) L[2,2] score=34327 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:22   441s] Trig. Edge Skew=27[244,272*] N32 B1 G1 A5(5.0) L[2,2] score=34327 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.6, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:22   441s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:22   441s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:22   441s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Macro model: Skew=27[243,270]ps N2 inTran=0/0ps.
[02/23 11:42:22   441s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:22   441s] SubTree No: 24
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
[02/23 11:42:22   441s] Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
[02/23 11:42:22   441s] Output_Net: (U7_banc_rc_gclk_14002)   
[02/23 11:42:22   441s] 
[02/23 11:42:22   441s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:22   441s] CTS move inst U7_banc_RC_CG_HIER_INST20/g13 18um (112770 237290) => (131042 237292).
[02/23 11:42:22   441s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1659.2M)
[02/23 11:42:22   441s] 
[02/23 11:42:23   442s] Total 3 topdown clustering. 
[02/23 11:42:23   442s] Skew=22[240,261*] N32 B1 G1 A5(5.0) L[2,2] score=33229 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:23   442s] Trig. Edge Skew=22[240,261*] N32 B1 G1 A5(5.0) L[2,2] score=33229 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:23   442s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:23   442s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:23   442s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Macro model: Skew=22[238,260]ps N2 inTran=0/0ps.
[02/23 11:42:23   442s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:23   442s] SubTree No: 25
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
[02/23 11:42:23   442s] Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
[02/23 11:42:23   442s] Output_Net: (U7_banc_rc_gclk_13999)   
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:23   442s] CTS move inst U7_banc_RC_CG_HIER_INST19/g13 6um (103950 232410) => (110883 232412).
[02/23 11:42:23   442s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Total 3 topdown clustering. 
[02/23 11:42:23   442s] Skew=9[226,235*] N32 B1 G1 A4(3.5) L[2,2] score=30407 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:23   442s] Trig. Edge Skew=9[226,235*] N32 B1 G1 A4(3.5) L[2,2] score=30407 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:23   442s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:23   442s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:23   442s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Macro model: Skew=9[226,235]ps N2 inTran=0/0ps.
[02/23 11:42:23   442s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:23   442s] SubTree No: 26
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
[02/23 11:42:23   442s] Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
[02/23 11:42:23   442s] Output_Net: (U7_banc_rc_gclk_13996)   
[02/23 11:42:23   442s] 
[02/23 11:42:23   442s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:23   442s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1659.2M)
[02/23 11:42:23   442s] 
[02/23 11:42:24   443s] Total 3 topdown clustering. 
[02/23 11:42:24   443s] Skew=14[240,254*] N32 B1 G1 A5(5.0) L[2,2] score=32329 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:24   443s] Trig. Edge Skew=14[240,254*] N32 B1 G1 A5(5.0) L[2,2] score=32329 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:24   443s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:24   443s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:24   443s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Macro model: Skew=14[239,252]ps N2 inTran=0/0ps.
[02/23 11:42:24   443s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:24   443s] SubTree No: 27
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
[02/23 11:42:24   443s] Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
[02/23 11:42:24   443s] Output_Net: (U7_banc_rc_gclk_13993)   
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:24   443s] CTS move inst U7_banc_RC_CG_HIER_INST17/g13 15um (117180 247050) => (122858 237300).
[02/23 11:42:24   443s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Total 3 topdown clustering. 
[02/23 11:42:24   443s] Skew=20[234,255*] N32 B1 G1 A5(5.0) L[2,2] score=32523 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:24   443s] Trig. Edge Skew=20[234,255*] N32 B1 G1 A5(5.0) L[2,2] score=32523 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:24   443s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:24   443s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:24   443s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Macro model: Skew=19[234,253]ps N2 inTran=0/0ps.
[02/23 11:42:24   443s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:24   443s] SubTree No: 28
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
[02/23 11:42:24   443s] Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
[02/23 11:42:24   443s] Output_Net: (U7_banc_rc_gclk_13990)   
[02/23 11:42:24   443s] 
[02/23 11:42:24   443s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:24   443s] CTS move inst U7_banc_RC_CG_HIER_INST16/g13 14um (120960 242170) => (130416 237292).
[02/23 11:42:24   443s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1659.2M)
[02/23 11:42:24   443s] 
[02/23 11:42:25   444s] Total 3 topdown clustering. 
[02/23 11:42:25   444s] Skew=20[229,249*] N32 B1 G1 A5(5.0) L[2,2] score=31939 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:25   444s] Trig. Edge Skew=20[229,249*] N32 B1 G1 A5(5.0) L[2,2] score=31939 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:25   444s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:25   444s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:25   444s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Macro model: Skew=20[228,249]ps N2 inTran=0/0ps.
[02/23 11:42:25   444s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:25   444s] SubTree No: 29
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
[02/23 11:42:25   444s] Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
[02/23 11:42:25   444s] Output_Net: (U7_banc_rc_gclk_13987)   
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:25   444s] CTS move inst U7_banc_RC_CG_HIER_INST15/g13 8um (110250 237290) => (114034 232418).
[02/23 11:42:25   444s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Total 3 topdown clustering. 
[02/23 11:42:25   444s] Skew=16[231,247*] N32 B1 G1 A5(5.0) L[2,2] score=31709 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:25   444s] Trig. Edge Skew=16[231,247*] N32 B1 G1 A5(5.0) L[2,2] score=31709 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:25   444s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:25   444s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:25   444s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Macro model: Skew=16[232,247]ps N2 inTran=0/0ps.
[02/23 11:42:25   444s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:25   444s] SubTree No: 30
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
[02/23 11:42:25   444s] Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
[02/23 11:42:25   444s] Output_Net: (U7_banc_rc_gclk_13984)   
[02/23 11:42:25   444s] 
[02/23 11:42:25   444s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:25   444s] CTS move inst U7_banc_RC_CG_HIER_INST14/g13 7um (117810 237290) => (120331 242177).
[02/23 11:42:25   444s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1659.2M)
[02/23 11:42:25   444s] 
[02/23 11:42:26   445s] Total 3 topdown clustering. 
[02/23 11:42:26   445s] Skew=17[236,252*] N32 B1 G1 A5(5.0) L[2,2] score=32249 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:26   445s] Trig. Edge Skew=17[236,252*] N32 B1 G1 A5(5.0) L[2,2] score=32249 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:26   445s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:26   445s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:26   445s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Macro model: Skew=17[235,252]ps N2 inTran=0/0ps.
[02/23 11:42:26   445s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:26   445s] SubTree No: 31
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
[02/23 11:42:26   445s] Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
[02/23 11:42:26   445s] Output_Net: (U7_banc_rc_gclk_13981)   
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:26   445s] CTS move inst U7_banc_RC_CG_HIER_INST13/g13 1um (123480 232410) => (122233 232422).
[02/23 11:42:26   445s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Total 3 topdown clustering. 
[02/23 11:42:26   445s] Skew=12[224,236*] N32 B1 G1 A5(5.0) L[2,2] score=30535 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:26   445s] Trig. Edge Skew=12[224,236*] N32 B1 G1 A5(5.0) L[2,2] score=30535 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:26   445s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:26   445s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:26   445s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Macro model: Skew=12[227,239]ps N2 inTran=0/0ps.
[02/23 11:42:26   445s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:26   445s] SubTree No: 32
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
[02/23 11:42:26   445s] Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
[02/23 11:42:26   445s] Output_Net: (U7_banc_rc_gclk_13978)   
[02/23 11:42:26   445s] 
[02/23 11:42:26   445s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:26   445s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1659.2M)
[02/23 11:42:26   445s] 
[02/23 11:42:27   446s] Total 3 topdown clustering. 
[02/23 11:42:27   446s] Skew=6[218,225*] N32 B1 G1 A5(5.0) L[2,2] score=29348 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:27   446s] Trig. Edge Skew=6[218,225*] N32 B1 G1 A5(5.0) L[2,2] score=29348 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:27   446s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:27   446s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:27   446s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Macro model: Skew=7[218,225]ps N2 inTran=0/0ps.
[02/23 11:42:27   446s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:27   446s] SubTree No: 33
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
[02/23 11:42:27   446s] Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
[02/23 11:42:27   446s] Output_Net: (U7_banc_rc_gclk_13975)   
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:27   446s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Total 3 topdown clustering. 
[02/23 11:42:27   446s] Skew=8[220,228*] N32 B1 G1 A5(5.0) L[2,2] score=29735 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:27   446s] Trig. Edge Skew=8[220,228*] N32 B1 G1 A5(5.0) L[2,2] score=29735 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:27   446s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:27   446s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:27   446s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Macro model: Skew=8[219,226]ps N2 inTran=0/0ps.
[02/23 11:42:27   446s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:27   446s] SubTree No: 34
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
[02/23 11:42:27   446s] Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
[02/23 11:42:27   446s] Output_Net: (U7_banc_rc_gclk_13972)   
[02/23 11:42:27   446s] 
[02/23 11:42:27   446s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:27   446s] CTS move inst U7_banc_RC_CG_HIER_INST10/g13 23um (86310 217770) => (109622 217770).
[02/23 11:42:27   446s] **** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1659.2M)
[02/23 11:42:27   446s] 
[02/23 11:42:28   447s] Total 3 topdown clustering. 
[02/23 11:42:28   447s] Skew=8[216,225*] N32 B1 G1 A5(5.0) L[2,2] score=29356 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:28   447s] Trig. Edge Skew=8[216,225*] N32 B1 G1 A5(5.0) L[2,2] score=29356 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] **** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:28   447s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:28   447s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:28   447s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] Macro model: Skew=9[216,226]ps N2 inTran=0/0ps.
[02/23 11:42:28   447s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:28   447s] SubTree No: 35
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
[02/23 11:42:28   447s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
[02/23 11:42:28   447s] Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
[02/23 11:42:28   447s] 
[02/23 11:42:28   447s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:28   447s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1659.2M)
[02/23 11:42:28   447s] 
[02/23 11:42:28   448s] Total 3 topdown clustering. 
[02/23 11:42:28   448s] Skew=14[209,223*] N32 B1 G1 A4(3.5) L[2,2] score=29270 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:28   448s] Trig. Edge Skew=14[209,223*] N32 B1 G1 A4(3.5) L[2,2] score=29270 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:00.7, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:28   448s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:28   448s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:28   448s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] Macro model: Skew=13[209,222]ps N2 inTran=0/0ps.
[02/23 11:42:28   448s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:28   448s] SubTree No: 36
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
[02/23 11:42:28   448s] Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
[02/23 11:42:28   448s] Output_Net: (U4_ex_U1_alu_rc_gclk)   
[02/23 11:42:28   448s] 
[02/23 11:42:28   448s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:28   448s] **** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1659.2M)
[02/23 11:42:28   448s] 
[02/23 11:42:29   448s] Total 3 topdown clustering. 
[02/23 11:42:29   448s] Skew=11[212,223*] N32 B1 G1 A4(3.5) L[2,2] score=29219 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:29   448s] Trig. Edge Skew=11[212,223*] N32 B1 G1 A4(3.5) L[2,2] score=29219 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] **** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:29   448s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:29   448s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:29   448s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] Macro model: Skew=8[215,223]ps N2 inTran=0/0ps.
[02/23 11:42:29   448s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:29   448s] SubTree No: 37
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
[02/23 11:42:29   448s] Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
[02/23 11:42:29   448s] Output_Net: (U9_bus_ctrl_rc_gclk)   
[02/23 11:42:29   448s] 
[02/23 11:42:29   448s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:29   448s] **** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1659.2M)
[02/23 11:42:29   448s] 
[02/23 11:42:29   449s] Total 3 topdown clustering. 
[02/23 11:42:29   449s] Skew=4[208,212*] N32 B1 G1 A4(3.5) L[2,2] score=27979 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:29   449s] Trig. Edge Skew=4[208,212*] N32 B1 G1 A4(3.5) L[2,2] score=27979 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] **** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:29   449s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:29   449s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:29   449s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] Macro model: Skew=4[208,212]ps N2 inTran=0/0ps.
[02/23 11:42:29   449s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:29   449s] SubTree No: 38
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
[02/23 11:42:29   449s] Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
[02/23 11:42:29   449s] Output_Net: (U2_ei_rc_gclk_1264)   
[02/23 11:42:29   449s] 
[02/23 11:42:29   449s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:29   449s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1659.2M)
[02/23 11:42:29   449s] 
[02/23 11:42:30   449s] Total 3 topdown clustering. 
[02/23 11:42:30   449s] Skew=6[223,229*] N32 B1 G1 A5(5.0) L[2,2] score=29713 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:30   449s] Trig. Edge Skew=6[223,229*] N32 B1 G1 A5(5.0) L[2,2] score=29713 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.6, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:30   449s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:30   449s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:30   449s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] Macro model: Skew=6[223,228]ps N2 inTran=0/0ps.
[02/23 11:42:30   449s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:30   449s] SubTree No: 39
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
[02/23 11:42:30   449s] Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
[02/23 11:42:30   449s] Output_Net: (U2_ei_rc_gclk)   
[02/23 11:42:30   449s] 
[02/23 11:42:30   449s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:30   449s] CTS move inst U2_ei_RC_CG_HIER_INST2/g12 5um (385560 125050) => (384944 129942).
[02/23 11:42:30   449s] **** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1659.2M)
[02/23 11:42:30   449s] 
[02/23 11:42:30   450s] Total 3 topdown clustering. 
[02/23 11:42:30   450s] Skew=3[214,217*] N33 B1 G1 A4(3.5) L[2,2] score=28507 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:30   450s] Trig. Edge Skew=3[214,217*] N33 B1 G1 A4(3.5) L[2,2] score=28507 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] **** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.5, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:30   450s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:30   450s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:30   450s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] Macro model: Skew=6[214,220]ps N2 inTran=0/0ps.
[02/23 11:42:30   450s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:30   450s] SubTree No: 40
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
[02/23 11:42:30   450s] Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
[02/23 11:42:30   450s] Output_Net: (U1_pf_rc_gclk)   
[02/23 11:42:30   450s] 
[02/23 11:42:30   450s] Change Cell in Driver Gate from AND2X1 to AND2X2.
[02/23 11:42:30   450s] **** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1659.2M)
[02/23 11:42:30   450s] 
[02/23 11:42:31   450s] Total 3 topdown clustering. 
[02/23 11:42:31   450s] Skew=6[225,231*] N32 B1 G1 A5(5.0) L[2,2] score=29956 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:31   450s] Trig. Edge Skew=6[225,231*] N32 B1 G1 A5(5.0) L[2,2] score=29956 cpu=0:00:00.0 mem=1659M 
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] **** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.5, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:31   450s] 1 Clock Buffers/Inverters inserted.
[02/23 11:42:31   450s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:31   450s] **** CK_START: Macro Models Generation (mem=1659.2M)
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] Macro model: Skew=6[226,232]ps N2 inTran=0/0ps.
[02/23 11:42:31   450s] **** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1659.2M)
[02/23 11:42:31   450s] SubTree No: 41
[02/23 11:42:31   450s] 
[02/23 11:42:31   450s] Input_Pin:  (NULL)
[02/23 11:42:31   450s] Output_Pin: (clock)
[02/23 11:42:31   450s] Output_Net: (clock)   
[02/23 11:42:31   450s] **** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1659.2M)
[02/23 11:42:31   450s] 
[02/23 11:42:36   456s] 0: ckNode L0_0_INX8: loc not Legalized (386525 137271)=>(386190 134810) 2um
[02/23 11:42:43   463s] Total 5 topdown clustering. 
[02/23 11:42:43   463s] Trig. Edge Skew=69[575,644*] N151 B20 G42 A100(100.0) L[3,5] C1/2 score=77054 cpu=0:00:12.0 mem=1659M 
[02/23 11:42:43   463s] 
[02/23 11:42:43   463s] **** CK_END: TopDown Tree Construction for clock (cpu=0:00:12.4, real=0:00:12.0, mem=1659.2M)
[02/23 11:42:43   463s] 
[02/23 11:42:43   463s] 
[02/23 11:42:43   463s] 
[02/23 11:42:43   463s] **** CK_START: Update Database (mem=1659.2M)
[02/23 11:42:44   463s] 20 Clock Buffers/Inverters inserted.
[02/23 11:42:44   463s] **** CK_END: Update Database (cpu=0:00:00.1, real=0:00:01.0, mem=1659.2M)
[02/23 11:42:44   463s] 
[02/23 11:42:44   463s] Refine place movement check
[02/23 11:42:44   463s] ============================================================
[02/23 11:42:44   463s] 
[02/23 11:42:44   463s] 
[02/23 11:42:44   463s] **INFO: The distance threshold for maximum refine placement move is 19.672501 microns (5% of max driving distance).
[02/23 11:42:44   463s] 
[02/23 11:42:44   463s] ***** Start Refine Placement.....
[02/23 11:42:44   463s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:44   463s] *** Starting refinePlace (0:07:43 mem=1659.2M) ***
[02/23 11:42:44   463s] Total net length = 9.459e+05 (4.568e+05 4.891e+05) (ext = 4.042e+04)
[02/23 11:42:44   463s] Starting refinePlace ...
[02/23 11:42:44   463s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:44   463s] default core: bins with density >  0.75 = 76.1 % ( 207 / 272 )
[02/23 11:42:44   463s] Density distribution unevenness ratio = 4.912%
[02/23 11:42:44   464s]   Spread Effort: high, pre-route mode, useDDP on.
[02/23 11:42:44   464s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=1661.3MB) @(0:07:43 - 0:07:43).
[02/23 11:42:44   464s] Move report: preRPlace moves 1443 insts, mean move: 12.29 um, max move: 55.28 um
[02/23 11:42:44   464s] 	Max move on inst (U7_banc_registres_reg[1][28]): (175.77, 242.17) --> (226.17, 237.29)
[02/23 11:42:44   464s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[02/23 11:42:44   464s] wireLenOptFixPriorityInst 1834 inst fixed
[02/23 11:42:44   464s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/23 11:42:44   464s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:44   464s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/23 11:42:44   464s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:44   464s] Move report: legalization moves 808 insts, mean move: 10.20 um, max move: 53.85 um
[02/23 11:42:44   464s] 	Max move on inst (U7_banc_RC_CG_HIER_INST9/g7): (139.86, 193.37) --> (164.43, 164.09)
[02/23 11:42:44   464s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1661.3MB) @(0:07:43 - 0:07:44).
[02/23 11:42:44   464s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/23 11:42:44   464s] Type 'man IMPSP-2021' for more detail.
[02/23 11:42:44   464s] Move report: Detail placement moves 1707 insts, mean move: 14.27 um, max move: 68.19 um
[02/23 11:42:44   464s] 	Max move on inst (U7_banc_RC_CG_HIER_INST23/g7): (136.71, 208.01) --> (190.26, 222.65)
[02/23 11:42:44   464s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1661.4MB
[02/23 11:42:44   464s] Statistics of distance of Instance movement in refine placement:
[02/23 11:42:44   464s]   maximum (X+Y) =        68.19 um
[02/23 11:42:44   464s]   inst (U7_banc_RC_CG_HIER_INST23/g7) with max move: (136.71, 208.01) -> (190.26, 222.65)
[02/23 11:42:44   464s]   mean    (X+Y) =        14.27 um
[02/23 11:42:44   464s] Total instances flipped for legalization: 10
[02/23 11:42:44   464s] Total instances moved : 1707
[02/23 11:42:44   464s] Summary Report:
[02/23 11:42:44   464s] Instances move: 1707 (out of 21835 movable)
[02/23 11:42:44   464s] Mean displacement: 14.27 um
[02/23 11:42:44   464s] Max displacement: 68.19 um (Instance: U7_banc_RC_CG_HIER_INST23/g7) (136.71, 208.01) -> (190.26, 222.65)
[02/23 11:42:44   464s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OR2X1
[02/23 11:42:44   464s] Total net length = 9.459e+05 (4.568e+05 4.891e+05) (ext = 4.042e+04)
[02/23 11:42:44   464s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1661.3MB
[02/23 11:42:44   464s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=1661.3MB) @(0:07:43 - 0:07:44).
[02/23 11:42:44   464s] *** Finished refinePlace (0:07:44 mem=1661.3M) ***
[02/23 11:42:44   464s] ***** Refine Placement Finished (CPU Time: 0:00:01.1  MEM: 1661.352M)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST23/g7 was moved by 68.19 microns during refinePlace. Original location : (136.71, 208.01), Refined location : (190.26, 222.65)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST16/g7 was moved by 64.25 microns during refinePlace. Original location : (142.38, 222.65), Refined location : (187.11, 242.17)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST20/g7 was moved by 59.06 microns during refinePlace. Original location : (124.74, 227.53), Refined location : (178.92, 232.41)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST9/g7 was moved by 58.73 microns during refinePlace. Original location : (139.86, 198.25), Refined location : (164.43, 164.09)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_g6132 was moved by 57.95 microns during refinePlace. Original location : (144.9, 193.37), Refined location : (183.33, 173.85)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_g5991 was moved by 56.22 microns during refinePlace. Original location : (119.07, 217.77), Refined location : (160.65, 203.13)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_registres_reg[1][28] was moved by 55.28 microns during refinePlace. Original location : (175.77, 242.17), Refined location : (226.17, 237.29)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_g5999 was moved by 53.7 microns during refinePlace. Original location : (144.27, 261.69), Refined location : (183.33, 276.33)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_g6138 was moved by 52.44 microns during refinePlace. Original location : (134.82, 222.65), Refined location : (172.62, 208.01)
[02/23 11:42:44   464s] **WARN: (IMPCK-6323):	The placement of U7_banc_g29856 was moved by 52.44 microns during refinePlace. Original location : (143.64, 217.77), Refined location : (181.44, 203.13)
[02/23 11:42:44   464s] **WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 19.6725 microns.
[02/23 11:42:44   464s] Refer to file "CTS_RP_MOVE.txt" for complete detail.
[02/23 11:42:44   464s] 
[02/23 11:42:44   464s] 
[02/23 11:42:44   464s] **INFO: Total instances moved beyond threshold limit during refinePlace are 332...
[02/23 11:42:44   464s] 
[02/23 11:42:44   464s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:44   464s] 
[02/23 11:42:44   464s] Refine place movement check finished, CPU=0:00:01.4 
[02/23 11:42:44   464s] ============================================================
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] # Analysis View: default_emulate_view
[02/23 11:42:45   464s] ********** Clock clock Pre-Route Timing Analysis **********
[02/23 11:42:45   464s] Nr. of Subtrees                : 42
[02/23 11:42:45   464s] Nr. of Sinks                   : 1723
[02/23 11:42:45   464s] Nr. of Buffer                  : 70
[02/23 11:42:45   464s] Nr. of Level (including gates) : 5
[02/23 11:42:45   464s] Root Rise Input Tran           : 3(ps)
[02/23 11:42:45   464s] Root Fall Input Tran           : 3(ps)
[02/23 11:42:45   464s] No Driving Cell Specified!
[02/23 11:42:45   464s] Max trig. edge delay at sink(R): U1_pf_pc_interne_reg[25]/C 657.7(ps)
[02/23 11:42:45   464s] Min trig. edge delay at sink(R): U3_di_DI_op1_reg[19]/C 574.1(ps)
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s]                                  (Actual)               (Required)          
[02/23 11:42:45   464s] Rise Phase Delay               : 574.1~657.7(ps)        0~10(ps)            
[02/23 11:42:45   464s] Fall Phase Delay               : 585.6~661.8(ps)        0~10(ps)            
[02/23 11:42:45   464s] Trig. Edge Skew                : 83.6(ps)               160(ps)             
[02/23 11:42:45   464s] Rise Skew                      : 83.6(ps)               
[02/23 11:42:45   464s] Fall Skew                      : 76.2(ps)               
[02/23 11:42:45   464s] Max. Rise Buffer Tran.         : 165.2(ps)              200(ps)             
[02/23 11:42:45   464s] Max. Fall Buffer Tran.         : 160.8(ps)              200(ps)             
[02/23 11:42:45   464s] Max. Rise Sink Tran.           : 154.7(ps)              200(ps)             
[02/23 11:42:45   464s] Max. Fall Sink Tran.           : 139.2(ps)              200(ps)             
[02/23 11:42:45   464s] Min. Rise Buffer Tran.         : 39.4(ps)               0(ps)               
[02/23 11:42:45   464s] Min. Fall Buffer Tran.         : 35.6(ps)               0(ps)               
[02/23 11:42:45   464s] Min. Rise Sink Tran.           : 77.9(ps)               0(ps)               
[02/23 11:42:45   464s] Min. Fall Sink Tran.           : 71.3(ps)               0(ps)               
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] view default_emulate_view : skew = 83.6ps (required = 160ps)
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] Enabling 8 Threads ...
[02/23 11:42:45   464s] Multi-CPU acceleration using 8 CPU(s).
[02/23 11:42:45   464s] Switching to the default view 'default_emulate_view'...
[02/23 11:42:45   464s] *** Look For Reconvergent Clock Component ***
[02/23 11:42:45   464s] The clock tree clock has no reconvergent cell.
[02/23 11:42:45   464s] Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...
[02/23 11:42:45   464s] 
[02/23 11:42:45   464s] Calculating pre-route downstream delay for clock tree 'clock'...
[02/23 11:42:45   464s] *** Look For PreservePin And Optimized CrossOver Root Pin ***
[02/23 11:42:45   464s] moving 'clock__L2_I4' from (304290 300730) to (265230 393450)
[02/23 11:42:45   465s] moving 'clock__L1_I0' from (265230 778970) to (265230 588650)
[02/23 11:42:45   465s] inserting cloning U7_banc_rc_gclk_14011__I0(BUX12) loc=(148050 203130) of the inst U7_banc_rc_gclk_14011__L1_I0
[02/23 11:42:45   465s] moving 'U7_banc_RC_CG_HIER_INST36/g13' from (100170 198250) to (118440 208010)
[02/23 11:42:45   465s] MaxTriggerDelay: 629.6 (ps)
[02/23 11:42:45   465s] MinTriggerDelay: 556.5 (ps)
[02/23 11:42:45   465s] Skew: 73.1 (ps)
[02/23 11:42:45   465s] *** Finished Latency Reduction ((cpu=0:00:00.8 real=0:00:00.0 mem=1661.3M) ***
[02/23 11:42:45   465s] Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...
[02/23 11:42:45   465s] 
[02/23 11:42:46   465s] moving 'clock__L2_I0' from (395010 188490) to (414540 208010)
[02/23 11:42:46   465s] moving 'RC_CG_DECLONE_HIER_INST/g12' from (395640 159210) to (375480 178730)
[02/23 11:42:46   465s] MaxTriggerDelay: 628.4 (ps)
[02/23 11:42:46   465s] MinTriggerDelay: 584.8 (ps)
[02/23 11:42:46   465s] Skew: 43.6 (ps)
[02/23 11:42:46   465s] *** Finished Skew Reduction ((cpu=0:00:00.2 real=0:00:01.0 mem=1661.3M) ***
[02/23 11:42:46   465s] Resized (AND2X4->AND2X2): U3_di_RC_CG_HIER_INST4/g12
[02/23 11:42:46   465s] Resized (BUX12->BUX16): U7_banc_rc_gclk_14050__L1_I0
[02/23 11:42:46   465s] Resized (BUX12->BUX8): U1_pf_rc_gclk__L1_I0
[02/23 11:42:46   465s] Resized (INX8->INX6): rc_gclk__L2_I5
[02/23 11:42:46   465s] Resized (INX8->INX6): rc_gclk__L2_I4
[02/23 11:42:46   465s] Resized (INX16->INX12): clock__L2_I5
[02/23 11:42:46   465s] Resized (BUX12->BUX8): U7_banc_rc_gclk_14047__L1_I0
[02/23 11:42:46   465s] Inserted cell (BUX12): U7_banc_rc_gclk_14011__I0
[02/23 11:42:46   465s] resized 7 standard cell(s).
[02/23 11:42:46   465s] inserted 1 standard cell(s).
[02/23 11:42:46   465s] deleted 0 standard cell(s).
[02/23 11:42:46   465s] moved 5 standard cell(s).
[02/23 11:42:46   465s] *** Optimized Clock Tree Latency (cpu=0:00:01.0 real=0:00:01.0 mem=1661.3M) ***
[02/23 11:42:46   465s] Doing the final refine placement ...
[02/23 11:42:46   465s] ***** Start Refine Placement.....
[02/23 11:42:46   465s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:46   465s] *** Starting refinePlace (0:07:45 mem=1661.3M) ***
[02/23 11:42:46   465s] Total net length = 9.666e+05 (4.729e+05 4.937e+05) (ext = 4.067e+04)
[02/23 11:42:46   465s] Starting refinePlace ...
[02/23 11:42:46   465s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:46   466s] default core: bins with density >  0.75 = 76.8 % ( 209 / 272 )
[02/23 11:42:46   466s] Density distribution unevenness ratio = 4.790%
[02/23 11:42:46   466s]   Spread Effort: high, pre-route mode, useDDP on.
[02/23 11:42:46   466s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1661.3MB) @(0:07:45 - 0:07:45).
[02/23 11:42:46   466s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:46   466s] wireLenOptFixPriorityInst 1835 inst fixed
[02/23 11:42:46   466s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/23 11:42:46   466s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:46   466s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/23 11:42:46   466s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:46   466s] Move report: legalization moves 89 insts, mean move: 10.97 um, max move: 37.95 um
[02/23 11:42:46   466s] 	Max move on inst (U7_banc_RC_CG_HIER_INST31/g7): (183.33, 242.17) --> (206.64, 227.53)
[02/23 11:42:46   466s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1661.3MB) @(0:07:45 - 0:07:46).
[02/23 11:42:46   466s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/23 11:42:46   466s] Type 'man IMPSP-2021' for more detail.
[02/23 11:42:46   466s] Move report: Detail placement moves 89 insts, mean move: 10.97 um, max move: 37.95 um
[02/23 11:42:46   466s] 	Max move on inst (U7_banc_RC_CG_HIER_INST31/g7): (183.33, 242.17) --> (206.64, 227.53)
[02/23 11:42:46   466s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1661.4MB
[02/23 11:42:46   466s] Statistics of distance of Instance movement in refine placement:
[02/23 11:42:46   466s]   maximum (X+Y) =        37.95 um
[02/23 11:42:46   466s]   inst (U7_banc_RC_CG_HIER_INST31/g7) with max move: (183.33, 242.17) -> (206.64, 227.53)
[02/23 11:42:46   466s]   mean    (X+Y) =        10.97 um
[02/23 11:42:46   466s] Summary Report:
[02/23 11:42:46   466s] Instances move: 89 (out of 21836 movable)
[02/23 11:42:46   466s] Mean displacement: 10.97 um
[02/23 11:42:46   466s] Max displacement: [02/23 11:42:46   466s] Total instances moved : 89
37.95 um (Instance: U7_banc_RC_CG_HIER_INST31/g7) (183.33, 242.17) -> (206.64, 227.53)
[02/23 11:42:46   466s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: OR2X1
[02/23 11:42:46   466s] Total net length = 9.666e+05 (4.729e+05 4.937e+05) (ext = 4.067e+04)
[02/23 11:42:46   466s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1661.4MB
[02/23 11:42:46   466s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1661.4MB) @(0:07:45 - 0:07:46).
[02/23 11:42:46   466s] *** Finished refinePlace (0:07:46 mem=1661.3M) ***
[02/23 11:42:46   466s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:46   466s] ***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 1661.348M)
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] # Analysis View: default_emulate_view
[02/23 11:42:46   466s] ********** Clock clock Pre-Route Timing Analysis **********
[02/23 11:42:46   466s] Nr. of Subtrees                : 42
[02/23 11:42:46   466s] Nr. of Sinks                   : 1723
[02/23 11:42:46   466s] Nr. of Buffer                  : 71
[02/23 11:42:46   466s] Nr. of Level (including gates) : 5
[02/23 11:42:46   466s] Root Rise Input Tran           : 3(ps)
[02/23 11:42:46   466s] Root Fall Input Tran           : 3(ps)
[02/23 11:42:46   466s] No Driving Cell Specified!
[02/23 11:42:46   466s] Max trig. edge delay at sink(R): U7_banc_registres_reg[1][7]/C 629.5(ps)
[02/23 11:42:46   466s] Min trig. edge delay at sink(R): U3_di_RC_CG_HIER_INST4/enl_reg/GN 584.8(ps)
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s]                                  (Actual)               (Required)          
[02/23 11:42:46   466s] Rise Phase Delay               : 584.8~629.5(ps)        0~10(ps)            
[02/23 11:42:46   466s] Fall Phase Delay               : 566.4~661.1(ps)        0~10(ps)            
[02/23 11:42:46   466s] Trig. Edge Skew                : 44.7(ps)               160(ps)             
[02/23 11:42:46   466s] Rise Skew                      : 44.7(ps)               
[02/23 11:42:46   466s] Fall Skew                      : 94.7(ps)               
[02/23 11:42:46   466s] Max. Rise Buffer Tran.         : 165.2(ps)              200(ps)             
[02/23 11:42:46   466s] Max. Fall Buffer Tran.         : 160.8(ps)              200(ps)             
[02/23 11:42:46   466s] Max. Rise Sink Tran.           : 181.5(ps)              200(ps)             
[02/23 11:42:46   466s] Max. Fall Sink Tran.           : 162.6(ps)              200(ps)             
[02/23 11:42:46   466s] Min. Rise Buffer Tran.         : 38(ps)                 0(ps)               
[02/23 11:42:46   466s] Min. Fall Buffer Tran.         : 35.2(ps)               0(ps)               
[02/23 11:42:46   466s] Min. Rise Sink Tran.           : 75.2(ps)               0(ps)               
[02/23 11:42:46   466s] Min. Fall Sink Tran.           : 71.3(ps)               0(ps)               
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] view default_emulate_view : skew = 44.7ps (required = 160ps)
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] Generating Clock Analysis Report clk_report/clock.report ....
[02/23 11:42:46   466s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] 
[02/23 11:42:46   466s] *** ckSynthesis Opt Latency (cpu=0:00:02.1 real=0:00:02.0 mem=1661.3M) ***
[02/23 11:42:47   466s] ***** Start Refine Placement.....
[02/23 11:42:47   466s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:47   466s] *** Starting refinePlace (0:07:46 mem=1661.3M) ***
[02/23 11:42:47   466s] Total net length = 9.675e+05 (4.735e+05 4.940e+05) (ext = 4.067e+04)
[02/23 11:42:47   466s] Starting refinePlace ...
[02/23 11:42:47   466s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:47   466s] default core: bins with density >  0.75 = 76.8 % ( 209 / 272 )
[02/23 11:42:47   466s] Density distribution unevenness ratio = 4.776%
[02/23 11:42:47   467s]   Spread Effort: high, pre-route mode, useDDP on.
[02/23 11:42:47   467s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1661.3MB) @(0:07:46 - 0:07:46).
[02/23 11:42:47   467s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:47   467s] wireLenOptFixPriorityInst 1835 inst fixed
[02/23 11:42:47   467s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g89940' (Cell INX20).
[02/23 11:42:47   467s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:47   467s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'U4_ex_U1_alu_mul_138_45_g79557' (Cell INX20).
[02/23 11:42:47   467s] Type 'man IMPSP-2020' for more detail.
[02/23 11:42:47   467s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:47   467s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1661.3MB) @(0:07:46 - 0:07:47).
[02/23 11:42:47   467s] **ERROR: (IMPSP-2021):	Could not legalize <2> instances in the design. Check warning message IMPSP-270, IMPSP-452 or IMPSP-2020 in log file for more details.
[02/23 11:42:47   467s] Type 'man IMPSP-2021' for more detail.
[02/23 11:42:47   467s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/23 11:42:47   467s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1661.3MB
[02/23 11:42:47   467s] Statistics of distance of Instance movement in refine placement:
[02/23 11:42:47   467s]   maximum (X+Y) =         0.00 um
[02/23 11:42:47   467s]   mean    (X+Y) =         0.00 um
[02/23 11:42:47   467s] Total instances moved : 0
[02/23 11:42:47   467s] Summary Report:
[02/23 11:42:47   467s] Instances move: 0 (out of 21836 movable)
[02/23 11:42:47   467s] Mean displacement: 0.00 um
[02/23 11:42:47   467s] Max displacement: 0.00 um 
[02/23 11:42:47   467s] Total net length = 9.675e+05 (4.735e+05 4.940e+05) (ext = 4.067e+04)
[02/23 11:42:47   467s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1661.4MB
[02/23 11:42:47   467s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1661.4MB) @(0:07:46 - 0:07:47).
[02/23 11:42:47   467s] *** Finished refinePlace (0:07:47 mem=1661.3M) ***
[02/23 11:42:47   467s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:42:47   467s] ***** Refine Placement Finished (CPU Time: 0:00:00.7  MEM: 1661.348M)
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] # Analysis View: default_emulate_view
[02/23 11:42:47   467s] ********** Clock clock Pre-Route Timing Analysis **********
[02/23 11:42:47   467s] Nr. of Subtrees                : 42
[02/23 11:42:47   467s] Nr. of Sinks                   : 1723
[02/23 11:42:47   467s] Nr. of Buffer                  : 71
[02/23 11:42:47   467s] Nr. of Level (including gates) : 5
[02/23 11:42:47   467s] Root Rise Input Tran           : 3(ps)
[02/23 11:42:47   467s] Root Fall Input Tran           : 3(ps)
[02/23 11:42:47   467s] No Driving Cell Specified!
[02/23 11:42:47   467s] Max trig. edge delay at sink(R): U7_banc_registres_reg[1][7]/C 629.5(ps)
[02/23 11:42:47   467s] Min trig. edge delay at sink(R): U3_di_RC_CG_HIER_INST4/enl_reg/GN 584.8(ps)
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s]                                  (Actual)               (Required)          
[02/23 11:42:47   467s] Rise Phase Delay               : 584.8~629.5(ps)        0~10(ps)            
[02/23 11:42:47   467s] Fall Phase Delay               : 566.4~661.1(ps)        0~10(ps)            
[02/23 11:42:47   467s] Trig. Edge Skew                : 44.7(ps)               160(ps)             
[02/23 11:42:47   467s] Rise Skew                      : 44.7(ps)               
[02/23 11:42:47   467s] Fall Skew                      : 94.7(ps)               
[02/23 11:42:47   467s] Max. Rise Buffer Tran.         : 165.2(ps)              200(ps)             
[02/23 11:42:47   467s] Max. Fall Buffer Tran.         : 160.8(ps)              200(ps)             
[02/23 11:42:47   467s] Max. Rise Sink Tran.           : 181.5(ps)              200(ps)             
[02/23 11:42:47   467s] Max. Fall Sink Tran.           : 162.6(ps)              200(ps)             
[02/23 11:42:47   467s] Min. Rise Buffer Tran.         : 38(ps)                 0(ps)               
[02/23 11:42:47   467s] Min. Fall Buffer Tran.         : 35.2(ps)               0(ps)               
[02/23 11:42:47   467s] Min. Rise Sink Tran.           : 75.2(ps)               0(ps)               
[02/23 11:42:47   467s] Min. Fall Sink Tran.           : 71.3(ps)               0(ps)               
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] view default_emulate_view : skew = 44.7ps (required = 160ps)
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:42:47   467s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] globalDetailRoute
[02/23 11:42:47   467s] 
[02/23 11:42:47   467s] #setNanoRouteMode -drouteAutoStop false
[02/23 11:42:47   467s] #setNanoRouteMode -drouteEndIteration 5
[02/23 11:42:47   467s] #setNanoRouteMode -routeSelectedNetOnly true
[02/23 11:42:47   467s] #setNanoRouteMode -routeWithEco true
[02/23 11:42:47   467s] #setNanoRouteMode -routeWithTimingDriven false
[02/23 11:42:47   467s] #Start globalDetailRoute on Thu Feb 23 11:42:47 2023
[02/23 11:42:47   467s] #
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[02/23 11:42:48   467s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[02/23 11:42:48   467s] #To increase the message display limit, refer to the product command reference manual.
[02/23 11:42:49   470s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:42:49   470s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:42:49   470s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:42:49   470s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:42:50   470s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/23 11:42:50   470s] #Using multithreading with 8 threads.
[02/23 11:42:50   470s] #Start routing data preparation.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/23 11:42:50   470s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[02/23 11:42:50   470s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[02/23 11:42:50   470s] #Minimum voltage of a net in the design = 0.000.
[02/23 11:42:50   470s] #Maximum voltage of a net in the design = 1.800.
[02/23 11:42:50   470s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/23 11:42:50   470s] #Voltage range [0.000 - 1.800] has 22497 nets.
[02/23 11:42:51   475s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/23 11:42:51   475s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:42:51   475s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:42:51   475s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:42:51   475s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:42:51   475s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/23 11:42:51   476s] #Regenerating Ggrids automatically.
[02/23 11:42:51   476s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/23 11:42:51   476s] #Using automatically generated G-grids.
[02/23 11:42:51   476s] #Done routing data preparation.
[02/23 11:42:51   476s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1195.21 (MB), peak = 1461.22 (MB)
[02/23 11:42:51   476s] #Merging special wires using 8 threads...
[02/23 11:42:51   476s] #reading routing guides ......
[02/23 11:42:51   476s] #Number of eco nets is 0
[02/23 11:42:51   476s] #
[02/23 11:42:51   476s] #Start data preparation...
[02/23 11:42:51   476s] #
[02/23 11:42:51   476s] #Data preparation is done on Thu Feb 23 11:42:51 2023
[02/23 11:42:51   476s] #
[02/23 11:42:51   476s] #Analyzing routing resource...
[02/23 11:42:52   476s] #Routing resource analysis is done on Thu Feb 23 11:42:51 2023
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #  Resource Analysis:
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/23 11:42:52   476s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/23 11:42:52   476s] #  --------------------------------------------------------------
[02/23 11:42:52   476s] #  Metal 1        H        1289           0        6972    93.32%
[02/23 11:42:52   476s] #  Metal 2        V        1259           0        6972     0.00%
[02/23 11:42:52   476s] #  Metal 3        H        1289           0        6972     0.00%
[02/23 11:42:52   476s] #  Metal 4        V        1259           0        6972     0.00%
[02/23 11:42:52   476s] #  Metal 5        H        1289           0        6972     0.00%
[02/23 11:42:52   476s] #  Metal 6        V         629           0        6972     0.00%
[02/23 11:42:52   476s] #  --------------------------------------------------------------
[02/23 11:42:52   476s] #  Total                   7014       0.00%  41832    15.55%
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #  113 nets (0.50%) with 1 preferred extra spacing.
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Routing guide is on.
[02/23 11:42:52   476s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1197.36 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #start global routing iteration 1...
[02/23 11:42:52   476s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.28 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #start global routing iteration 2...
[02/23 11:42:52   476s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1208.36 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
[02/23 11:42:52   476s] #Total number of selected nets for routing = 113.
[02/23 11:42:52   476s] #Total number of unselected nets (but routable) for routing = 22110 (skipped).
[02/23 11:42:52   476s] #Total number of nets in the design = 22501.
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #22110 skipped nets do not have any wires.
[02/23 11:42:52   476s] #113 routable nets have only global wires.
[02/23 11:42:52   476s] #113 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Routed net constraints summary:
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #        Rules   Pref Extra Space   Unconstrained  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #      Default                113               0  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #        Total                113               0  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Routing constraints summary of the whole design:
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #        Rules   Pref Extra Space   Unconstrained  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #      Default                113           22110  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #        Total                113           22110  
[02/23 11:42:52   476s] #------------------------------------------------
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #                 OverCon          
[02/23 11:42:52   476s] #                  #Gcell    %Gcell
[02/23 11:42:52   476s] #     Layer           (1)   OverCon
[02/23 11:42:52   476s] #  --------------------------------
[02/23 11:42:52   476s] #   Metal 1      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #   Metal 2      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #   Metal 3      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #   Metal 4      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #   Metal 5      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #   Metal 6      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #  --------------------------------
[02/23 11:42:52   476s] #     Total      0(0.00%)   (0.00%)
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/23 11:42:52   476s] #  Overflow after GR: 0.00% H + 0.00% V
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Complete Global Routing.
[02/23 11:42:52   476s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:42:52   476s] #Total wire length = 57185 um.
[02/23 11:42:52   476s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:42:52   476s] #Total wire length on LAYER MET1 = 0 um.
[02/23 11:42:52   476s] #Total wire length on LAYER MET2 = 142 um.
[02/23 11:42:52   476s] #Total wire length on LAYER MET3 = 30495 um.
[02/23 11:42:52   476s] #Total wire length on LAYER MET4 = 25726 um.
[02/23 11:42:52   476s] #Total wire length on LAYER MET5 = 548 um.
[02/23 11:42:52   476s] #Total wire length on LAYER METTP = 274 um.
[02/23 11:42:52   476s] #Total number of vias = 5566
[02/23 11:42:52   476s] #Up-Via Summary (total 5566):
[02/23 11:42:52   476s] #           
[02/23 11:42:52   476s] #-----------------------
[02/23 11:42:52   476s] #  Metal 1         1945
[02/23 11:42:52   476s] #  Metal 2         1840
[02/23 11:42:52   476s] #  Metal 3         1732
[02/23 11:42:52   476s] #  Metal 4           34
[02/23 11:42:52   476s] #  Metal 5           15
[02/23 11:42:52   476s] #-----------------------
[02/23 11:42:52   476s] #                  5566 
[02/23 11:42:52   476s] #
[02/23 11:42:52   476s] #Max overcon = 0 track.
[02/23 11:42:52   476s] #Total overcon = 0.01%.
[02/23 11:42:52   476s] #Worst layer Gcell overcon rate = 0.04%.
[02/23 11:42:52   476s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1208.59 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   476s] #
[02/23 11:42:52   477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.55 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   477s] #Start Track Assignment.
[02/23 11:42:52   477s] #Done with 1524 horizontal wires in 1 hboxes and 1282 vertical wires in 1 hboxes.
[02/23 11:42:52   477s] #Done with 186 horizontal wires in 1 hboxes and 172 vertical wires in 1 hboxes.
[02/23 11:42:52   477s] #Complete Track Assignment.
[02/23 11:42:52   477s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:42:52   477s] #Total wire length = 61304 um.
[02/23 11:42:52   477s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:42:52   477s] #Total wire length on LAYER MET1 = 3230 um.
[02/23 11:42:52   477s] #Total wire length on LAYER MET2 = 140 um.
[02/23 11:42:52   477s] #Total wire length on LAYER MET3 = 30860 um.
[02/23 11:42:52   477s] #Total wire length on LAYER MET4 = 26207 um.
[02/23 11:42:52   477s] #Total wire length on LAYER MET5 = 603 um.
[02/23 11:42:52   477s] #Total wire length on LAYER METTP = 264 um.
[02/23 11:42:52   477s] #Total number of vias = 5566
[02/23 11:42:52   477s] #Up-Via Summary (total 5566):
[02/23 11:42:52   477s] #           
[02/23 11:42:52   477s] #-----------------------
[02/23 11:42:52   477s] #  Metal 1         1945
[02/23 11:42:52   477s] #  Metal 2         1840
[02/23 11:42:52   477s] #  Metal 3         1732
[02/23 11:42:52   477s] #  Metal 4           34
[02/23 11:42:52   477s] #  Metal 5           15
[02/23 11:42:52   477s] #-----------------------
[02/23 11:42:52   477s] #                  5566 
[02/23 11:42:52   477s] #
[02/23 11:42:52   477s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1209.36 (MB), peak = 1461.22 (MB)
[02/23 11:42:52   477s] #
[02/23 11:42:52   477s] #Cpu time = 00:00:07
[02/23 11:42:52   477s] #Elapsed time = 00:00:02
[02/23 11:42:52   477s] #Increased memory = 26.01 (MB)
[02/23 11:42:52   477s] #Total memory = 1209.36 (MB)
[02/23 11:42:52   477s] #Peak memory = 1461.22 (MB)
[02/23 11:42:52   477s] #Using multithreading with 8 threads.
[02/23 11:42:53   477s] #
[02/23 11:42:53   477s] #Start Detail Routing..
[02/23 11:42:53   477s] #start initial detail routing ...
[02/23 11:42:55   494s] # ECO: 3.6% of the total area was rechecked for DRC, and 48.5% required routing.
[02/23 11:42:55   494s] #    number of violations = 180
[02/23 11:42:55   494s] #
[02/23 11:42:55   494s] #    By Layer and Type :
[02/23 11:42:55   494s] #	         MetSpc    Short     Loop   WreExt   Totals
[02/23 11:42:55   494s] #	MET1          0        0        1        0        1
[02/23 11:42:55   494s] #	MET2         86        9        0       84      179
[02/23 11:42:55   494s] #	Totals       86        9        1       84      180
[02/23 11:42:55   494s] #cpu time = 00:00:17, elapsed time = 00:00:03, memory = 1423.60 (MB), peak = 1461.22 (MB)
[02/23 11:42:55   494s] #start 1st optimization iteration ...
[02/23 11:42:56   498s] #    number of violations = 131
[02/23 11:42:56   498s] #
[02/23 11:42:56   498s] #    By Layer and Type :
[02/23 11:42:56   498s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:42:56   498s] #	MET1          0        0        0        0        0
[02/23 11:42:56   498s] #	MET2         67        2        1       61      131
[02/23 11:42:56   498s] #	Totals       67        2        1       61      131
[02/23 11:42:56   498s] #    number of process antenna violations = 9
[02/23 11:42:56   498s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1315.17 (MB), peak = 1461.22 (MB)
[02/23 11:42:56   498s] #start 2nd optimization iteration ...
[02/23 11:42:57   501s] #    number of violations = 77
[02/23 11:42:57   501s] #
[02/23 11:42:57   501s] #    By Layer and Type :
[02/23 11:42:57   501s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:42:57   501s] #	MET1          0        0        0        0        0
[02/23 11:42:57   501s] #	MET2         33        7        5       32       77
[02/23 11:42:57   501s] #	Totals       33        7        5       32       77
[02/23 11:42:57   501s] #    number of process antenna violations = 14
[02/23 11:42:57   501s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1302.66 (MB), peak = 1461.22 (MB)
[02/23 11:42:57   501s] #start 3rd optimization iteration ...
[02/23 11:42:57   503s] #    number of violations = 73
[02/23 11:42:57   503s] #
[02/23 11:42:57   503s] #    By Layer and Type :
[02/23 11:42:57   503s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:42:57   503s] #	MET1          0        0        0        0        0
[02/23 11:42:57   503s] #	MET2         33        4        2       34       73
[02/23 11:42:57   503s] #	Totals       33        4        2       34       73
[02/23 11:42:57   503s] #    number of process antenna violations = 14
[02/23 11:42:57   503s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1295.61 (MB), peak = 1461.22 (MB)
[02/23 11:42:57   503s] #start 4th optimization iteration ...
[02/23 11:42:58   505s] #    number of violations = 73
[02/23 11:42:58   505s] #
[02/23 11:42:58   505s] #    By Layer and Type :
[02/23 11:42:58   505s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:42:58   505s] #	MET1          0        0        0        0        0
[02/23 11:42:58   505s] #	MET2         30        7        5       31       73
[02/23 11:42:58   505s] #	Totals       30        7        5       31       73
[02/23 11:42:58   505s] #    number of process antenna violations = 14
[02/23 11:42:58   505s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1296.68 (MB), peak = 1461.22 (MB)
[02/23 11:42:58   505s] #start 5th optimization iteration ...
[02/23 11:42:58   506s] #    number of violations = 67
[02/23 11:42:58   506s] #
[02/23 11:42:58   506s] #    By Layer and Type :
[02/23 11:42:58   506s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:42:58   506s] #	MET1          0        0        0        0        0
[02/23 11:42:58   506s] #	MET2         34        3        2       28       67
[02/23 11:42:58   506s] #	Totals       34        3        2       28       67
[02/23 11:42:58   506s] #    number of process antenna violations = 14
[02/23 11:42:58   506s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1293.13 (MB), peak = 1461.22 (MB)
[02/23 11:42:58   506s] #Complete Detail Routing.
[02/23 11:42:58   506s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:42:58   506s] #Total wire length = 58992 um.
[02/23 11:42:58   506s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:42:58   506s] #Total wire length on LAYER MET1 = 34 um.
[02/23 11:42:58   506s] #Total wire length on LAYER MET2 = 2573 um.
[02/23 11:42:58   506s] #Total wire length on LAYER MET3 = 30576 um.
[02/23 11:42:58   506s] #Total wire length on LAYER MET4 = 25610 um.
[02/23 11:42:58   506s] #Total wire length on LAYER MET5 = 199 um.
[02/23 11:42:58   506s] #Total wire length on LAYER METTP = 0 um.
[02/23 11:42:58   506s] #Total number of vias = 6008
[02/23 11:42:58   506s] #Up-Via Summary (total 6008):
[02/23 11:42:58   506s] #           
[02/23 11:42:58   506s] #-----------------------
[02/23 11:42:58   506s] #  Metal 1         1947
[02/23 11:42:58   506s] #  Metal 2         1890
[02/23 11:42:58   506s] #  Metal 3         2155
[02/23 11:42:58   506s] #  Metal 4           16
[02/23 11:42:58   506s] #-----------------------
[02/23 11:42:58   506s] #                  6008 
[02/23 11:42:58   506s] #
[02/23 11:42:58   506s] #Total number of DRC violations = 67
[02/23 11:42:58   506s] #Total number of violations on LAYER MET1 = 0
[02/23 11:42:58   506s] #Total number of violations on LAYER MET2 = 67
[02/23 11:42:58   506s] #Total number of violations on LAYER MET3 = 0
[02/23 11:42:58   506s] #Total number of violations on LAYER MET4 = 0
[02/23 11:42:58   506s] #Total number of violations on LAYER MET5 = 0
[02/23 11:42:58   506s] #Total number of violations on LAYER METTP = 0
[02/23 11:42:58   507s] #Cpu time = 00:00:29
[02/23 11:42:58   507s] #Elapsed time = 00:00:06
[02/23 11:42:58   507s] #Increased memory = 6.00 (MB)
[02/23 11:42:58   507s] #Total memory = 1215.37 (MB)
[02/23 11:42:58   507s] #Peak memory = 1461.22 (MB)
[02/23 11:42:58   507s] #detailRoute Statistics:
[02/23 11:42:58   507s] #Cpu time = 00:00:29
[02/23 11:42:58   507s] #Elapsed time = 00:00:06
[02/23 11:42:58   507s] #Increased memory = 6.01 (MB)
[02/23 11:42:58   507s] #Total memory = 1215.37 (MB)
[02/23 11:42:58   507s] #Peak memory = 1461.22 (MB)
[02/23 11:42:58   507s] #
[02/23 11:42:58   507s] #globalDetailRoute statistics:
[02/23 11:42:58   507s] #Cpu time = 00:00:40
[02/23 11:42:58   507s] #Elapsed time = 00:00:11
[02/23 11:42:58   507s] #Increased memory = 70.73 (MB)
[02/23 11:42:58   507s] #Total memory = 1183.46 (MB)
[02/23 11:42:58   507s] #Peak memory = 1461.22 (MB)
[02/23 11:42:58   507s] #Number of warnings = 45
[02/23 11:42:58   507s] #Total number of warnings = 45
[02/23 11:42:58   507s] #Number of fails = 0
[02/23 11:42:58   507s] #Total number of fails = 0
[02/23 11:42:58   507s] #Complete globalDetailRoute on Thu Feb 23 11:42:58 2023
[02/23 11:42:58   507s] #
[02/23 11:42:58   507s] There are 141 violation left....
[02/23 11:42:58   507s] 
[02/23 11:42:58   507s] globalDetailRoute
[02/23 11:42:58   507s] 
[02/23 11:42:58   507s] #setNanoRouteMode -drouteAutoStop false
[02/23 11:42:58   507s] #setNanoRouteMode -drouteEndIteration 5
[02/23 11:42:58   507s] #setNanoRouteMode -routeSelectedNetOnly true
[02/23 11:42:58   507s] #setNanoRouteMode -routeWithEco true
[02/23 11:42:58   507s] #setNanoRouteMode -routeWithTimingDriven false
[02/23 11:42:58   507s] #Start globalDetailRoute on Thu Feb 23 11:42:58 2023
[02/23 11:42:58   507s] #
[02/23 11:42:59   507s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:42:59   507s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:42:59   507s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:42:59   507s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:42:59   508s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/23 11:42:59   508s] #Using multithreading with 8 threads.
[02/23 11:42:59   508s] #Start routing data preparation.
[02/23 11:42:59   508s] #Minimum voltage of a net in the design = 0.000.
[02/23 11:42:59   508s] #Maximum voltage of a net in the design = 1.800.
[02/23 11:42:59   508s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/23 11:42:59   508s] #Voltage range [0.000 - 1.800] has 22497 nets.
[02/23 11:42:59   508s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/23 11:42:59   508s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:42:59   508s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:42:59   508s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:42:59   508s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:42:59   508s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/23 11:43:00   508s] #Regenerating Ggrids automatically.
[02/23 11:43:00   508s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/23 11:43:00   508s] #Using automatically generated G-grids.
[02/23 11:43:00   508s] #Done routing data preparation.
[02/23 11:43:00   508s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1109.84 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   508s] #Merging special wires using 8 threads...
[02/23 11:43:00   508s] #Number of eco nets is 0
[02/23 11:43:00   508s] #
[02/23 11:43:00   508s] #Start data preparation...
[02/23 11:43:00   508s] #
[02/23 11:43:00   508s] #Data preparation is done on Thu Feb 23 11:43:00 2023
[02/23 11:43:00   508s] #
[02/23 11:43:00   508s] #Analyzing routing resource...
[02/23 11:43:00   509s] #Routing resource analysis is done on Thu Feb 23 11:43:00 2023
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #  Resource Analysis:
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/23 11:43:00   509s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/23 11:43:00   509s] #  --------------------------------------------------------------
[02/23 11:43:00   509s] #  Metal 1        H        1289           0        6972    93.32%
[02/23 11:43:00   509s] #  Metal 2        V        1259           0        6972     0.00%
[02/23 11:43:00   509s] #  Metal 3        H        1289           0        6972     0.00%
[02/23 11:43:00   509s] #  Metal 4        V        1259           0        6972     0.00%
[02/23 11:43:00   509s] #  Metal 5        H        1289           0        6972     0.00%
[02/23 11:43:00   509s] #  Metal 6        V         629           0        6972     0.00%
[02/23 11:43:00   509s] #  --------------------------------------------------------------
[02/23 11:43:00   509s] #  Total                   7014       0.00%  41832    15.55%
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #  113 nets (0.50%) with 1 preferred extra spacing.
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.07 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #start global routing iteration 1...
[02/23 11:43:00   509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1118.52 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #start global routing iteration 2...
[02/23 11:43:00   509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1118.56 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
[02/23 11:43:00   509s] #Total number of selected nets for routing = 113.
[02/23 11:43:00   509s] #Total number of unselected nets (but routable) for routing = 22110 (skipped).
[02/23 11:43:00   509s] #Total number of nets in the design = 22501.
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #22110 skipped nets do not have any wires.
[02/23 11:43:00   509s] #25 routable nets have only global wires.
[02/23 11:43:00   509s] #88 routable nets have only detail routed wires.
[02/23 11:43:00   509s] #25 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/23 11:43:00   509s] #88 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #Routed net constraints summary:
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #        Rules   Pref Extra Space   Unconstrained  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #      Default                 25               0  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #        Total                 25               0  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #Routing constraints summary of the whole design:
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #        Rules   Pref Extra Space   Unconstrained  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #      Default                113           22110  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #        Total                113           22110  
[02/23 11:43:00   509s] #------------------------------------------------
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #                 OverCon          
[02/23 11:43:00   509s] #                  #Gcell    %Gcell
[02/23 11:43:00   509s] #     Layer           (1)   OverCon
[02/23 11:43:00   509s] #  --------------------------------
[02/23 11:43:00   509s] #   Metal 1      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #   Metal 2      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #   Metal 3      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #   Metal 4      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #   Metal 5      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #   Metal 6      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #  --------------------------------
[02/23 11:43:00   509s] #     Total      0(0.00%)   (0.00%)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/23 11:43:00   509s] #  Overflow after GR: 0.00% H + 0.00% V
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #Complete Global Routing.
[02/23 11:43:00   509s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:43:00   509s] #Total wire length = 59484 um.
[02/23 11:43:00   509s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:43:00   509s] #Total wire length on LAYER MET1 = 33 um.
[02/23 11:43:00   509s] #Total wire length on LAYER MET2 = 1560 um.
[02/23 11:43:00   509s] #Total wire length on LAYER MET3 = 31633 um.
[02/23 11:43:00   509s] #Total wire length on LAYER MET4 = 26186 um.
[02/23 11:43:00   509s] #Total wire length on LAYER MET5 = 72 um.
[02/23 11:43:00   509s] #Total wire length on LAYER METTP = 0 um.
[02/23 11:43:00   509s] #Total number of vias = 5667
[02/23 11:43:00   509s] #Up-Via Summary (total 5667):
[02/23 11:43:00   509s] #           
[02/23 11:43:00   509s] #-----------------------
[02/23 11:43:00   509s] #  Metal 1         1946
[02/23 11:43:00   509s] #  Metal 2         1868
[02/23 11:43:00   509s] #  Metal 3         1846
[02/23 11:43:00   509s] #  Metal 4            7
[02/23 11:43:00   509s] #-----------------------
[02/23 11:43:00   509s] #                  5667 
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #Max overcon = 0 track.
[02/23 11:43:00   509s] #Total overcon = 0.00%.
[02/23 11:43:00   509s] #Worst layer Gcell overcon rate = 0.00%.
[02/23 11:43:00   509s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1118.57 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   509s] #
[02/23 11:43:00   509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.10 (MB), peak = 1461.22 (MB)
[02/23 11:43:00   509s] #Start Track Assignment.
[02/23 11:43:00   509s] #Done with 694 horizontal wires in 1 hboxes and 595 vertical wires in 1 hboxes.
[02/23 11:43:01   509s] #Done with 101 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
[02/23 11:43:01   510s] #Complete Track Assignment.
[02/23 11:43:01   510s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:43:01   510s] #Total wire length = 61188 um.
[02/23 11:43:01   510s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:43:01   510s] #Total wire length on LAYER MET1 = 1404 um.
[02/23 11:43:01   510s] #Total wire length on LAYER MET2 = 1560 um.
[02/23 11:43:01   510s] #Total wire length on LAYER MET3 = 31803 um.
[02/23 11:43:01   510s] #Total wire length on LAYER MET4 = 26349 um.
[02/23 11:43:01   510s] #Total wire length on LAYER MET5 = 72 um.
[02/23 11:43:01   510s] #Total wire length on LAYER METTP = 0 um.
[02/23 11:43:01   510s] #Total number of vias = 5667
[02/23 11:43:01   510s] #Up-Via Summary (total 5667):
[02/23 11:43:01   510s] #           
[02/23 11:43:01   510s] #-----------------------
[02/23 11:43:01   510s] #  Metal 1         1946
[02/23 11:43:01   510s] #  Metal 2         1868
[02/23 11:43:01   510s] #  Metal 3         1846
[02/23 11:43:01   510s] #  Metal 4            7
[02/23 11:43:01   510s] #-----------------------
[02/23 11:43:01   510s] #                  5667 
[02/23 11:43:01   510s] #
[02/23 11:43:01   510s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1120.63 (MB), peak = 1461.22 (MB)
[02/23 11:43:01   510s] #
[02/23 11:43:01   510s] #Cpu time = 00:00:02
[02/23 11:43:01   510s] #Elapsed time = 00:00:02
[02/23 11:43:01   510s] #Increased memory = 12.48 (MB)
[02/23 11:43:01   510s] #Total memory = 1120.63 (MB)
[02/23 11:43:01   510s] #Peak memory = 1461.22 (MB)
[02/23 11:43:01   510s] #Using multithreading with 8 threads.
[02/23 11:43:01   510s] #
[02/23 11:43:01   510s] #Start Detail Routing..
[02/23 11:43:01   510s] #start initial detail routing ...
[02/23 11:43:03   521s] # ECO: 0.5% of the total area was rechecked for DRC, and 30.6% required routing.
[02/23 11:43:03   521s] #    number of violations = 135
[02/23 11:43:03   521s] #
[02/23 11:43:03   521s] #    By Layer and Type :
[02/23 11:43:03   521s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:43:03   521s] #	MET1          0        0        0        0
[02/23 11:43:03   521s] #	MET2         64        8       63      135
[02/23 11:43:03   521s] #	Totals       64        8       63      135
[02/23 11:43:03   521s] #cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1311.80 (MB), peak = 1461.22 (MB)
[02/23 11:43:03   521s] #start 1st optimization iteration ...
[02/23 11:43:03   524s] #    number of violations = 88
[02/23 11:43:03   524s] #
[02/23 11:43:03   524s] #    By Layer and Type :
[02/23 11:43:03   524s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:43:03   524s] #	MET1          0        0        0        0        0
[02/23 11:43:03   524s] #	MET2         43        2        1       42       88
[02/23 11:43:03   524s] #	Totals       43        2        1       42       88
[02/23 11:43:03   524s] #    number of process antenna violations = 9
[02/23 11:43:03   524s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1203.06 (MB), peak = 1461.22 (MB)
[02/23 11:43:03   524s] #start 2nd optimization iteration ...
[02/23 11:43:04   525s] #    number of violations = 73
[02/23 11:43:04   525s] #
[02/23 11:43:04   525s] #    By Layer and Type :
[02/23 11:43:04   525s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:43:04   525s] #	MET1          0        0        0        0        0
[02/23 11:43:04   525s] #	MET2         30        7        5       31       73
[02/23 11:43:04   525s] #	Totals       30        7        5       31       73
[02/23 11:43:04   525s] #    number of process antenna violations = 9
[02/23 11:43:04   525s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1198.46 (MB), peak = 1461.22 (MB)
[02/23 11:43:04   525s] #start 3rd optimization iteration ...
[02/23 11:43:04   527s] #    number of violations = 70
[02/23 11:43:04   527s] #
[02/23 11:43:04   527s] #    By Layer and Type :
[02/23 11:43:04   527s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:43:04   527s] #	MET1          0        0        0        0        0
[02/23 11:43:04   527s] #	MET2         31        4        2       33       70
[02/23 11:43:04   527s] #	Totals       31        4        2       33       70
[02/23 11:43:04   527s] #    number of process antenna violations = 9
[02/23 11:43:04   527s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1199.39 (MB), peak = 1461.22 (MB)
[02/23 11:43:04   527s] #start 4th optimization iteration ...
[02/23 11:43:04   529s] #    number of violations = 70
[02/23 11:43:04   529s] #
[02/23 11:43:04   529s] #    By Layer and Type :
[02/23 11:43:04   529s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:43:04   529s] #	MET1          0        0        0        0        0
[02/23 11:43:04   529s] #	MET2         28        7        5       30       70
[02/23 11:43:04   529s] #	Totals       28        7        5       30       70
[02/23 11:43:04   529s] #    number of process antenna violations = 5
[02/23 11:43:04   529s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1201.88 (MB), peak = 1461.22 (MB)
[02/23 11:43:04   529s] #start 5th optimization iteration ...
[02/23 11:43:05   530s] #    number of violations = 67
[02/23 11:43:05   530s] #
[02/23 11:43:05   530s] #    By Layer and Type :
[02/23 11:43:05   530s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:43:05   530s] #	MET1          0        0        0        0        0
[02/23 11:43:05   530s] #	MET2         32        3        2       30       67
[02/23 11:43:05   530s] #	Totals       32        3        2       30       67
[02/23 11:43:05   530s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1204.29 (MB), peak = 1461.22 (MB)
[02/23 11:43:05   530s] #Complete Detail Routing.
[02/23 11:43:05   530s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:43:05   530s] #Total wire length = 60035 um.
[02/23 11:43:05   530s] #Total half perimeter of net bounding box = 31987 um.
[02/23 11:43:05   530s] #Total wire length on LAYER MET1 = 36 um.
[02/23 11:43:05   530s] #Total wire length on LAYER MET2 = 2582 um.
[02/23 11:43:05   530s] #Total wire length on LAYER MET3 = 30976 um.
[02/23 11:43:05   530s] #Total wire length on LAYER MET4 = 26369 um.
[02/23 11:43:05   530s] #Total wire length on LAYER MET5 = 72 um.
[02/23 11:43:05   530s] #Total wire length on LAYER METTP = 0 um.
[02/23 11:43:05   530s] #Total number of vias = 5967
[02/23 11:43:05   530s] #Up-Via Summary (total 5967):
[02/23 11:43:05   530s] #           
[02/23 11:43:05   530s] #-----------------------
[02/23 11:43:05   530s] #  Metal 1         1946
[02/23 11:43:05   530s] #  Metal 2         1893
[02/23 11:43:05   530s] #  Metal 3         2121
[02/23 11:43:05   530s] #  Metal 4            7
[02/23 11:43:05   530s] #-----------------------
[02/23 11:43:05   530s] #                  5967 
[02/23 11:43:05   530s] #
[02/23 11:43:05   530s] #Total number of DRC violations = 67
[02/23 11:43:05   530s] #Total number of violations on LAYER MET1 = 0
[02/23 11:43:05   530s] #Total number of violations on LAYER MET2 = 67
[02/23 11:43:05   530s] #Total number of violations on LAYER MET3 = 0
[02/23 11:43:05   530s] #Total number of violations on LAYER MET4 = 0
[02/23 11:43:05   530s] #Total number of violations on LAYER MET5 = 0
[02/23 11:43:05   530s] #Total number of violations on LAYER METTP = 0
[02/23 11:43:05   530s] #Cpu time = 00:00:21
[02/23 11:43:05   530s] #Elapsed time = 00:00:04
[02/23 11:43:05   530s] #Increased memory = -3.98 (MB)
[02/23 11:43:05   530s] #Total memory = 1116.65 (MB)
[02/23 11:43:05   530s] #Peak memory = 1461.22 (MB)
[02/23 11:43:05   530s] #detailRoute Statistics:
[02/23 11:43:05   530s] #Cpu time = 00:00:21
[02/23 11:43:05   530s] #Elapsed time = 00:00:04
[02/23 11:43:05   530s] #Increased memory = -3.98 (MB)
[02/23 11:43:05   530s] #Total memory = 1116.65 (MB)
[02/23 11:43:05   530s] #Peak memory = 1461.22 (MB)
[02/23 11:43:05   531s] #
[02/23 11:43:05   531s] #globalDetailRoute statistics:
[02/23 11:43:05   531s] #Cpu time = 00:00:24
[02/23 11:43:05   531s] #Elapsed time = 00:00:06
[02/23 11:43:05   531s] #Increased memory = 0.84 (MB)
[02/23 11:43:05   531s] #Total memory = 1102.89 (MB)
[02/23 11:43:05   531s] #Peak memory = 1461.22 (MB)
[02/23 11:43:05   531s] #Number of warnings = 4
[02/23 11:43:05   531s] #Total number of warnings = 49
[02/23 11:43:05   531s] #Number of fails = 0
[02/23 11:43:05   531s] #Total number of fails = 0
[02/23 11:43:05   531s] #Complete globalDetailRoute on Thu Feb 23 11:43:05 2023
[02/23 11:43:05   531s] #
[02/23 11:43:05   531s] *** Look For Un-Routed Clock Tree Net ***
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Routing correlation check
[02/23 11:43:05   531s] ============================================================
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Min length threshold value is :: 126 microns
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Allowed deviation from route guide is 50%
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_13987__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1276.08 microns, max path length = 616.02 microns; Routed result: total = 1361.43 microns, max path length = 1118.45 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14038__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 928.54 microns, max path length = 403.12 microns; Routed result: total = 1128.98 microns, max path length = 660.56 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14029__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1526.03 microns, max path length = 337.88 microns; Routed result: total = 1470.19 microns, max path length = 957.33 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14002__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1297.64 microns, max path length = 736.41 microns; Routed result: total = 1478.99 microns, max path length = 1247.59 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14035__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1099.84 microns, max path length = 514.56 microns; Routed result: total = 1231.57 microns, max path length = 1059.29 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14026__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1504.41 microns, max path length = 289.83 microns; Routed result: total = 1275.92 microns, max path length = 750 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U7_banc_rc_gclk_14056__L1_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1340 microns, max path length = 669.87 microns; Routed result: total = 1467.8 microns, max path length = 1164.94 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "rc_gclk__L2_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 414.12 microns, max path length = 169.58 microns; Routed result: total = 500.74 microns, max path length = 282.69 microns.
[02/23 11:43:05   531s] **WARN: (IMPCK-6327):	The final routing for net "U3_di_rc_gclk__L2_N0" is significantly different from the pre-route estimation. Pre-route length estimation: total = 1025.77 microns, max path length = 255.54 microns; Routed result: total = 1042.65 microns, max path length = 487.03 microns.
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Routing correlation check finished, CPU=0:00:00.0 
[02/23 11:43:05   531s] ============================================================
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Wire resistance checks
[02/23 11:43:05   531s] ============================================================
[02/23 11:43:05   531s] Calculating clock delays in preRoute mode...
[02/23 11:43:05   531s] Calculating clock delays in clkRouteOnly mode...
[02/23 11:43:05   531s] Updating RC grid for preRoute extraction ...
[02/23 11:43:05   531s] Initializing multi-corner capacitance tables ... 
[02/23 11:43:05   531s] Initializing multi-corner resistance tables ...
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N4 has 54.6337 percent resistance deviation between preRoute resistance (345.583 ohm) and after route resistance (761.762 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N0 has 53.2019 percent resistance deviation between preRoute resistance (325.05 ohm) and after route resistance (694.579 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U4_ex_U1_alu_rc_gclk__L1_N0 has 51.5883 percent resistance deviation between preRoute resistance (364.123 ohm) and after route resistance (752.138 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net clock__L4_N2 has 50.7735 percent resistance deviation between preRoute resistance (380.148 ohm) and after route resistance (772.244 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net clock__L4_N3 has 50.4393 percent resistance deviation between preRoute resistance (345.243 ohm) and after route resistance (696.606 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N5 has 49.9389 percent resistance deviation between preRoute resistance (333.806 ohm) and after route resistance (666.798 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N0 has 49.7894 percent resistance deviation between preRoute resistance (646.849 ohm) and after route resistance (1288.27 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N2 has 49.7307 percent resistance deviation between preRoute resistance (370.466 ohm) and after route resistance (736.964 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N3 has 49.4986 percent resistance deviation between preRoute resistance (404.491 ohm) and after route resistance (800.95 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net rc_gclk__L2_N1 has 49.3167 percent resistance deviation between preRoute resistance (380.328 ohm) and after route resistance (750.401 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net clock__L2_N3 has 49.217 percent resistance deviation between preRoute resistance (183.156 ohm) and after route resistance (360.663 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N2 has 49.1418 percent resistance deviation between preRoute resistance (716.695 ohm) and after route resistance (1409.2 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14038__L1_N0 has 48.2075 percent resistance deviation between preRoute resistance (501.505 ohm) and after route resistance (968.297 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U8_syscop_rc_gclk_5742__L1_N0 has 48.1315 percent resistance deviation between preRoute resistance (451.346 ohm) and after route resistance (870.173 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N1 has 48.0216 percent resistance deviation between preRoute resistance (682.808 ohm) and after route resistance (1313.64 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14044__L1_N0 has 47.8739 percent resistance deviation between preRoute resistance (528.48 ohm) and after route resistance (1013.85 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net clock__L4_N1 has 47.8065 percent resistance deviation between preRoute resistance (371.55 ohm) and after route resistance (711.87 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13972__L1_N0 has 47.1514 percent resistance deviation between preRoute resistance (523.029 ohm) and after route resistance (989.674 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13975__L1_N0 has 47.0407 percent resistance deviation between preRoute resistance (475.607 ohm) and after route resistance (898.061 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14011__N0 has 46.9472 percent resistance deviation between preRoute resistance (304.767 ohm) and after route resistance (574.46 ohm) values. This may indicate correlation issues like jogging in routing for this net.
[02/23 11:43:05   531s] **WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
[02/23 11:43:05   531s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Wire resistance checks Finished, CPU=0:00:00.1 
[02/23 11:43:05   531s] ============================================================
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] # Analysis View: default_emulate_view
[02/23 11:43:05   531s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[02/23 11:43:05   531s] Nr. of Subtrees                : 42
[02/23 11:43:05   531s] Nr. of Sinks                   : 1723
[02/23 11:43:05   531s] Nr. of Buffer                  : 71
[02/23 11:43:05   531s] Nr. of Level (including gates) : 5
[02/23 11:43:05   531s] Root Rise Input Tran           : 3(ps)
[02/23 11:43:05   531s] Root Fall Input Tran           : 3(ps)
[02/23 11:43:05   531s] No Driving Cell Specified!
[02/23 11:43:05   531s] Max trig. edge delay at sink(R): U7_banc_registres_reg[19][14]/C 683.6(ps)
[02/23 11:43:05   531s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[36]/C 597.4(ps)
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s]                                  (Actual)               (Required)          
[02/23 11:43:05   531s] Rise Phase Delay               : 597.4~683.6(ps)        0~10(ps)            
[02/23 11:43:05   531s] Fall Phase Delay               : 580.7~687.8(ps)        0~10(ps)            
[02/23 11:43:05   531s] Trig. Edge Skew                : 86.2(ps)               160(ps)             
[02/23 11:43:05   531s] Rise Skew                      : 86.2(ps)               
[02/23 11:43:05   531s] Fall Skew                      : 107.1(ps)              
[02/23 11:43:05   531s] Max. Rise Buffer Tran.         : 165.5(ps)              200(ps)             
[02/23 11:43:05   531s] Max. Fall Buffer Tran.         : 161.1(ps)              200(ps)             
[02/23 11:43:05   531s] Max. Rise Sink Tran.           : 194.5(ps)              200(ps)             
[02/23 11:43:05   531s] Max. Fall Sink Tran.           : 190.3(ps)              200(ps)             
[02/23 11:43:05   531s] Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
[02/23 11:43:05   531s] Min. Fall Buffer Tran.         : 35.7(ps)               0(ps)               
[02/23 11:43:05   531s] Min. Rise Sink Tran.           : 76.7(ps)               0(ps)               
[02/23 11:43:05   531s] Min. Fall Sink Tran.           : 72.8(ps)               0(ps)               
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] view default_emulate_view : skew = 86.2ps (required = 160ps)
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] setting up for view 'default_emulate_view'...
[02/23 11:43:05   531s] Enabling 8 Threads ...
[02/23 11:43:05   531s] Multi-CPU acceleration using 8 CPU(s).
[02/23 11:43:05   531s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:05   531s] Selecting the worst MMMC view of clock tree 'clock' ...
[02/23 11:43:05   531s] resized 0 standard cell(s).
[02/23 11:43:05   531s] inserted 0 standard cell(s).
[02/23 11:43:05   531s] *** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1703.8M) ***
[02/23 11:43:05   531s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1703.8M) ***
[02/23 11:43:05   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:05   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:05   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] None of the clock tree buffers/gates are modified by the skew optimization.
[02/23 11:43:05   531s] 
[02/23 11:43:05   531s] Switching to the default view 'default_emulate_view' ...
[02/23 11:43:05   531s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] *** None of the buffer chains at roots are modified by the fine-tune process.
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:06   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:06   531s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:06   531s] *** Look For Reconvergent Clock Component ***
[02/23 11:43:06   531s] The clock tree clock has no reconvergent cell.
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] # Analysis View: default_emulate_view
[02/23 11:43:06   531s] ********** Clock clock Clk-Route-Only Timing Analysis **********
[02/23 11:43:06   531s] Nr. of Subtrees                : 42
[02/23 11:43:06   531s] Nr. of Sinks                   : 1723
[02/23 11:43:06   531s] Nr. of Buffer                  : 71
[02/23 11:43:06   531s] Nr. of Level (including gates) : 5
[02/23 11:43:06   531s] Root Rise Input Tran           : 3(ps)
[02/23 11:43:06   531s] Root Fall Input Tran           : 3(ps)
[02/23 11:43:06   531s] No Driving Cell Specified!
[02/23 11:43:06   531s] Max trig. edge delay at sink(R): U7_banc_registres_reg[19][14]/C 683.6(ps)
[02/23 11:43:06   531s] Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[36]/C 597.4(ps)
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s]                                  (Actual)               (Required)          
[02/23 11:43:06   531s] Rise Phase Delay               : 597.4~683.6(ps)        0~10(ps)            
[02/23 11:43:06   531s] Fall Phase Delay               : 580.7~687.8(ps)        0~10(ps)            
[02/23 11:43:06   531s] Trig. Edge Skew                : 86.2(ps)               160(ps)             
[02/23 11:43:06   531s] Rise Skew                      : 86.2(ps)               
[02/23 11:43:06   531s] Fall Skew                      : 107.1(ps)              
[02/23 11:43:06   531s] Max. Rise Buffer Tran.         : 165.5(ps)              200(ps)             
[02/23 11:43:06   531s] Max. Fall Buffer Tran.         : 161.1(ps)              200(ps)             
[02/23 11:43:06   531s] Max. Rise Sink Tran.           : 194.5(ps)              200(ps)             
[02/23 11:43:06   531s] Max. Fall Sink Tran.           : 190.3(ps)              200(ps)             
[02/23 11:43:06   531s] Min. Rise Buffer Tran.         : 38.7(ps)               0(ps)               
[02/23 11:43:06   531s] Min. Fall Buffer Tran.         : 35.7(ps)               0(ps)               
[02/23 11:43:06   531s] Min. Rise Sink Tran.           : 76.7(ps)               0(ps)               
[02/23 11:43:06   531s] Min. Fall Sink Tran.           : 72.8(ps)               0(ps)               
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] view default_emulate_view : skew = 86.2ps (required = 160ps)
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] Clock clock has been routed. Routing guide will not be generated.
[02/23 11:43:06   531s] Generating Clock Analysis Report clk_report/clock.report ....
[02/23 11:43:06   531s] Generating Clock Routing Guide minimips.rguide ....
[02/23 11:43:06   531s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:43:06   531s] 
[02/23 11:43:06   531s] 
[02/23 11:43:06   532s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] Clock gating checks
[02/23 11:43:06   532s] ============================================================
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] Clock gating Checks Finished, CPU=0:00:00.0 
[02/23 11:43:06   532s] ============================================================
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] #############################################################################
[02/23 11:43:06   532s] #
[02/23 11:43:06   532s] # Summary of During-Synthesis Checks
[02/23 11:43:06   532s] #
[02/23 11:43:06   532s] #############################################################################
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] Types of Check                                    :          Number of warnings
[02/23 11:43:06   532s] ----------------------------------------------------------------------------
[02/23 11:43:06   532s] 
[02/23 11:43:06   532s] Check RefinePlacement move distance               :          332
[02/23 11:43:06   532s] Check route layer follows preference              :          9
[02/23 11:43:06   532s] Check route follows guide                         :          0
[02/23 11:43:06   532s] clock gating checks                               :          0
[02/23 11:43:06   532s] Wire resistance checks                            :          68
[02/23 11:43:06   532s] 
[02/23 11:43:07   532s] *** End ckSynthesis (cpu=0:01:52, real=0:01:06, mem=1705.8M) ***
[02/23 11:43:07   532s] <clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
[02/23 11:43:07   532s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[02/23 11:43:07   532s] <clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clk_report/clock.postCTS.report
[02/23 11:43:07   532s] **WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[02/23 11:43:07   532s] Redoing specifyClockTree ...
[02/23 11:43:07   532s] Checking spec file integrity...
[02/23 11:43:07   532s] List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
[02/23 11:43:07   532s] List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
[02/23 11:43:07   532s] List of valid cells: INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 
[02/23 11:43:07   532s] ***** Doing trialRoute -handlePreroute.
[02/23 11:43:07   532s] 
[02/23 11:43:07   532s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[02/23 11:43:07   532s] Set wireMPool w/ noThreadCheck
[02/23 11:43:07   532s] *** Starting trialRoute (mem=1705.8M) ***
[02/23 11:43:07   532s] 
[02/23 11:43:07   533s] Using hname+ instead name for net compare
[02/23 11:43:07   533s] Activating lazyNetListOrdering
[02/23 11:43:07   533s] There are 0 guide points passed to route_trial for fixed pins.
[02/23 11:43:07   533s] There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
[02/23 11:43:07   533s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[02/23 11:43:07   533s] Phase 0 (cpu= 0:00:00.1 real= 0:00:00.0 mem= 1705.8M)
[02/23 11:43:07   533s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[02/23 11:43:07   533s] 
[02/23 11:43:07   533s] Nr of prerouted/Fixed nets = 113
[02/23 11:43:07   533s] There are 113 nets with 1 extra space.
[02/23 11:43:07   533s] Starting trMTUpdateAllNetBoxWithoutSpr in MT mode ...
[02/23 11:43:07   533s] routingBox: (0 0) (793170 786900)
[02/23 11:43:07   533s] coreBox:    (3150 3050) (790020 783850)
[02/23 11:43:07   533s] There are 113 prerouted nets with extraSpace.
[02/23 11:43:07   533s] Number of multi-gpin terms=9349, multi-gpins=19662, moved blk term=0/0
[02/23 11:43:07   533s] 
[02/23 11:43:07   533s] Phase 1a route (cpu=0:00:00.2 real=0:00:00.2 mem=1705.8M):
[02/23 11:43:07   533s] Est net length = 1.061e+06um = 5.203e+05H + 5.403e+05V
[02/23 11:43:07   533s] Usage: (34.8%H 40.3%V) = (7.117e+05um 9.574e+05um) = (225196 196199)
[02/23 11:43:07   533s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[02/23 11:43:07   533s] Overflow: 559 = 158 (0.39% H) + 402 (0.99% V)
[02/23 11:43:07   533s] 
[02/23 11:43:07   533s] Phase 1b route (cpu=0:00:00.2 real=0:00:00.2 mem=1705.8M):
[02/23 11:43:07   533s] Usage: (34.7%H 40.3%V) = (7.095e+05um 9.574e+05um) = (224491 196197)
[02/23 11:43:07   533s] Overflow: 355 = 98 (0.24% H) + 257 (0.63% V)
[02/23 11:43:07   533s] 
[02/23 11:43:07   533s] Phase 1c route (cpu=0:00:00.1 real=0:00:00.1 mem=1705.8M):
[02/23 11:43:07   533s] Usage: (34.7%H 40.3%V) = (7.087e+05um 9.576e+05um) = (224252 196231)
[02/23 11:43:07   533s] Overflow: 281 = 83 (0.20% H) + 198 (0.49% V)
[02/23 11:43:07   533s] 
[02/23 11:43:08   533s] Phase 1d route (cpu=0:00:00.1 real=0:00:00.1 mem=1705.8M):
[02/23 11:43:08   533s] Usage: (34.7%H 40.3%V) = (7.090e+05um 9.581e+05um) = (224356 196340)
[02/23 11:43:08   534s] Overflow: 125 = 30 (0.07% H) + 95 (0.23% V)
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Phase 1a-1d Overflow: 0.07% H + 0.23% V (0:00:00.7 1705.8M)
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Phase 1e route (cpu=0:00:00.1 real=0:00:00.1 mem=1705.8M):
[02/23 11:43:08   534s] Usage: (34.7%H 40.4%V) = (7.087e+05um 9.588e+05um) = (224243 196486)
[02/23 11:43:08   534s] Overflow: 48 = 9 (0.02% H) + 38 (0.09% V)
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Phase 1f route (cpu=0:00:00.1 real=0:00:00.1 mem=1705.8M):
[02/23 11:43:08   534s] Usage: (34.7%H 40.4%V) = (7.088e+05um 9.589e+05um) = (224277 196509)
[02/23 11:43:08   534s] Overflow: 23 = 5 (0.01% H) + 18 (0.04% V)
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Congestion distribution:
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Remain	cntH		cntV
[02/23 11:43:08   534s] --------------------------------------
[02/23 11:43:08   534s]  -5:	0	 0.00%	1	 0.00%
[02/23 11:43:08   534s]  -2:	2	 0.00%	2	 0.00%
[02/23 11:43:08   534s]  -1:	2	 0.00%	13	 0.03%
[02/23 11:43:08   534s] --------------------------------------
[02/23 11:43:08   534s]   0:	88	 0.22%	308	 0.76%
[02/23 11:43:08   534s]   1:	190	 0.47%	669	 1.65%
[02/23 11:43:08   534s]   2:	356	 0.88%	1409	 3.47%
[02/23 11:43:08   534s]   3:	738	 1.81%	2284	 5.62%
[02/23 11:43:08   534s]   4:	1394	 3.43%	3734	 9.18%
[02/23 11:43:08   534s]   5:	37892	93.19%	32242	79.29%
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Phase 1e-1f Overflow: 0.01% H + 0.04% V (0:00:00.2 1705.8M)
[02/23 11:43:08   534s] 
[02/23 11:43:08   534s] Global route (cpu=0.9s real=0.9s 1705.8M)
[02/23 11:43:08   534s] Updating RC grid for preRoute extraction ...
[02/23 11:43:08   534s] Initializing multi-corner capacitance tables ... 
[02/23 11:43:08   534s] Initializing multi-corner resistance tables ...
[02/23 11:43:09   535s] There are 113 prerouted nets with extraSpace.
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] *** After '-updateRemainTrks' operation: 
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Usage: (36.5%H 42.7%V) = (7.458e+05um 1.015e+06um) = (235981 207975)
[02/23 11:43:09   535s] Overflow: 461 = 66 (0.16% H) + 395 (0.97% V)
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Phase 1l Overflow: 0.16% H + 0.97% V (0:00:01.0 1713.8M)
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Congestion distribution:
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Remain	cntH		cntV
[02/23 11:43:09   535s] --------------------------------------
[02/23 11:43:09   535s]  -5:	0	 0.00%	1	 0.00%
[02/23 11:43:09   535s]  -4:	0	 0.00%	2	 0.00%
[02/23 11:43:09   535s]  -3:	3	 0.01%	18	 0.04%
[02/23 11:43:09   535s]  -2:	15	 0.04%	68	 0.17%
[02/23 11:43:09   535s]  -1:	40	 0.10%	261	 0.64%
[02/23 11:43:09   535s] --------------------------------------
[02/23 11:43:09   535s]   0:	136	 0.33%	706	 1.74%
[02/23 11:43:09   535s]   1:	363	 0.89%	1166	 2.87%
[02/23 11:43:09   535s]   2:	608	 1.50%	1785	 4.39%
[02/23 11:43:09   535s]   3:	1055	 2.59%	2591	 6.37%
[02/23 11:43:09   535s]   4:	1563	 3.84%	3595	 8.84%
[02/23 11:43:09   535s]   5:	36879	90.70%	30469	74.93%
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Starting trMTInitAdjWires in MT mode ...
[02/23 11:43:09   535s] Set wireMPool w/ threadCheck
[02/23 11:43:09   535s] Set wireMPool w/ noThreadCheck
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] *** Completed Phase 1 route (cpu=0:00:02.4 real=0:00:02.2 1713.8M) ***
[02/23 11:43:09   535s] 
[02/23 11:43:09   535s] Using trMTFlushLazyWireDel= 1
[02/23 11:43:09   535s] Not using mpools for CRoute
[02/23 11:43:09   535s] Activating useFastCRoute= 1 in phase 2a.
[02/23 11:43:09   536s] Starting trMTDtrRoute1CleanupA in MT mode ...
[02/23 11:43:09   536s] Set wireMPool w/ threadCheck
[02/23 11:43:10   536s] Set wireMPool w/ noThreadCheck
[02/23 11:43:10   536s] Phase 2a (cpu=0:00:01.2 real=0:00:00.6 mem=1713.8M)
[02/23 11:43:10   536s] Not using mpools for CRoute
[02/23 11:43:10   536s] Activating useFastCRoute= 1 in phase 2b.
[02/23 11:43:10   537s] Remain wire count= 10 (w/term= 10)
[02/23 11:43:10   537s] Phase 2b (cpu=0:00:00.9 real=0:00:00.6 mem=1713.8M)
[02/23 11:43:10   537s] Starting trMTDtrRoute1CleanupB in MT mode ...
[02/23 11:43:10   537s] Set wireMPool w/ threadCheck
[02/23 11:43:10   538s] Set wireMPool w/ noThreadCheck
[02/23 11:43:10   538s] Cleanup real= 0:00:00.1
[02/23 11:43:10   538s] Phase 2 total (cpu=0:00:03.1 real=0:00:01.4 mem=1713.8M)
[02/23 11:43:10   538s] 
[02/23 11:43:10   538s] Total length: 1.173e+06um, number of vias: 164318
[02/23 11:43:10   538s] M1(H) length: 5.377e+01um, number of vias: 72136
[02/23 11:43:10   538s] M2(V) length: 2.515e+05um, number of vias: 63351
[02/23 11:43:10   538s] M3(H) length: 3.989e+05um, number of vias: 20709
[02/23 11:43:10   538s] M4(V) length: 3.186e+05um, number of vias: 6411
[02/23 11:43:10   538s] M5(H) length: 1.538e+05um, number of vias: 1711
[02/23 11:43:10   538s] M6(V) length: [02/23 11:43:10   538s] *** Completed Phase 2 route (cpu=0:00:03.1 real=0:00:01.4 1713.8M) ***
5.007e+04um
[02/23 11:43:10   538s] Skipping QALenRecalc
[02/23 11:43:10   538s] Starting trMTMoveCellTermsToMSLayer in MT mode ...
[02/23 11:43:10   538s] 
[02/23 11:43:10   538s] Set wireMPool w/ threadCheck
[02/23 11:43:10   538s] Set wireMPool w/ noThreadCheck
[02/23 11:43:10   538s] Starting trMTConvertWiresToNewViaCode in MT mode ...
[02/23 11:43:10   538s] *** Finished all Phases (cpu=0:00:05.6 mem=1713.8M) ***
[02/23 11:43:10   538s] trMTFlushLazyWireDel was already disabled
[02/23 11:43:10   538s] Starting trMTSprFixZeroViaCodes in MT mode ...
[02/23 11:43:10   538s] trMTSprFixZeroViaCodes runtime= 0:00:00.0
[02/23 11:43:10   538s] Starting trMTRemoveAntenna in MT mode ...
[02/23 11:43:10   538s] Set wireMPool w/ threadCheck
[02/23 11:43:10   538s] Set wireMPool w/ noThreadCheck
[02/23 11:43:10   538s] TrialRoute+GlbRouteEst total runtime= +0:00:03.7 = 0:00:04.3
[02/23 11:43:10   538s] Peak Memory Usage was 1713.8M 
[02/23 11:43:10   538s]   TrialRoute full (called once) runtime= 0:00:03.7
[02/23 11:43:10   538s]   GlbRouteEst (called 3x) runtime= 0:00:00.5
[02/23 11:43:10   538s] Set wireMPool w/ threadCheck
[02/23 11:43:10   538s] *** Finished trialRoute (cpu=0:00:05.9 real=0:00:03.7 mem=1713.8M) ***
[02/23 11:43:10   538s] 
[02/23 11:43:10   538s] Extraction called for design 'minimips' of instances=28236 and nets=22501 using extraction engine 'preRoute' .
[02/23 11:43:10   538s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/23 11:43:10   538s] Type 'man IMPEXT-3530' for more detail.
[02/23 11:43:10   538s] PreRoute RC Extraction called for design minimips.
[02/23 11:43:10   538s] RC Extraction called in multi-corner(1) mode.
[02/23 11:43:10   538s] RCMode: PreRoute
[02/23 11:43:10   538s]       RC Corner Indexes            0   
[02/23 11:43:10   538s] Capacitance Scaling Factor   : 1.00000 
[02/23 11:43:10   538s] Resistance Scaling Factor    : 1.00000 
[02/23 11:43:10   538s] Clock Cap. Scaling Factor    : 1.00000 
[02/23 11:43:10   538s] Clock Res. Scaling Factor    : 1.00000 
[02/23 11:43:10   538s] Shrink Factor                : 1.00000
[02/23 11:43:10   538s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/23 11:43:10   538s] Using capacitance table file ...
[02/23 11:43:10   538s] Updating RC grid for preRoute extraction ...
[02/23 11:43:10   538s] Initializing multi-corner capacitance tables ... 
[02/23 11:43:10   538s] Initializing multi-corner resistance tables ...
[02/23 11:43:11   539s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1713.758M)
[02/23 11:43:11   539s] setting up for view 'default_emulate_view'...
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] # Analysis View: default_emulate_view
[02/23 11:43:11   539s] ********** Clock clock Post-CTS Timing Analysis **********
[02/23 11:43:11   539s] Nr. of Subtrees                : 42
[02/23 11:43:11   539s] Nr. of Sinks                   : 1723
[02/23 11:43:11   539s] Nr. of Buffer                  : 71
[02/23 11:43:11   539s] Nr. of Level (including gates) : 5
[02/23 11:43:11   539s] Root Rise Input Tran           : 3(ps)
[02/23 11:43:11   539s] Root Fall Input Tran           : 3(ps)
[02/23 11:43:11   539s] No Driving Cell Specified!
[02/23 11:43:11   539s] Max trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST11/enl_reg/GN 516.7(ps)
[02/23 11:43:11   539s] Min trig. edge delay at sink(R): U3_di_DI_op2_reg[17]/C 440.3(ps)
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s]                                  (Actual)               (Required)          
[02/23 11:43:11   539s] Rise Phase Delay               : 440.3~516.7(ps)        0~10(ps)            
[02/23 11:43:11   539s] Fall Phase Delay               : 452.5~532.5(ps)        0~10(ps)            
[02/23 11:43:11   539s] Trig. Edge Skew                : 76.4(ps)               160(ps)             
[02/23 11:43:11   539s] Rise Skew                      : 76.4(ps)               
[02/23 11:43:11   539s] Fall Skew                      : 80(ps)                 
[02/23 11:43:11   539s] Max. Rise Buffer Tran.         : 130.2(ps)              200(ps)             
[02/23 11:43:11   539s] Max. Fall Buffer Tran.         : 126.5(ps)              200(ps)             
[02/23 11:43:11   539s] Max. Rise Sink Tran.           : 114.8(ps)              200(ps)             
[02/23 11:43:11   539s] Max. Fall Sink Tran.           : 112.8(ps)              200(ps)             
[02/23 11:43:11   539s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[02/23 11:43:11   539s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[02/23 11:43:11   539s] Min. Rise Sink Tran.           : 45.7(ps)               0(ps)               
[02/23 11:43:11   539s] Min. Fall Sink Tran.           : 44.2(ps)               0(ps)               
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] view default_emulate_view : skew = 76.4ps (required = 160ps)
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] Switching to the default view 'default_emulate_view' ...
[02/23 11:43:11   539s] Enabling 8 Threads ...
[02/23 11:43:11   539s] Multi-CPU acceleration using 8 CPU(s).
[02/23 11:43:11   539s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:11   539s] *** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1713.8M) ***
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] *** None of the buffer chains at roots are modified by the re-build process.
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] Enabling 8 Threads ...
[02/23 11:43:11   539s] Multi-CPU acceleration using 8 CPU(s).
[02/23 11:43:11   539s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:11   539s] Selecting the worst MMMC view of clock tree 'clock' ...
[02/23 11:43:11   539s] resized 0 standard cell(s).
[02/23 11:43:11   539s] inserted 0 standard cell(s).
[02/23 11:43:11   539s] *** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1713.8M) ***
[02/23 11:43:11   539s] *** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1713.8M) ***
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] *** None of the clock tree buffers/gates are modified by the skew optimization.
[02/23 11:43:11   539s] 
[02/23 11:43:11   539s] Switching to the default view 'default_emulate_view' ...
[02/23 11:43:12   540s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] *** None of the buffer chains at roots are modified by the fine-tune process.
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:12   540s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:12   540s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/23 11:43:12   540s] *** Look For Reconvergent Clock Component ***
[02/23 11:43:12   540s] The clock tree clock has no reconvergent cell.
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] # Analysis View: default_emulate_view
[02/23 11:43:12   540s] ********** Clock clock Post-CTS Timing Analysis **********
[02/23 11:43:12   540s] Nr. of Subtrees                : 42
[02/23 11:43:12   540s] Nr. of Sinks                   : 1723
[02/23 11:43:12   540s] Nr. of Buffer                  : 71
[02/23 11:43:12   540s] Nr. of Level (including gates) : 5
[02/23 11:43:12   540s] Root Rise Input Tran           : 3(ps)
[02/23 11:43:12   540s] Root Fall Input Tran           : 3(ps)
[02/23 11:43:12   540s] No Driving Cell Specified!
[02/23 11:43:12   540s] Max trig. edge delay at sink(R): U7_banc_RC_CG_HIER_INST11/enl_reg/GN 516.7(ps)
[02/23 11:43:12   540s] Min trig. edge delay at sink(R): U3_di_DI_op2_reg[17]/C 440.3(ps)
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s]                                  (Actual)               (Required)          
[02/23 11:43:12   540s] Rise Phase Delay               : 440.3~516.7(ps)        0~10(ps)            
[02/23 11:43:12   540s] Fall Phase Delay               : 452.5~532.5(ps)        0~10(ps)            
[02/23 11:43:12   540s] Trig. Edge Skew                : 76.4(ps)               160(ps)             
[02/23 11:43:12   540s] Rise Skew                      : 76.4(ps)               
[02/23 11:43:12   540s] Fall Skew                      : 80(ps)                 
[02/23 11:43:12   540s] Max. Rise Buffer Tran.         : 130.2(ps)              200(ps)             
[02/23 11:43:12   540s] Max. Fall Buffer Tran.         : 126.5(ps)              200(ps)             
[02/23 11:43:12   540s] Max. Rise Sink Tran.           : 114.8(ps)              200(ps)             
[02/23 11:43:12   540s] Max. Fall Sink Tran.           : 112.8(ps)              200(ps)             
[02/23 11:43:12   540s] Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
[02/23 11:43:12   540s] Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
[02/23 11:43:12   540s] Min. Rise Sink Tran.           : 45.7(ps)               0(ps)               
[02/23 11:43:12   540s] Min. Fall Sink Tran.           : 44.2(ps)               0(ps)               
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] view default_emulate_view : skew = 76.4ps (required = 160ps)
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] Generating Clock Analysis Report clk_report/clock.postCTS.report ....
[02/23 11:43:12   540s] Clock Analysis (CPU Time 0:00:00.1)
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'INX20'.
[02/23 11:43:12   540s] *** End ckECO (cpu=0:00:07.8, real=0:00:05.0, mem=1713.8M) ***
[02/23 11:43:12   540s] **clockDesign ... cpu = 0:02:00, real = 0:01:11, mem = 1705.8M **
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] *** Summary of all messages that are not suppressed in this session:
[02/23 11:43:12   540s] Severity  ID               Count  Summary                                  
[02/23 11:43:12   540s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[02/23 11:43:12   540s] WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
[02/23 11:43:12   540s] WARNING   IMPCK-6327           9  The final routing for net "%s" is signif...
[02/23 11:43:12   540s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[02/23 11:43:12   540s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[02/23 11:43:12   540s] WARNING   IMPCK-6350          68  Clock net %s has %g percent resistance d...
[02/23 11:43:12   540s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[02/23 11:43:12   540s] WARNING   IMPSP-270           14  Cannot find a legal location for MASTER ...
[02/23 11:43:12   540s] ERROR     IMPSP-2021           3  Could not legalize <%d> instances in the...
[02/23 11:43:12   540s] WARNING   IMPSP-2020           6  Cannot find a legal location for instanc...
[02/23 11:43:12   540s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[02/23 11:43:12   540s] *** Message Summary: 212 warning(s), 3 error(s)
[02/23 11:43:12   540s] 
[02/23 11:43:12   540s] 1
[02/23 11:43:12   540s] [DEV]innovus 7> opt_design -post_cts -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/23 11:43:38   545s] **INFO: Enabling Trial Route flow for DRV Fixing.
[02/23 11:43:38   545s] Core basic site is core
[02/23 11:43:38   545s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:43:39   546s] #spOpts: mergeVia=F 
[02/23 11:43:39   546s] Info: 8 threads available for lower-level modules during optimization.
[02/23 11:43:39   546s] GigaOpt running with 8 threads.
[02/23 11:43:42   549s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1711.8M, totSessionCpu=0:09:09 **
[02/23 11:43:42   549s] *** opt_design -post_cts ***
[02/23 11:43:42   549s] DRC Margin: user margin 0.0; extra margin 0.2
[02/23 11:43:42   549s] Hold Target Slack: user slack 0
[02/23 11:43:42   549s] Setup Target Slack: user slack 0; extra slack 0.1
[02/23 11:43:42   549s] setUsefulSkewMode -noEcoRoute
[02/23 11:43:42   549s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[02/23 11:43:42   549s] Multi-VT timing optimization disabled based on library information.
[02/23 11:43:42   549s] Summary for sequential cells idenfication: 
[02/23 11:43:42   549s] Identified SBFF number: 128
[02/23 11:43:42   549s] Identified MBFF number: 0
[02/23 11:43:42   549s] Not identified SBFF number: 0
[02/23 11:43:42   549s] Not identified MBFF number: 0
[02/23 11:43:42   549s] Number of sequential cells which are not FFs: 106
[02/23 11:43:42   549s] 
[02/23 11:43:42   549s] Start to check current routing status for nets...
[02/23 11:43:42   549s] Using hname+ instead name for net compare
[02/23 11:43:42   549s] Activating lazyNetListOrdering
[02/23 11:43:42   550s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[02/23 11:43:42   550s] All nets are already routed correctly.
[02/23 11:43:42   550s] End to check current routing status for nets (mem=1709.8M)
[02/23 11:43:43   550s] #################################################################################
[02/23 11:43:43   550s] # Design Stage: PreRoute
[02/23 11:43:43   550s] # Design Name: minimips
[02/23 11:43:43   550s] # Design Mode: 90nm
[02/23 11:43:43   550s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:43:43   550s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:43:43   550s] # Signoff Settings: SI Off 
[02/23 11:43:43   550s] #################################################################################
[02/23 11:43:43   550s] Calculate delays in Single mode...
[02/23 11:43:43   550s] Topological Sorting (CPU = 0:00:00.0, MEM = 1721.2M, InitMEM = 1717.8M)
[02/23 11:43:44   557s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/23 11:43:44   557s] End delay calculation. (MEM=2175.02 CPU=0:00:06.2 REAL=0:00:01.0)
[02/23 11:43:44   557s] *** CDM Built up (cpu=0:00:06.5  real=0:00:01.0  mem= 2175.0M) ***
[02/23 11:43:44   557s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:02.0 totSessionCpu=0:09:17 mem=2175.0M)
[02/23 11:43:45   558s] 
[02/23 11:43:45   558s] ------------------------------------------------------------
[02/23 11:43:45   558s]              Initial Summary                             
[02/23 11:43:45   558s] ------------------------------------------------------------
[02/23 11:43:45   558s] 
[02/23 11:43:45   558s] Setup views included:
[02/23 11:43:45   558s]  default_emulate_view 
[02/23 11:43:45   558s] 
[02/23 11:43:45   558s] +--------------------+---------+
[02/23 11:43:45   558s] |     Setup mode     |   all   |
[02/23 11:43:45   558s] +--------------------+---------+
[02/23 11:43:45   558s] |           WNS (ns):| -2.869  |
[02/23 11:43:45   558s] |           TNS (ns):|-317.181 |
[02/23 11:43:45   558s] |    Violating Paths:|   381   |
[02/23 11:43:45   558s] |          All Paths:|  1765   |
[02/23 11:43:45   558s] +--------------------+---------+
[02/23 11:43:45   558s] 
[02/23 11:43:45   558s] +----------------+-------------------------------+------------------+
[02/23 11:43:45   558s] |                |              Real             |       Total      |
[02/23 11:43:45   558s] |    DRVs        +------------------+------------+------------------|
[02/23 11:43:45   558s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/23 11:43:45   558s] +----------------+------------------+------------+------------------+
[02/23 11:43:45   558s] |   max_cap      |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:43:45   558s] |   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:43:45   558s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:43:45   558s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:43:45   558s] +----------------+------------------+------------+------------------+
[02/23 11:43:45   558s] 
[02/23 11:43:45   558s] Density: 79.586%
[02/23 11:43:45   558s] ------------------------------------------------------------
[02/23 11:43:45   558s] **opt_design ... cpu = 0:00:09, real = 0:00:03, mem = 1713.8M, totSessionCpu=0:09:18 **
[02/23 11:43:45   558s] PhyDesignGrid: maxLocalDensity 0.98
[02/23 11:43:45   558s] #spOpts: mergeVia=F 
[02/23 11:43:45   558s] *** Starting optimizing excluded clock nets MEM= 1713.8M) ***
[02/23 11:43:45   558s] *info: No excluded clock nets to be optimized.
[02/23 11:43:45   558s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1713.8M) ***
[02/23 11:43:45   558s] *** Starting optimizing excluded clock nets MEM= 1713.8M) ***
[02/23 11:43:45   558s] *info: No excluded clock nets to be optimized.
[02/23 11:43:45   558s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1713.8M) ***
[02/23 11:43:45   559s] <optDesign CMD> Restore Using all VT Cells
[02/23 11:43:46   559s] Effort level <high> specified for reg2reg path_group
[02/23 11:43:46   559s] Effort level <high> specified for reg2cgate path_group
[02/23 11:43:46   561s] Reported timing to dir ./timingReports
[02/23 11:43:46   561s] **opt_design ... cpu = 0:00:12, real = 0:00:04, mem = 1722.8M, totSessionCpu=0:09:21 **
[02/23 11:43:48   563s] 
[02/23 11:43:48   563s] ------------------------------------------------------------
[02/23 11:43:48   563s]      opt_design Final Summary                             
[02/23 11:43:48   563s] ------------------------------------------------------------
[02/23 11:43:48   563s] 
[02/23 11:43:48   563s] Setup views included:
[02/23 11:43:48   563s]  default_emulate_view 
[02/23 11:43:48   563s] 
[02/23 11:43:48   563s] +--------------------+---------+---------+---------+---------+
[02/23 11:43:48   563s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[02/23 11:43:48   563s] +--------------------+---------+---------+---------+---------+
[02/23 11:43:48   563s] |           WNS (ns):| -2.869  | -2.869  | -0.456  |  1.560  |
[02/23 11:43:48   563s] |           TNS (ns):|-317.181 |-304.065 | -13.116 |  0.000  |
[02/23 11:43:48   563s] |    Violating Paths:|   381   |   345   |   36    |    0    |
[02/23 11:43:48   563s] |          All Paths:|  1765   |  1723   |   41    |   103   |
[02/23 11:43:48   563s] +--------------------+---------+---------+---------+---------+
[02/23 11:43:48   563s] 
[02/23 11:43:48   563s] +----------------+-------------------------------+------------------+
[02/23 11:43:48   563s] |                |              Real             |       Total      |
[02/23 11:43:48   563s] |    DRVs        +------------------+------------+------------------|
[02/23 11:43:48   563s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/23 11:43:48   563s] +----------------+------------------+------------+------------------+
[02/23 11:43:48   563s] |   max_cap      |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:43:48   563s] |   max_tran     |      0 (0)       |   0.000    |     14 (14)      |
[02/23 11:43:48   563s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:43:48   563s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/23 11:43:48   563s] +----------------+------------------+------------+------------------+
[02/23 11:43:48   563s] 
[02/23 11:43:48   563s] Density: 79.586%
[02/23 11:43:48   563s] Routing Overflow: 0.16% H and 0.97% V
[02/23 11:43:48   563s] ------------------------------------------------------------
[02/23 11:43:48   563s] **opt_design ... cpu = 0:00:14, real = 0:00:06, mem = 1720.8M, totSessionCpu=0:09:23 **
[02/23 11:43:48   563s] *** Finished opt_design ***
[02/23 11:43:48   563s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:43:48   563s] UM:                                       -317.181            -2.869  final
[02/23 11:43:48   564s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/23 11:43:48   564s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:43:48   564s] UM:        159.54            193          -317.181            -2.869  opt_design_drv_postcts
[02/23 11:43:48   564s] 
[02/23 11:43:48   564s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:17.4 real=0:00:09.6)
[02/23 11:43:48   564s] Info: pop threads available for lower-level modules during optimization.
[02/23 11:43:49   564s] 0
[02/23 11:43:49   564s] [DEV]innovus 8> report_timing
###############################################################
[02/23 11:44:00   566s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/23 11:44:00   566s] #  OS:                Linux x86_64(Host ID pgmicro04)
[02/23 11:44:00   566s] #  Generated on:      Thu Feb 23 11:44:00 2023
[02/23 11:44:00   566s] #  Design:            minimips
[02/23 11:44:00   566s] #  Command:           report_timing
[02/23 11:44:00   566s] ###############################################################
[02/23 11:44:00   567s] Path 1: VIOLATED (-2.869 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
[02/23 11:44:00   567s]              View:default_emulate_view
[02/23 11:44:00   567s]             Group:clock
[02/23 11:44:00   567s]        Startpoint:(R) U3_di_DI_op2_reg[23]/C
[02/23 11:44:00   567s]             Clock:(R) clock
[02/23 11:44:00   567s]          Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
[02/23 11:44:00   567s]             Clock:(R) clock
[02/23 11:44:00   567s]  
[02/23 11:44:00   567s]                            Capture             Launch
[02/23 11:44:00   567s]        Clock Edge:+          4.000              0.000
[02/23 11:44:00   567s]       Src Latency:+          0.000              0.000
[02/23 11:44:00   567s]       Net Latency:+          0.607 (P)          0.618 (P)
[02/23 11:44:00   567s]           Arrival:=          4.607              0.618
[02/23 11:44:00   567s]  
[02/23 11:44:00   567s]             Setup:-          0.128
[02/23 11:44:00   567s]     Required Time:=          4.479
[02/23 11:44:00   567s]      Launch Clock:-          0.618
[02/23 11:44:00   567s]         Data Path:-          6.730
[02/23 11:44:00   567s]             Slack:=         -2.869
[02/23 11:44:00   567s] 
[02/23 11:44:00   567s] #-------------------------------------------------------------------------------------------------
[02/23 11:44:00   567s] # Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/23 11:44:00   567s] #                                                                            (ns)    (ns)     (ns)  
[02/23 11:44:00   567s] #-------------------------------------------------------------------------------------------------
[02/23 11:44:00   567s]   U3_di_DI_op2_reg[23]/C            -      C       R     (arrival)      56  0.166       -    0.618  
[02/23 11:44:00   567s]   U3_di_DI_op2_reg[23]/Q            -      C->Q    R     DFRX4          72      -   0.838    1.456  
[02/23 11:44:00   567s]   FE_DBTC96_DI_op2_23_/Q            -      A->Q    F     INX1           37  1.160   0.911    2.367  
[02/23 11:44:00   567s]   FE_OFC101_FE_DBTN96_DI_op2_23_/Q  -      A->Q    F     BUX2           40  1.210   0.666    3.033  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g82456/Q  -      B->Q    R     NA2X2           1  0.754   0.205    3.238  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g81417/Q  -      A->Q    R     AND2X4         17  0.166   0.299    3.537  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g87513/Q  -      B->Q    F     NA2X4          14  0.414   0.149    3.686  
[02/23 11:44:00   567s]   FE_DBTC26_n_10498/Q               -      A->Q    R     INX4           21  0.206   0.186    3.872  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g87520/Q  -      B->Q    F     NA2X2           1  0.241   0.063    3.935  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g78798/Q  -      A->Q    R     NA2X4           3  0.084   0.118    4.052  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g92102/Q  -      A->Q    F     INX4            2  0.181   0.036    4.088  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g84426/Q  -      B->Q    F     OR2X2           2  0.046   0.161    4.249  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g77109/Q  -      B->Q    R     NA2I1X4         1  0.083   0.062    4.311  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g76364/Q  -      A->Q    F     NA2X2           1  0.067   0.050    4.361  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g76122/Q  -      A->Q    R     NA2X4           3  0.087   0.071    4.432  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g86037/Q  -      A->Q    F     INX2            2  0.098   0.042    4.474  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g75239/Q  -      A->Q    R     NA2X2           1  0.046   0.066    4.540  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g74976/Q  -      A->Q    F     NA2X4           2  0.105   0.048    4.588  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g74492/Q  -      A->Q    R     NO2X4           1  0.058   0.052    4.640  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g74363/Q  -      AN->Q   R     NA2I1X4         3  0.074   0.109    4.748  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g86894/Q  -      A->Q    F     INX4            2  0.110   0.046    4.795  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g84058/Q  -      B->Q    R     NA2I1X4         1  0.051   0.057    4.852  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g73667/Q  -      A->Q    F     NA2X4           2  0.071   0.044    4.896  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g73336/Q  -      A->Q    R     NO2X4           1  0.057   0.051    4.947  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g73254/Q  -      AN->Q   R     NA2I1X4         5  0.075   0.133    5.080  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g72383/Q  -      S->Q    F     MU2IX4          1  0.153   0.200    5.280  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g88024/Q  -      IN0->Q  R     MU2IX4          2  0.110   0.128    5.409  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g72106/Q  -      B->Q    F     NA2X4           4  0.161   0.060    5.468  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g87486/Q  -      AN->Q   F     NO2I1X4         1  0.074   0.133    5.601  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g71815/Q  -      A->Q    R     NO2X4           1  0.057   0.059    5.660  
[02/23 11:44:00   567s]   g88155/Q                          -      B->Q    F     NO2I1X4         1  0.089   0.038    5.698  
[02/23 11:44:00   567s]   g88154/Q                          -      A->Q    R     NO2X4           2  0.056   0.100    5.798  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g71770/Q  -      A->Q    F     NA2X2           4  0.160   0.079    5.877  
[02/23 11:44:00   567s]   U4_ex_U1_alu_mul_139_47_g83907/Q  -      A->Q    R     EN2X0           1  0.099   1.111    6.988  
[02/23 11:44:00   567s]   U4_ex_U1_alu_g18789/Q             -      A->Q    F     NA2X1           1  1.938   0.193    7.181  
[02/23 11:44:00   567s]   U4_ex_U1_alu_g18437/Q             -      C->Q    R     AN31X1          1  0.453   0.166    7.348  
[02/23 11:44:00   567s]   U4_ex_U1_alu_hilo_reg[28]/D       -      D       R     DFRX1           1  0.263   0.000    7.348  
[02/23 11:44:00   567s] #-------------------------------------------------------------------------------------------------
[02/23 11:44:00   567s] 
[02/23 11:44:00   567s] 0
[02/23 11:44:00   567s] [DEV]innovus 9> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1183.88 (MB), peak = 1461.22 (MB)
[02/23 11:44:26   572s] #**INFO: setDesignMode -flowEffort standard
[02/23 11:44:26   572s] #**INFO: mulit-cut via swapping is disabled by user.
[02/23 11:44:26   572s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/23 11:44:26   572s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/23 11:44:26   572s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/23 11:44:26   572s] #spOpts: no_cmu 
[02/23 11:44:26   572s] Core basic site is core
[02/23 11:44:26   573s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:44:26   573s] Begin checking placement ... (start mem=1814.3M, init mem=1814.3M)
[02/23 11:44:26   573s] Overlapping with other instance:	4
[02/23 11:44:26   573s] Orientation Violation:	1
[02/23 11:44:26   573s] *info: Placed = 28236          (Fixed = 8235)
[02/23 11:44:26   573s] *info: Unplaced = 0           
[02/23 11:44:26   573s] Placement Density:79.59%(473307/594712)
[02/23 11:44:26   573s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1814.3M)
[02/23 11:44:26   573s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/23 11:44:26   573s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[02/23 11:44:26   573s] #**INFO: auto set of routeWithTimingDriven to true
[02/23 11:44:26   573s] #**INFO: auto set of routeWithSiDriven to true
[02/23 11:44:26   573s] 
[02/23 11:44:26   573s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/23 11:44:26   573s] *** Changed status on (113) nets in Clock.
[02/23 11:44:26   573s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1814.3M) ***
[02/23 11:44:26   573s] 
[02/23 11:44:26   573s] globalRoute
[02/23 11:44:26   573s] 
[02/23 11:44:26   573s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/23 11:44:26   573s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/23 11:44:26   573s] #setNanoRouteMode -routeWithSiDriven true
[02/23 11:44:26   573s] #setNanoRouteMode -routeWithTimingDriven true
[02/23 11:44:26   573s] #Start globalRoute on Thu Feb 23 11:44:26 2023
[02/23 11:44:26   573s] #
[02/23 11:44:27   573s] Updating RC grid for preRoute extraction ...
[02/23 11:44:27   573s] Initializing multi-corner capacitance tables ... 
[02/23 11:44:27   573s] Initializing multi-corner resistance tables ...
[02/23 11:44:27   573s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:44:27   573s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:44:27   573s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:44:27   573s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:44:27   574s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/23 11:44:27   574s] #Using multithreading with 8 threads.
[02/23 11:44:27   574s] #Start routing data preparation.
[02/23 11:44:27   574s] #Minimum voltage of a net in the design = 0.000.
[02/23 11:44:27   574s] #Maximum voltage of a net in the design = 1.800.
[02/23 11:44:27   574s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/23 11:44:27   574s] #Voltage range [0.000 - 1.800] has 22497 nets.
[02/23 11:44:28   574s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/23 11:44:28   574s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:44:28   574s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:44:28   574s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:44:28   574s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:44:28   574s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/23 11:44:28   574s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:44:28   574s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:44:28   574s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:44:28   574s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:44:28   574s] #WARNING (NRDB-2110) Found 2 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/23 11:44:28   574s] #Regenerating Ggrids automatically.
[02/23 11:44:28   574s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/23 11:44:28   574s] #Using automatically generated G-grids.
[02/23 11:44:28   574s] #Done routing data preparation.
[02/23 11:44:28   574s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1175.82 (MB), peak = 1461.22 (MB)
[02/23 11:44:28   574s] #Merging special wires using 8 threads...
[02/23 11:44:28   575s] #Number of eco nets is 0
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #Start data preparation...
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #Data preparation is done on Thu Feb 23 11:44:28 2023
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #Analyzing routing resource...
[02/23 11:44:28   575s] #Routing resource analysis is done on Thu Feb 23 11:44:28 2023
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #  Resource Analysis:
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/23 11:44:28   575s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/23 11:44:28   575s] #  --------------------------------------------------------------
[02/23 11:44:28   575s] #  Metal 1        H        1289           0        6972    93.32%
[02/23 11:44:28   575s] #  Metal 2        V        1259           0        6972     0.00%
[02/23 11:44:28   575s] #  Metal 3        H        1289           0        6972     0.00%
[02/23 11:44:28   575s] #  Metal 4        V        1259           0        6972     0.00%
[02/23 11:44:28   575s] #  Metal 5        H        1289           0        6972     0.00%
[02/23 11:44:28   575s] #  Metal 6        V         629           0        6972     0.00%
[02/23 11:44:28   575s] #  --------------------------------------------------------------
[02/23 11:44:28   575s] #  Total                   7014       0.00%  41832    15.55%
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #  113 nets (0.50%) with 1 preferred extra spacing.
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.17 (MB), peak = 1461.22 (MB)
[02/23 11:44:28   575s] #
[02/23 11:44:28   575s] #start global routing iteration 1...
[02/23 11:44:48   595s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1251.21 (MB), peak = 1461.22 (MB)
[02/23 11:44:48   595s] #
[02/23 11:44:48   595s] #start global routing iteration 2...
[02/23 11:44:52   599s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1251.84 (MB), peak = 1461.22 (MB)
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #Total number of trivial nets (e.g. < 2 pins) = 278 (skipped).
[02/23 11:44:52   599s] #Total number of routable nets = 22223.
[02/23 11:44:52   599s] #Total number of nets in the design = 22501.
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #22110 routable nets have only global wires.
[02/23 11:44:52   599s] #113 routable nets have only detail routed wires.
[02/23 11:44:52   599s] #113 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #Routed nets constraints summary:
[02/23 11:44:52   599s] #-----------------------------
[02/23 11:44:52   599s] #        Rules   Unconstrained  
[02/23 11:44:52   599s] #-----------------------------
[02/23 11:44:52   599s] #      Default           22110  
[02/23 11:44:52   599s] #-----------------------------
[02/23 11:44:52   599s] #        Total           22110  
[02/23 11:44:52   599s] #-----------------------------
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #Routing constraints summary of the whole design:
[02/23 11:44:52   599s] #------------------------------------------------
[02/23 11:44:52   599s] #        Rules   Pref Extra Space   Unconstrained  
[02/23 11:44:52   599s] #------------------------------------------------
[02/23 11:44:52   599s] #      Default                113           22110  
[02/23 11:44:52   599s] #------------------------------------------------
[02/23 11:44:52   599s] #        Total                113           22110  
[02/23 11:44:52   599s] #------------------------------------------------
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #                 OverCon       OverCon       OverCon          
[02/23 11:44:52   599s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[02/23 11:44:52   599s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[02/23 11:44:52   599s] #  ------------------------------------------------------------
[02/23 11:44:52   599s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/23 11:44:52   599s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/23 11:44:52   599s] #   Metal 3    115(1.65%)     15(0.22%)      4(0.06%)   (1.92%)
[02/23 11:44:52   599s] #   Metal 4     24(0.34%)      0(0.00%)      0(0.00%)   (0.34%)
[02/23 11:44:52   599s] #   Metal 5      5(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
[02/23 11:44:52   599s] #   Metal 6      8(0.11%)      0(0.00%)      0(0.00%)   (0.11%)
[02/23 11:44:52   599s] #  ------------------------------------------------------------
[02/23 11:44:52   599s] #     Total    152(0.42%)     15(0.04%)      4(0.01%)   (0.48%)
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[02/23 11:44:52   599s] #  Overflow after GR: 0.92% H + 0.15% V
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #Complete Global Routing.
[02/23 11:44:52   599s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:44:52   599s] #Total wire length = 1156542 um.
[02/23 11:44:52   599s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:44:52   599s] #Total wire length on LAYER MET1 = 36 um.
[02/23 11:44:52   599s] #Total wire length on LAYER MET2 = 156879 um.
[02/23 11:44:52   599s] #Total wire length on LAYER MET3 = 305546 um.
[02/23 11:44:52   599s] #Total wire length on LAYER MET4 = 308071 um.
[02/23 11:44:52   599s] #Total wire length on LAYER MET5 = 266325 um.
[02/23 11:44:52   599s] #Total wire length on LAYER METTP = 119685 um.
[02/23 11:44:52   599s] #Total number of vias = 145059
[02/23 11:44:52   599s] #Up-Via Summary (total 145059):
[02/23 11:44:52   599s] #           
[02/23 11:44:52   599s] #-----------------------
[02/23 11:44:52   599s] #  Metal 1        67585
[02/23 11:44:52   599s] #  Metal 2        44401
[02/23 11:44:52   599s] #  Metal 3        20355
[02/23 11:44:52   599s] #  Metal 4         9950
[02/23 11:44:52   599s] #  Metal 5         2768
[02/23 11:44:52   599s] #-----------------------
[02/23 11:44:52   599s] #                145059 
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #Max overcon = 6 tracks.
[02/23 11:44:52   599s] #Total overcon = 0.48%.
[02/23 11:44:52   599s] #Worst layer Gcell overcon rate = 1.92%.
[02/23 11:44:52   599s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1251.84 (MB), peak = 1461.22 (MB)
[02/23 11:44:52   599s] #
[02/23 11:44:52   599s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.38 (MB), peak = 1461.22 (MB)
[02/23 11:44:52   599s] #Start Track Assignment.
[02/23 11:44:56   603s] #Done with 30187 horizontal wires in 1 hboxes and 28879 vertical wires in 1 hboxes.
[02/23 11:45:00   606s] #Done with 8808 horizontal wires in 1 hboxes and 6061 vertical wires in 1 hboxes.
[02/23 11:45:00   607s] #Complete Track Assignment.
[02/23 11:45:00   607s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:45:00   607s] #Total wire length = 1223848 um.
[02/23 11:45:00   607s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:45:00   607s] #Total wire length on LAYER MET1 = 48390 um.
[02/23 11:45:00   607s] #Total wire length on LAYER MET2 = 152358 um.
[02/23 11:45:00   607s] #Total wire length on LAYER MET3 = 322414 um.
[02/23 11:45:00   607s] #Total wire length on LAYER MET4 = 308156 um.
[02/23 11:45:00   607s] #Total wire length on LAYER MET5 = 271749 um.
[02/23 11:45:00   607s] #Total wire length on LAYER METTP = 120782 um.
[02/23 11:45:00   607s] #Total number of vias = 145059
[02/23 11:45:00   607s] #Up-Via Summary (total 145059):
[02/23 11:45:00   607s] #           
[02/23 11:45:00   607s] #-----------------------
[02/23 11:45:00   607s] #  Metal 1        67585
[02/23 11:45:00   607s] #  Metal 2        44401
[02/23 11:45:00   607s] #  Metal 3        20355
[02/23 11:45:00   607s] #  Metal 4         9950
[02/23 11:45:00   607s] #  Metal 5         2768
[02/23 11:45:00   607s] #-----------------------
[02/23 11:45:00   607s] #                145059 
[02/23 11:45:00   607s] #
[02/23 11:45:00   607s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1215.25 (MB), peak = 1461.22 (MB)
[02/23 11:45:00   607s] #
[02/23 11:45:00   607s] #
[02/23 11:45:00   607s] #globalRoute statistics:
[02/23 11:45:00   607s] #Cpu time = 00:00:35
[02/23 11:45:00   607s] #Elapsed time = 00:00:34
[02/23 11:45:00   607s] #Increased memory = -19.68 (MB)
[02/23 11:45:00   607s] #Total memory = 1164.27 (MB)
[02/23 11:45:00   607s] #Peak memory = 1461.22 (MB)
[02/23 11:45:00   607s] #Number of warnings = 7
[02/23 11:45:00   607s] #Total number of warnings = 57
[02/23 11:45:00   607s] #Number of fails = 0
[02/23 11:45:00   607s] #Total number of fails = 0
[02/23 11:45:00   607s] #Complete globalRoute on Thu Feb 23 11:45:00 2023
[02/23 11:45:00   607s] #
[02/23 11:45:00   607s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:45:00   607s] UM:                                                                   final
[02/23 11:45:01   608s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[02/23 11:45:01   608s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/23 11:45:01   608s] UM:            44             73                                      route_design
[02/23 11:45:01   608s] #routeDesign: cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1153.64 (MB), peak = 1461.22 (MB)
[02/23 11:45:01   608s] *** Message Summary: 0 warning(s), 0 error(s)
[02/23 11:45:01   608s] 
[02/23 11:45:01   608s] 
[02/23 11:45:01   608s] detailRoute
[02/23 11:45:01   608s] 
[02/23 11:45:01   608s] #Start detailRoute on Thu Feb 23 11:45:01 2023
[02/23 11:45:01   608s] #
[02/23 11:45:02   609s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:45:02   609s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:45:02   609s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:45:02   609s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:45:02   609s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/23 11:45:02   609s] #Using multithreading with 8 threads.
[02/23 11:45:02   609s] #Start routing data preparation.
[02/23 11:45:02   609s] #Minimum voltage of a net in the design = 0.000.
[02/23 11:45:02   609s] #Maximum voltage of a net in the design = 1.800.
[02/23 11:45:02   609s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/23 11:45:02   609s] #Voltage range [0.000 - 1.800] has 22497 nets.
[02/23 11:45:03   610s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/23 11:45:03   610s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:45:03   610s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:45:03   610s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:45:03   610s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:45:03   610s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/23 11:45:03   610s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:45:03   610s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:45:03   610s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:45:03   610s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:45:03   610s] #WARNING (NRDB-2110) Found 2 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/23 11:45:03   610s] #Using user defined Ggrids in DB.
[02/23 11:45:03   610s] #Done routing data preparation.
[02/23 11:45:03   610s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1160.36 (MB), peak = 1461.22 (MB)
[02/23 11:45:03   610s] #Merging special wires using 8 threads...
[02/23 11:45:03   610s] #
[02/23 11:45:03   610s] #Start Detail Routing..
[02/23 11:45:03   610s] #start initial detail routing ...
[02/23 11:45:27   749s] #    number of violations = 2289
[02/23 11:45:27   749s] #
[02/23 11:45:27   749s] #    By Layer and Type :
[02/23 11:45:27   749s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[02/23 11:45:27   749s] #	MET1        482      134       12        0        0      628
[02/23 11:45:27   749s] #	MET2        828      131        0       24      668     1651
[02/23 11:45:27   749s] #	MET3          2        4        0        2        2       10
[02/23 11:45:27   749s] #	Totals     1312      269       12       26      670     2289
[02/23 11:45:27   749s] #cpu time = 00:02:19, elapsed time = 00:00:24, memory = 1612.85 (MB), peak = 1615.76 (MB)
[02/23 11:45:27   749s] #start 1st optimization iteration ...
[02/23 11:45:37   821s] #    number of violations = 638
[02/23 11:45:37   821s] #
[02/23 11:45:37   821s] #    By Layer and Type :
[02/23 11:45:37   821s] #	         MetSpc    Short     Loop      Mar   WreExt   Totals
[02/23 11:45:37   821s] #	MET1         53       29        1        0        0       83
[02/23 11:45:37   821s] #	MET2        285       56        0        9      196      546
[02/23 11:45:37   821s] #	MET3          1        5        0        0        2        8
[02/23 11:45:37   821s] #	MET4          0        0        0        0        1        1
[02/23 11:45:37   821s] #	Totals      339       90        1        9      199      638
[02/23 11:45:37   821s] #    number of process antenna violations = 95
[02/23 11:45:37   821s] #cpu time = 00:01:12, elapsed time = 00:00:10, memory = 1323.72 (MB), peak = 1615.76 (MB)
[02/23 11:45:37   821s] #start 2nd optimization iteration ...
[02/23 11:45:40   843s] #    number of violations = 271
[02/23 11:45:40   843s] #
[02/23 11:45:40   843s] #    By Layer and Type :
[02/23 11:45:40   843s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:40   843s] #	MET1         23        9        0        0       32
[02/23 11:45:40   843s] #	MET2        147       20        3       68      238
[02/23 11:45:40   843s] #	MET3          0        1        0        0        1
[02/23 11:45:40   843s] #	Totals      170       30        3       68      271
[02/23 11:45:40   843s] #    number of process antenna violations = 95
[02/23 11:45:40   843s] #cpu time = 00:00:22, elapsed time = 00:00:03, memory = 1306.66 (MB), peak = 1615.76 (MB)
[02/23 11:45:40   843s] #start 3rd optimization iteration ...
[02/23 11:45:42   855s] #    number of violations = 142
[02/23 11:45:42   855s] #
[02/23 11:45:42   855s] #    By Layer and Type :
[02/23 11:45:42   855s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:42   855s] #	MET1         12        5        0        0       17
[02/23 11:45:42   855s] #	MET2         61       13        3       43      120
[02/23 11:45:42   855s] #	MET3          1        4        0        0        5
[02/23 11:45:42   855s] #	Totals       74       22        3       43      142
[02/23 11:45:42   855s] #    number of process antenna violations = 103
[02/23 11:45:42   855s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1302.69 (MB), peak = 1615.76 (MB)
[02/23 11:45:42   855s] #start 4th optimization iteration ...
[02/23 11:45:43   861s] #    number of violations = 128
[02/23 11:45:43   861s] #
[02/23 11:45:43   861s] #    By Layer and Type :
[02/23 11:45:43   861s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:43   861s] #	MET1         12        5        0        0       17
[02/23 11:45:43   861s] #	MET2         57        8        3       43      111
[02/23 11:45:43   861s] #	Totals       69       13        3       43      128
[02/23 11:45:43   861s] #    number of process antenna violations = 103
[02/23 11:45:43   861s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1279.86 (MB), peak = 1615.76 (MB)
[02/23 11:45:43   861s] #start 5th optimization iteration ...
[02/23 11:45:44   866s] #    number of violations = 121
[02/23 11:45:44   866s] #
[02/23 11:45:44   866s] #    By Layer and Type :
[02/23 11:45:44   866s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:44   866s] #	MET1         12        5        0        0       17
[02/23 11:45:44   866s] #	MET2         51       10        2       41      104
[02/23 11:45:44   866s] #	Totals       63       15        2       41      121
[02/23 11:45:44   866s] #    number of process antenna violations = 103
[02/23 11:45:44   866s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1282.14 (MB), peak = 1615.76 (MB)
[02/23 11:45:44   866s] #start 6th optimization iteration ...
[02/23 11:45:46   876s] #    number of violations = 110
[02/23 11:45:46   876s] #
[02/23 11:45:46   876s] #    By Layer and Type :
[02/23 11:45:46   876s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:46   876s] #	MET1         12        3        0        0       15
[02/23 11:45:46   876s] #	MET2         54        3        2       36       95
[02/23 11:45:46   876s] #	Totals       66        6        2       36      110
[02/23 11:45:46   876s] #    number of process antenna violations = 103
[02/23 11:45:46   876s] #cpu time = 00:00:10, elapsed time = 00:00:02, memory = 1423.12 (MB), peak = 1615.76 (MB)
[02/23 11:45:46   876s] #start 7th optimization iteration ...
[02/23 11:45:48   887s] #    number of violations = 100
[02/23 11:45:48   887s] #
[02/23 11:45:48   887s] #    By Layer and Type :
[02/23 11:45:48   887s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:48   887s] #	MET1         11        2        0        0       13
[02/23 11:45:48   887s] #	MET2         50        5        1       31       87
[02/23 11:45:48   887s] #	Totals       61        7        1       31      100
[02/23 11:45:48   887s] #    number of process antenna violations = 103
[02/23 11:45:48   887s] #cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1412.02 (MB), peak = 1615.76 (MB)
[02/23 11:45:48   887s] #start 8th optimization iteration ...
[02/23 11:45:50   896s] #    number of violations = 111
[02/23 11:45:50   896s] #
[02/23 11:45:50   896s] #    By Layer and Type :
[02/23 11:45:50   896s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:50   896s] #	MET1         13        3        0        0       16
[02/23 11:45:50   896s] #	MET2         44       10        2       39       95
[02/23 11:45:50   896s] #	Totals       57       13        2       39      111
[02/23 11:45:50   896s] #    number of process antenna violations = 103
[02/23 11:45:50   896s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1406.33 (MB), peak = 1615.76 (MB)
[02/23 11:45:50   896s] #start 9th optimization iteration ...
[02/23 11:45:52   905s] #    number of violations = 106
[02/23 11:45:52   905s] #
[02/23 11:45:52   905s] #    By Layer and Type :
[02/23 11:45:52   905s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:45:52   905s] #	MET1         10        2        0       12
[02/23 11:45:52   905s] #	MET2         53        3       38       94
[02/23 11:45:52   905s] #	Totals       63        5       38      106
[02/23 11:45:52   905s] #    number of process antenna violations = 103
[02/23 11:45:52   905s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1416.62 (MB), peak = 1615.76 (MB)
[02/23 11:45:52   905s] #start 10th optimization iteration ...
[02/23 11:45:54   913s] #    number of violations = 103
[02/23 11:45:54   913s] #
[02/23 11:45:54   913s] #    By Layer and Type :
[02/23 11:45:54   913s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:54   913s] #	MET1         12        3        0        0       15
[02/23 11:45:54   913s] #	MET2         46        9        2       30       87
[02/23 11:45:54   913s] #	MET3          0        0        0        1        1
[02/23 11:45:54   913s] #	Totals       58       12        2       31      103
[02/23 11:45:54   913s] #    number of process antenna violations = 103
[02/23 11:45:54   913s] #cpu time = 00:00:09, elapsed time = 00:00:02, memory = 1405.39 (MB), peak = 1615.76 (MB)
[02/23 11:45:54   913s] #start 11th optimization iteration ...
[02/23 11:45:57   931s] #    number of violations = 84
[02/23 11:45:57   931s] #
[02/23 11:45:57   931s] #    By Layer and Type :
[02/23 11:45:57   931s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:45:57   931s] #	MET1         10        1        0       11
[02/23 11:45:57   931s] #	MET2         42        3       28       73
[02/23 11:45:57   931s] #	Totals       52        4       28       84
[02/23 11:45:57   931s] #    number of process antenna violations = 103
[02/23 11:45:57   931s] #cpu time = 00:00:18, elapsed time = 00:00:04, memory = 1562.10 (MB), peak = 1615.76 (MB)
[02/23 11:45:57   931s] #start 12th optimization iteration ...
[02/23 11:45:59   945s] #    number of violations = 85
[02/23 11:45:59   945s] #
[02/23 11:45:59   945s] #    By Layer and Type :
[02/23 11:45:59   945s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:45:59   945s] #	MET1         13        3        0        0       16
[02/23 11:45:59   945s] #	MET2         33        7        1       28       69
[02/23 11:45:59   945s] #	Totals       46       10        1       28       85
[02/23 11:45:59   945s] #    number of process antenna violations = 103
[02/23 11:45:59   945s] #cpu time = 00:00:13, elapsed time = 00:00:02, memory = 1567.78 (MB), peak = 1615.76 (MB)
[02/23 11:45:59   945s] #start 13th optimization iteration ...
[02/23 11:46:02   958s] #    number of violations = 78
[02/23 11:46:02   958s] #
[02/23 11:46:02   958s] #    By Layer and Type :
[02/23 11:46:02   958s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:46:02   958s] #	MET1         10        1        0       11
[02/23 11:46:02   958s] #	MET2         37        3       27       67
[02/23 11:46:02   958s] #	Totals       47        4       27       78
[02/23 11:46:02   958s] #    number of process antenna violations = 103
[02/23 11:46:02   958s] #cpu time = 00:00:13, elapsed time = 00:00:02, memory = 1587.44 (MB), peak = 1615.76 (MB)
[02/23 11:46:02   958s] #start 14th optimization iteration ...
[02/23 11:46:04   972s] #    number of violations = 76
[02/23 11:46:04   972s] #
[02/23 11:46:04   972s] #    By Layer and Type :
[02/23 11:46:04   972s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:04   972s] #	MET1         11        1        0        0       12
[02/23 11:46:04   972s] #	MET2         30        8        1       25       64
[02/23 11:46:04   972s] #	Totals       41        9        1       25       76
[02/23 11:46:04   972s] #    number of process antenna violations = 103
[02/23 11:46:04   972s] #cpu time = 00:00:14, elapsed time = 00:00:02, memory = 1581.17 (MB), peak = 1615.76 (MB)
[02/23 11:46:04   972s] #start 15th optimization iteration ...
[02/23 11:46:06   986s] #    number of violations = 41
[02/23 11:46:06   986s] #
[02/23 11:46:06   986s] #    By Layer and Type :
[02/23 11:46:06   986s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:06   986s] #	MET1          3        0        0        0        3
[02/23 11:46:06   986s] #	MET2         18        4        1       15       38
[02/23 11:46:06   986s] #	Totals       21        4        1       15       41
[02/23 11:46:06   986s] #    number of process antenna violations = 103
[02/23 11:46:06   986s] #cpu time = 00:00:14, elapsed time = 00:00:02, memory = 1618.92 (MB), peak = 1623.51 (MB)
[02/23 11:46:06   986s] #start 16th optimization iteration ...
[02/23 11:46:09   998s] #    number of violations = 37
[02/23 11:46:09   998s] #
[02/23 11:46:09   998s] #    By Layer and Type :
[02/23 11:46:09   998s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:09   998s] #	MET1          2        0        0        0        2
[02/23 11:46:09   998s] #	MET2         13        6        1       15       35
[02/23 11:46:09   998s] #	Totals       15        6        1       15       37
[02/23 11:46:09   998s] #    number of process antenna violations = 103
[02/23 11:46:09   998s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 1753.65 (MB), peak = 1759.95 (MB)
[02/23 11:46:09   998s] #start 17th optimization iteration ...
[02/23 11:46:11  1010s] #    number of violations = 36
[02/23 11:46:11  1010s] #
[02/23 11:46:11  1010s] #    By Layer and Type :
[02/23 11:46:11  1010s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:11  1010s] #	MET1          3        0        0        0        3
[02/23 11:46:11  1010s] #	MET2         15        3        1       14       33
[02/23 11:46:11  1010s] #	Totals       18        3        1       14       36
[02/23 11:46:11  1010s] #    number of process antenna violations = 103
[02/23 11:46:11  1010s] #cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1750.08 (MB), peak = 1759.95 (MB)
[02/23 11:46:11  1010s] #start 18th optimization iteration ...
[02/23 11:46:13  1021s] #    number of violations = 36
[02/23 11:46:13  1021s] #
[02/23 11:46:13  1021s] #    By Layer and Type :
[02/23 11:46:13  1021s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:46:13  1021s] #	MET1          2        0        0        2
[02/23 11:46:13  1021s] #	MET2         15        3       16       34
[02/23 11:46:13  1021s] #	Totals       17        3       16       36
[02/23 11:46:13  1021s] #    number of process antenna violations = 103
[02/23 11:46:13  1021s] #cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1721.28 (MB), peak = 1759.95 (MB)
[02/23 11:46:13  1021s] #start 19th optimization iteration ...
[02/23 11:46:16  1033s] #    number of violations = 34
[02/23 11:46:16  1033s] #
[02/23 11:46:16  1033s] #    By Layer and Type :
[02/23 11:46:16  1033s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:16  1033s] #	MET1          2        0        0        0        2
[02/23 11:46:16  1033s] #	MET2         13        5        1       13       32
[02/23 11:46:16  1033s] #	Totals       15        5        1       13       34
[02/23 11:46:16  1033s] #    number of process antenna violations = 103
[02/23 11:46:16  1033s] #cpu time = 00:00:13, elapsed time = 00:00:03, memory = 1722.58 (MB), peak = 1759.95 (MB)
[02/23 11:46:16  1033s] #start 20th optimization iteration ...
[02/23 11:46:18  1044s] #    number of violations = 36
[02/23 11:46:18  1044s] #
[02/23 11:46:18  1044s] #    By Layer and Type :
[02/23 11:46:18  1044s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:18  1044s] #	MET1          3        0        0        0        3
[02/23 11:46:18  1044s] #	MET2         14        4        1       14       33
[02/23 11:46:18  1044s] #	Totals       17        4        1       14       36
[02/23 11:46:18  1044s] #    number of process antenna violations = 103
[02/23 11:46:18  1044s] #cpu time = 00:00:11, elapsed time = 00:00:02, memory = 1729.24 (MB), peak = 1759.95 (MB)
[02/23 11:46:18  1044s] #Complete Detail Routing.
[02/23 11:46:18  1044s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:46:18  1044s] #Total wire length = 1189456 um.
[02/23 11:46:18  1044s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER MET1 = 24566 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER MET2 = 250539 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER MET3 = 354659 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER MET4 = 253839 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER MET5 = 205140 um.
[02/23 11:46:18  1044s] #Total wire length on LAYER METTP = 100712 um.
[02/23 11:46:18  1044s] #Total number of vias = 165464
[02/23 11:46:18  1044s] #Up-Via Summary (total 165464):
[02/23 11:46:18  1044s] #           
[02/23 11:46:18  1044s] #-----------------------
[02/23 11:46:18  1044s] #  Metal 1        72056
[02/23 11:46:18  1044s] #  Metal 2        63550
[02/23 11:46:18  1044s] #  Metal 3        19194
[02/23 11:46:18  1044s] #  Metal 4         8403
[02/23 11:46:18  1044s] #  Metal 5         2261
[02/23 11:46:18  1044s] #-----------------------
[02/23 11:46:18  1044s] #                165464 
[02/23 11:46:18  1044s] #
[02/23 11:46:18  1044s] #Total number of DRC violations = 36
[02/23 11:46:18  1044s] #Total number of overlapping instance violations = 1
[02/23 11:46:18  1044s] #Total number of violations on LAYER MET1 = 3
[02/23 11:46:18  1044s] #Total number of violations on LAYER MET2 = 33
[02/23 11:46:18  1044s] #Total number of violations on LAYER MET3 = 0
[02/23 11:46:18  1044s] #Total number of violations on LAYER MET4 = 0
[02/23 11:46:18  1044s] #Total number of violations on LAYER MET5 = 0
[02/23 11:46:18  1044s] #Total number of violations on LAYER METTP = 0
[02/23 11:46:18  1045s] #Cpu time = 00:07:15
[02/23 11:46:18  1045s] #Elapsed time = 00:01:16
[02/23 11:46:18  1045s] #Increased memory = 12.01 (MB)
[02/23 11:46:18  1045s] #Total memory = 1170.75 (MB)
[02/23 11:46:18  1045s] #Peak memory = 1759.95 (MB)
[02/23 11:46:18  1045s] #
[02/23 11:46:18  1045s] #Start Post Routing Optimization.
[02/23 11:46:18  1045s] #start 1st post routing optimization iteration ...
[02/23 11:46:33  1118s] #    number of DRC violations = 34
[02/23 11:46:33  1118s] #
[02/23 11:46:33  1118s] #    By Layer and Type :
[02/23 11:46:33  1118s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:33  1118s] #	MET1          3        0        0        0        3
[02/23 11:46:33  1118s] #	MET2         15        3        2       11       31
[02/23 11:46:33  1118s] #	Totals       18        3        2       11       34
[02/23 11:46:33  1118s] #cpu time = 00:01:13, elapsed time = 00:00:15, memory = 1155.60 (MB), peak = 1792.93 (MB)
[02/23 11:46:33  1118s] #start 2nd post routing optimization iteration ...
[02/23 11:46:46  1185s] #    number of DRC violations = 34
[02/23 11:46:46  1185s] #
[02/23 11:46:46  1185s] #    By Layer and Type :
[02/23 11:46:46  1185s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:46  1185s] #	MET1          3        0        0        0        3
[02/23 11:46:46  1185s] #	MET2         15        3        2       11       31
[02/23 11:46:46  1185s] #	Totals       18        3        2       11       34
[02/23 11:46:46  1185s] #cpu time = 00:01:07, elapsed time = 00:00:13, memory = 1152.40 (MB), peak = 1795.03 (MB)
[02/23 11:46:46  1185s] #Complete Post Routing Optimization.
[02/23 11:46:46  1185s] #Cpu time = 00:02:21
[02/23 11:46:46  1185s] #Elapsed time = 00:00:27
[02/23 11:46:46  1185s] #Increased memory = -18.35 (MB)
[02/23 11:46:46  1185s] #Total memory = 1152.40 (MB)
[02/23 11:46:46  1185s] #Peak memory = 1795.03 (MB)
[02/23 11:46:46  1185s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:46:46  1185s] #Total wire length = 1189453 um.
[02/23 11:46:46  1185s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER MET1 = 24568 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER MET2 = 250550 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER MET3 = 354675 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER MET4 = 253810 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER MET5 = 205138 um.
[02/23 11:46:46  1185s] #Total wire length on LAYER METTP = 100712 um.
[02/23 11:46:46  1185s] #Total number of vias = 165464
[02/23 11:46:46  1185s] #Up-Via Summary (total 165464):
[02/23 11:46:46  1185s] #           
[02/23 11:46:46  1185s] #-----------------------
[02/23 11:46:46  1185s] #  Metal 1        72057
[02/23 11:46:46  1185s] #  Metal 2        63552
[02/23 11:46:46  1185s] #  Metal 3        19191
[02/23 11:46:46  1185s] #  Metal 4         8403
[02/23 11:46:46  1185s] #  Metal 5         2261
[02/23 11:46:46  1185s] #-----------------------
[02/23 11:46:46  1185s] #                165464 
[02/23 11:46:46  1185s] #
[02/23 11:46:46  1185s] #Total number of DRC violations = 34
[02/23 11:46:46  1185s] #Total number of overlapping instance violations = 1
[02/23 11:46:46  1185s] #Total number of violations on LAYER MET1 = 3
[02/23 11:46:46  1185s] #Total number of violations on LAYER MET2 = 31
[02/23 11:46:46  1185s] #Total number of violations on LAYER MET3 = 0
[02/23 11:46:46  1185s] #Total number of violations on LAYER MET4 = 0
[02/23 11:46:46  1185s] #Total number of violations on LAYER MET5 = 0
[02/23 11:46:46  1185s] #Total number of violations on LAYER METTP = 0
[02/23 11:46:46  1185s] #
[02/23 11:46:46  1185s] #start routing for process antenna violation fix ...
[02/23 11:46:46  1186s] #
[02/23 11:46:46  1186s] #    By Layer and Type :
[02/23 11:46:46  1186s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:46  1186s] #	MET1          3        0        0        0        3
[02/23 11:46:46  1186s] #	MET2         15        3        2       11       31
[02/23 11:46:46  1186s] #	Totals       18        3        2       11       34
[02/23 11:46:46  1186s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1154.98 (MB), peak = 1795.03 (MB)
[02/23 11:46:46  1186s] #
[02/23 11:46:46  1186s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:46:46  1186s] #Total wire length = 1189525 um.
[02/23 11:46:46  1186s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER MET1 = 24568 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER MET2 = 250550 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER MET3 = 354627 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER MET4 = 253690 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER MET5 = 205211 um.
[02/23 11:46:46  1186s] #Total wire length on LAYER METTP = 100880 um.
[02/23 11:46:46  1186s] #Total number of vias = 165624
[02/23 11:46:46  1186s] #Up-Via Summary (total 165624):
[02/23 11:46:46  1186s] #           
[02/23 11:46:46  1186s] #-----------------------
[02/23 11:46:46  1186s] #  Metal 1        72057
[02/23 11:46:46  1186s] #  Metal 2        63560
[02/23 11:46:46  1186s] #  Metal 3        19211
[02/23 11:46:46  1186s] #  Metal 4         8461
[02/23 11:46:46  1186s] #  Metal 5         2335
[02/23 11:46:46  1186s] #-----------------------
[02/23 11:46:46  1186s] #                165624 
[02/23 11:46:46  1186s] #
[02/23 11:46:46  1186s] #Total number of DRC violations = 34
[02/23 11:46:46  1186s] #Total number of overlapping instance violations = 1
[02/23 11:46:46  1186s] #Total number of net violated process antenna rule = 0
[02/23 11:46:46  1186s] #Total number of violations on LAYER MET1 = 3
[02/23 11:46:46  1186s] #Total number of violations on LAYER MET2 = 31
[02/23 11:46:46  1186s] #Total number of violations on LAYER MET3 = 0
[02/23 11:46:46  1186s] #Total number of violations on LAYER MET4 = 0
[02/23 11:46:46  1186s] #Total number of violations on LAYER MET5 = 0
[02/23 11:46:46  1186s] #Total number of violations on LAYER METTP = 0
[02/23 11:46:46  1187s] #
[02/23 11:46:47  1188s] #
[02/23 11:46:47  1188s] #detailRoute statistics:
[02/23 11:46:47  1188s] #Cpu time = 00:09:40
[02/23 11:46:47  1188s] #Elapsed time = 00:01:47
[02/23 11:46:47  1188s] #Increased memory = -14.05 (MB)
[02/23 11:46:47  1188s] #Total memory = 1139.59 (MB)
[02/23 11:46:47  1188s] #Peak memory = 1795.03 (MB)
[02/23 11:46:47  1188s] #Number of warnings = 7
[02/23 11:46:47  1188s] #Total number of warnings = 64
[02/23 11:46:47  1188s] #Number of fails = 0
[02/23 11:46:47  1188s] #Total number of fails = 0
[02/23 11:46:47  1188s] #Complete detailRoute on Thu Feb 23 11:46:47 2023
[02/23 11:46:47  1188s] #
[02/23 11:46:47  1188s] 
[02/23 11:46:47  1188s] globalDetailRoute
[02/23 11:46:47  1188s] 
[02/23 11:46:47  1188s] #Start globalDetailRoute on Thu Feb 23 11:46:47 2023
[02/23 11:46:47  1188s] #
[02/23 11:46:50  1190s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:46:50  1190s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[02/23 11:46:50  1190s] #WARNING (NRDB-51) SPECIAL_NET gnd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:46:50  1190s] #WARNING (NRDB-51) SPECIAL_NET vdd! has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[02/23 11:46:50  1191s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[02/23 11:46:50  1191s] #Using multithreading with 8 threads.
[02/23 11:46:50  1191s] #Start routing data preparation.
[02/23 11:46:50  1191s] #Minimum voltage of a net in the design = 0.000.
[02/23 11:46:50  1191s] #Maximum voltage of a net in the design = 1.800.
[02/23 11:46:50  1191s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/23 11:46:50  1191s] #Voltage range [0.000 - 1.800] has 22497 nets.
[02/23 11:46:50  1191s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[02/23 11:46:50  1191s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:46:50  1191s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:46:50  1191s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[02/23 11:46:50  1191s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[02/23 11:46:50  1191s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[02/23 11:46:51  1191s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g79557 WELLTAP_5583. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:46:51  1191s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:46:51  1191s] #WARNING (NRDB-2111) Found overlapping instances U4_ex_U1_alu_mul_138_45_g89940 WELLTAP_5054. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/23 11:46:51  1191s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/23 11:46:51  1191s] #WARNING (NRDB-2110) Found 2 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/23 11:46:51  1191s] #Regenerating Ggrids automatically.
[02/23 11:46:51  1191s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[02/23 11:46:51  1191s] #Using automatically generated G-grids.
[02/23 11:46:51  1191s] #Done routing data preparation.
[02/23 11:46:51  1191s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.00 (MB), peak = 1795.03 (MB)
[02/23 11:46:51  1191s] #Merging special wires using 8 threads...
[02/23 11:46:51  1191s] #WARNING (NRGR-22) Design is already detail routed.
[02/23 11:46:51  1192s] #Cpu time = 00:00:01
[02/23 11:46:51  1192s] #Elapsed time = 00:00:01
[02/23 11:46:51  1192s] #Increased memory = 2.88 (MB)
[02/23 11:46:51  1192s] #Total memory = 1157.29 (MB)
[02/23 11:46:51  1192s] #Peak memory = 1795.03 (MB)
[02/23 11:46:51  1192s] #Using multithreading with 8 threads.
[02/23 11:46:51  1192s] #
[02/23 11:46:51  1192s] #Start Detail Routing..
[02/23 11:46:51  1192s] #start initial detail routing ...
[02/23 11:46:51  1192s] #    number of violations = 34
[02/23 11:46:51  1192s] #
[02/23 11:46:51  1192s] #    By Layer and Type :
[02/23 11:46:51  1192s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:51  1192s] #	MET1          3        0        0        0        3
[02/23 11:46:51  1192s] #	MET2         15        3        2       11       31
[02/23 11:46:51  1192s] #	Totals       18        3        2       11       34
[02/23 11:46:51  1192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.71 (MB), peak = 1795.03 (MB)
[02/23 11:46:51  1192s] #start 1st optimization iteration ...
[02/23 11:46:52  1194s] #    number of violations = 35
[02/23 11:46:52  1194s] #
[02/23 11:46:52  1194s] #    By Layer and Type :
[02/23 11:46:52  1194s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:52  1194s] #	MET1          3        1        0        0        4
[02/23 11:46:52  1194s] #	MET2         13        4        2       12       31
[02/23 11:46:52  1194s] #	Totals       16        5        2       12       35
[02/23 11:46:52  1194s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1237.86 (MB), peak = 1795.03 (MB)
[02/23 11:46:52  1194s] #start 2nd optimization iteration ...
[02/23 11:46:52  1195s] #    number of violations = 35
[02/23 11:46:52  1195s] #
[02/23 11:46:52  1195s] #    By Layer and Type :
[02/23 11:46:52  1195s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:52  1195s] #	MET1          3        1        0        0        4
[02/23 11:46:52  1195s] #	MET2         13        4        2       12       31
[02/23 11:46:52  1195s] #	Totals       16        5        2       12       35
[02/23 11:46:52  1195s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1242.48 (MB), peak = 1795.03 (MB)
[02/23 11:46:52  1195s] #start 3rd optimization iteration ...
[02/23 11:46:52  1197s] #    number of violations = 36
[02/23 11:46:52  1197s] #
[02/23 11:46:52  1197s] #    By Layer and Type :
[02/23 11:46:52  1197s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:52  1197s] #	MET1          3        1        0        0        4
[02/23 11:46:52  1197s] #	MET2         13        4        2       13       32
[02/23 11:46:52  1197s] #	Totals       16        5        2       13       36
[02/23 11:46:52  1197s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1252.22 (MB), peak = 1795.03 (MB)
[02/23 11:46:52  1197s] #start 4th optimization iteration ...
[02/23 11:46:53  1198s] #    number of violations = 34
[02/23 11:46:53  1198s] #
[02/23 11:46:53  1198s] #    By Layer and Type :
[02/23 11:46:53  1198s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:53  1198s] #	MET1          3        1        0        0        4
[02/23 11:46:53  1198s] #	MET2         12        5        2       11       30
[02/23 11:46:53  1198s] #	Totals       15        6        2       11       34
[02/23 11:46:53  1198s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1253.38 (MB), peak = 1795.03 (MB)
[02/23 11:46:53  1198s] #start 5th optimization iteration ...
[02/23 11:46:53  1200s] #    number of violations = 36
[02/23 11:46:53  1200s] #
[02/23 11:46:53  1200s] #    By Layer and Type :
[02/23 11:46:53  1200s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:53  1200s] #	MET1          3        1        0        0        4
[02/23 11:46:53  1200s] #	MET2         14        3        1       14       32
[02/23 11:46:53  1200s] #	Totals       17        4        1       14       36
[02/23 11:46:53  1200s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1254.01 (MB), peak = 1795.03 (MB)
[02/23 11:46:53  1200s] #start 6th optimization iteration ...
[02/23 11:46:54  1204s] #    number of violations = 35
[02/23 11:46:54  1204s] #
[02/23 11:46:54  1204s] #    By Layer and Type :
[02/23 11:46:54  1204s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:54  1204s] #	MET1          3        0        0        0        3
[02/23 11:46:54  1204s] #	MET2         16        2        1       13       32
[02/23 11:46:54  1204s] #	Totals       19        2        1       13       35
[02/23 11:46:54  1204s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1408.39 (MB), peak = 1795.03 (MB)
[02/23 11:46:54  1204s] #start 7th optimization iteration ...
[02/23 11:46:54  1208s] #    number of violations = 33
[02/23 11:46:54  1208s] #
[02/23 11:46:54  1208s] #    By Layer and Type :
[02/23 11:46:54  1208s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:54  1208s] #	MET1          4        0        0        0        4
[02/23 11:46:54  1208s] #	MET2         11        6        2        9       28
[02/23 11:46:54  1208s] #	MET3          0        0        0        1        1
[02/23 11:46:54  1208s] #	Totals       15        6        2       10       33
[02/23 11:46:54  1208s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1415.22 (MB), peak = 1795.03 (MB)
[02/23 11:46:54  1208s] #start 8th optimization iteration ...
[02/23 11:46:55  1211s] #    number of violations = 37
[02/23 11:46:55  1211s] #
[02/23 11:46:55  1211s] #    By Layer and Type :
[02/23 11:46:55  1211s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:55  1211s] #	MET1          3        0        0        0        3
[02/23 11:46:55  1211s] #	MET2         11        7        2       14       34
[02/23 11:46:55  1211s] #	Totals       14        7        2       14       37
[02/23 11:46:55  1211s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1413.78 (MB), peak = 1795.03 (MB)
[02/23 11:46:55  1211s] #start 9th optimization iteration ...
[02/23 11:46:55  1214s] #    number of violations = 37
[02/23 11:46:55  1214s] #
[02/23 11:46:55  1214s] #    By Layer and Type :
[02/23 11:46:55  1214s] #	         MetSpc   WreExt   Totals
[02/23 11:46:55  1214s] #	MET1          3        0        3
[02/23 11:46:55  1214s] #	MET2         18       16       34
[02/23 11:46:55  1214s] #	Totals       21       16       37
[02/23 11:46:55  1214s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1411.66 (MB), peak = 1795.03 (MB)
[02/23 11:46:55  1214s] #start 10th optimization iteration ...
[02/23 11:46:56  1217s] #    number of violations = 35
[02/23 11:46:56  1217s] #
[02/23 11:46:56  1217s] #    By Layer and Type :
[02/23 11:46:56  1217s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:56  1217s] #	MET1          3        0        0        0        3
[02/23 11:46:56  1217s] #	MET2         11        7        2       12       32
[02/23 11:46:56  1217s] #	Totals       14        7        2       12       35
[02/23 11:46:56  1217s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1410.51 (MB), peak = 1795.03 (MB)
[02/23 11:46:56  1217s] #start 11th optimization iteration ...
[02/23 11:46:57  1225s] #    number of violations = 34
[02/23 11:46:57  1225s] #
[02/23 11:46:57  1225s] #    By Layer and Type :
[02/23 11:46:57  1225s] #	         MetSpc    Short   WreExt   Totals
[02/23 11:46:57  1225s] #	MET1          3        0        0        3
[02/23 11:46:57  1225s] #	MET2         17        1       13       31
[02/23 11:46:57  1225s] #	Totals       20        1       13       34
[02/23 11:46:57  1225s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1577.37 (MB), peak = 1795.03 (MB)
[02/23 11:46:57  1225s] #start 12th optimization iteration ...
[02/23 11:46:58  1231s] #    number of violations = 38
[02/23 11:46:58  1231s] #
[02/23 11:46:58  1231s] #    By Layer and Type :
[02/23 11:46:58  1231s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:46:58  1231s] #	MET1          3        0        0        0        3
[02/23 11:46:58  1231s] #	MET2         13        5        1       16       35
[02/23 11:46:58  1231s] #	Totals       16        5        1       16       38
[02/23 11:46:58  1231s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1582.09 (MB), peak = 1795.03 (MB)
[02/23 11:46:58  1231s] #Complete Detail Routing.
[02/23 11:46:58  1231s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:46:58  1231s] #Total wire length = 1189521 um.
[02/23 11:46:58  1231s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER MET1 = 24562 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER MET2 = 250560 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER MET3 = 354582 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER MET4 = 253725 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER MET5 = 205212 um.
[02/23 11:46:58  1231s] #Total wire length on LAYER METTP = 100880 um.
[02/23 11:46:58  1231s] #Total number of vias = 165631
[02/23 11:46:58  1231s] #Up-Via Summary (total 165631):
[02/23 11:46:58  1231s] #           
[02/23 11:46:58  1231s] #-----------------------
[02/23 11:46:58  1231s] #  Metal 1        72056
[02/23 11:46:58  1231s] #  Metal 2        63564
[02/23 11:46:58  1231s] #  Metal 3        19212
[02/23 11:46:58  1231s] #  Metal 4         8464
[02/23 11:46:58  1231s] #  Metal 5         2335
[02/23 11:46:58  1231s] #-----------------------
[02/23 11:46:58  1231s] #                165631 
[02/23 11:46:58  1231s] #
[02/23 11:46:58  1231s] #Total number of DRC violations = 38
[02/23 11:46:58  1231s] #Total number of overlapping instance violations = 1
[02/23 11:46:58  1231s] #Total number of violations on LAYER MET1 = 3
[02/23 11:46:58  1231s] #Total number of violations on LAYER MET2 = 35
[02/23 11:46:58  1231s] #Total number of violations on LAYER MET3 = 0
[02/23 11:46:58  1231s] #Total number of violations on LAYER MET4 = 0
[02/23 11:46:58  1231s] #Total number of violations on LAYER MET5 = 0
[02/23 11:46:58  1231s] #Total number of violations on LAYER METTP = 0
[02/23 11:46:58  1231s] #Cpu time = 00:00:40
[02/23 11:46:58  1231s] #Elapsed time = 00:00:07
[02/23 11:46:58  1231s] #Increased memory = 3.32 (MB)
[02/23 11:46:58  1231s] #Total memory = 1160.61 (MB)
[02/23 11:46:58  1231s] #Peak memory = 1795.03 (MB)
[02/23 11:46:58  1231s] #
[02/23 11:46:58  1231s] #Start Post Routing Optimization.
[02/23 11:46:58  1232s] #start 1st post routing optimization iteration ...
[02/23 11:47:04  1239s] #    number of DRC violations = 38
[02/23 11:47:04  1239s] #
[02/23 11:47:04  1239s] #    By Layer and Type :
[02/23 11:47:04  1239s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:47:04  1239s] #	MET1          3        0        0        0        3
[02/23 11:47:04  1239s] #	MET2         13        5        1       16       35
[02/23 11:47:04  1239s] #	Totals       16        5        1       16       38
[02/23 11:47:04  1239s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1163.59 (MB), peak = 1795.03 (MB)
[02/23 11:47:04  1239s] #Complete Post Routing Optimization.
[02/23 11:47:04  1239s] #Cpu time = 00:00:08
[02/23 11:47:04  1239s] #Elapsed time = 00:00:05
[02/23 11:47:04  1239s] #Increased memory = 2.98 (MB)
[02/23 11:47:04  1239s] #Total memory = 1163.59 (MB)
[02/23 11:47:04  1239s] #Peak memory = 1795.03 (MB)
[02/23 11:47:04  1239s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:47:04  1239s] #Total wire length = 1189521 um.
[02/23 11:47:04  1239s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER MET1 = 24562 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER MET2 = 250560 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER MET3 = 354582 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER MET4 = 253725 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER MET5 = 205212 um.
[02/23 11:47:04  1239s] #Total wire length on LAYER METTP = 100880 um.
[02/23 11:47:04  1239s] #Total number of vias = 165631
[02/23 11:47:04  1239s] #Up-Via Summary (total 165631):
[02/23 11:47:04  1239s] #           
[02/23 11:47:04  1239s] #-----------------------
[02/23 11:47:04  1239s] #  Metal 1        72056
[02/23 11:47:04  1239s] #  Metal 2        63564
[02/23 11:47:04  1239s] #  Metal 3        19212
[02/23 11:47:04  1239s] #  Metal 4         8464
[02/23 11:47:04  1239s] #  Metal 5         2335
[02/23 11:47:04  1239s] #-----------------------
[02/23 11:47:04  1239s] #                165631 
[02/23 11:47:04  1239s] #
[02/23 11:47:04  1239s] #Total number of DRC violations = 38
[02/23 11:47:04  1239s] #Total number of overlapping instance violations = 1
[02/23 11:47:04  1239s] #Total number of violations on LAYER MET1 = 3
[02/23 11:47:04  1239s] #Total number of violations on LAYER MET2 = 35
[02/23 11:47:04  1239s] #Total number of violations on LAYER MET3 = 0
[02/23 11:47:04  1239s] #Total number of violations on LAYER MET4 = 0
[02/23 11:47:04  1239s] #Total number of violations on LAYER MET5 = 0
[02/23 11:47:04  1239s] #Total number of violations on LAYER METTP = 0
[02/23 11:47:04  1239s] #
[02/23 11:47:04  1239s] #start routing for process antenna violation fix ...
[02/23 11:47:04  1240s] #
[02/23 11:47:04  1240s] #    By Layer and Type :
[02/23 11:47:04  1240s] #	         MetSpc    Short      Mar   WreExt   Totals
[02/23 11:47:04  1240s] #	MET1          3        0        0        0        3
[02/23 11:47:04  1240s] #	MET2         13        5        1       16       35
[02/23 11:47:04  1240s] #	Totals       16        5        1       16       38
[02/23 11:47:04  1240s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1157.43 (MB), peak = 1795.03 (MB)
[02/23 11:47:04  1240s] #
[02/23 11:47:04  1240s] #Total number of nets with non-default rule or having extra spacing = 113
[02/23 11:47:04  1240s] #Total wire length = 1189521 um.
[02/23 11:47:04  1240s] #Total half perimeter of net bounding box = 1043648 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER MET1 = 24562 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER MET2 = 250560 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER MET3 = 354582 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER MET4 = 253725 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER MET5 = 205212 um.
[02/23 11:47:04  1240s] #Total wire length on LAYER METTP = 100880 um.
[02/23 11:47:04  1240s] #Total number of vias = 165631
[02/23 11:47:04  1240s] #Up-Via Summary (total 165631):
[02/23 11:47:04  1240s] #           
[02/23 11:47:04  1240s] #-----------------------
[02/23 11:47:04  1240s] #  Metal 1        72056
[02/23 11:47:04  1240s] #  Metal 2        63564
[02/23 11:47:04  1240s] #  Metal 3        19212
[02/23 11:47:04  1240s] #  Metal 4         8464
[02/23 11:47:04  1240s] #  Metal 5         2335
[02/23 11:47:04  1240s] #-----------------------
[02/23 11:47:04  1240s] #                165631 
[02/23 11:47:04  1240s] #
[02/23 11:47:04  1240s] #Total number of DRC violations = 38
[02/23 11:47:04  1240s] #Total number of overlapping instance violations = 1
[02/23 11:47:04  1240s] #Total number of net violated process antenna rule = 0
[02/23 11:47:04  1240s] #Total number of violations on LAYER MET1 = 3
[02/23 11:47:04  1240s] #Total number of violations on LAYER MET2 = 35
[02/23 11:47:04  1240s] #Total number of violations on LAYER MET3 = 0
[02/23 11:47:04  1240s] #Total number of violations on LAYER MET4 = 0
[02/23 11:47:04  1240s] #Total number of violations on LAYER MET5 = 0
[02/23 11:47:04  1240s] #Total number of violations on LAYER METTP = 0
[02/23 11:47:04  1240s] #
[02/23 11:47:04  1240s] #detailRoute Statistics:
[02/23 11:47:04  1240s] #Cpu time = 00:00:49
[02/23 11:47:04  1240s] #Elapsed time = 00:00:13
[02/23 11:47:04  1240s] #Increased memory = -1.07 (MB)
[02/23 11:47:04  1240s] #Total memory = 1156.22 (MB)
[02/23 11:47:04  1240s] #Peak memory = 1795.03 (MB)
[02/23 11:47:05  1241s] #
[02/23 11:47:05  1241s] #globalDetailRoute statistics:
[02/23 11:47:05  1241s] #Cpu time = 00:00:53
[02/23 11:47:05  1241s] #Elapsed time = 00:00:18
[02/23 11:47:05  1241s] #Increased memory = 5.20 (MB)
[02/23 11:47:05  1241s] #Total memory = 1144.79 (MB)
[02/23 11:47:05  1241s] #Peak memory = 1795.03 (MB)
[02/23 11:47:05  1241s] #Number of warnings = 8
[02/23 11:47:05  1241s] #Total number of warnings = 72
[02/23 11:47:05  1241s] #Number of fails = 0
[02/23 11:47:05  1241s] #Total number of fails = 0
[02/23 11:47:05  1241s] #Complete globalDetailRoute on Thu Feb 23 11:47:05 2023
[02/23 11:47:05  1241s] #
[02/23 11:47:05  1241s] #spOpts: no_cmu 
[02/23 11:47:05  1241s] Core basic site is core
[02/23 11:47:05  1241s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:47:05  1241s] Begin checking placement ... (start mem=1806.0M, init mem=1806.0M)
[02/23 11:47:05  1241s] Overlapping with other instance:	4
[02/23 11:47:05  1241s] Orientation Violation:	1
[02/23 11:47:05  1241s] *info: Recommended don't use cell = 0           
[02/23 11:47:05  1241s] *info: Placed = 28236          (Fixed = 8235)
[02/23 11:47:05  1241s] *info: Unplaced = 0           
[02/23 11:47:05  1241s] Placement Density:79.59%(473307/594712)
[02/23 11:47:05  1241s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1806.0M)
[02/23 11:47:05  1241s] ############################################################################
[02/23 11:47:05  1241s] # Innovus Netlist Design Rule Check
[02/23 11:47:05  1241s] # Thu Feb 23 11:47:05 2023
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] ############################################################################
[02/23 11:47:05  1241s] Design: minimips
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] ------ Design Summary:
[02/23 11:47:05  1241s] Total Standard Cell Number   (cells) : 28236
[02/23 11:47:05  1241s] Total Block Cell Number      (cells) : 0
[02/23 11:47:05  1241s] Total I/O Pad Cell Number    (cells) : 0
[02/23 11:47:05  1241s] Total Standard Cell Area     ( um^2) : 492983.11
[02/23 11:47:05  1241s] Total Block Cell Area        ( um^2) : 0.00
[02/23 11:47:05  1241s] Total I/O Pad Cell Area      ( um^2) : 0.00
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] ------ Design Statistics:
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Number of Instances            : 28236
[02/23 11:47:05  1241s] Number of Nets                 : 22501
[02/23 11:47:05  1241s] Average number of Pins per Net : 3.22
[02/23 11:47:05  1241s] Maximum number of Pins in Net  : 76
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] ------ I/O Port summary
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Number of Primary I/O Ports    : 70
[02/23 11:47:05  1241s] Number of Input Ports          : 4
[02/23 11:47:05  1241s] Number of Output Ports         : 34
[02/23 11:47:05  1241s] Number of Bidirectional Ports  : 32
[02/23 11:47:05  1241s] Number of Power/Ground Ports   : 0
[02/23 11:47:05  1241s] Number of Floating Ports                     *: 0
[02/23 11:47:05  1241s] Number of Ports Connected to Multiple Pads   *: 0
[02/23 11:47:05  1241s] Number of Ports Connected to Core Instances   : 70
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] ------ Design Rule Checking:
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Number of Output Pins connect to Power/Ground *: 0
[02/23 11:47:05  1241s] Number of Insts with Input Pins tied together ?: 2
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieHi term 'D' of instance 'U9_bus_ctrl_req_allowed_reg' is tied to net 'vdd!'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'RC_CG_DECLONE_HIER_INST/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST41/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U8_syscop_RC_CG_HIER_INST40/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U3_di_RC_CG_HIER_INST4/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST9/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST39/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST38/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST37/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST36/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST35/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST34/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST33/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST32/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST31/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST30/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST29/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST28/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST27/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2148):	TieLo term 'B' of instance 'U7_banc_RC_CG_HIER_INST26/g7' is tied to net 'gnd!'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/23 11:47:05  1241s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/23 11:47:05  1241s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:47:05  1241s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 42
[02/23 11:47:05  1241s] Number of Input/InOut Floating Pins            : 0
[02/23 11:47:05  1241s] Number of Output Floating Pins                 : 0
[02/23 11:47:05  1241s] Number of Output Term Marked TieHi/Lo         *: 0
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Number of nets with tri-state drivers          : 32
[02/23 11:47:05  1241s] Number of nets with parallel drivers           : 0
[02/23 11:47:05  1241s] Number of nets with multiple drivers           : 0
[02/23 11:47:05  1241s] Number of nets with no driver (No FanIn)       : 0
[02/23 11:47:05  1241s] Number of Output Floating nets (No FanOut)     : 272
[02/23 11:47:05  1241s] Number of High Fanout nets (>50)               : 43
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[02/23 11:47:05  1241s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[02/23 11:47:05  1241s] To increase the message display limit, refer to the product command reference manual.
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] # Number of cells of input netlist marked dont_use = 6400.
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking routing tracks.....
[02/23 11:47:05  1241s] Checking other grids.....
[02/23 11:47:05  1241s] Checking FINFET Grid is on Manufacture Grid.....
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking core/die box is on Grid.....
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking snap rule ......
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking Row is on grid......
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking AreaIO row.....
[02/23 11:47:05  1241s] Checking routing blockage.....
[02/23 11:47:05  1241s] Checking components.....
[02/23 11:47:05  1241s] Checking IO Pins.....
[02/23 11:47:05  1241s] Checking constraints (guide/region/fence).....
[02/23 11:47:05  1241s] Checking groups.....
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking Ptn Pins .....
[02/23 11:47:05  1241s] Checking Ptn Core Box.....
[02/23 11:47:05  1241s] 
[02/23 11:47:05  1241s] Checking Preroutes.....
[02/23 11:47:05  1241s] No. of regular pre-routes not on tracks : 0 
[02/23 11:47:05  1241s]  Design check done.
[02/23 11:47:06  1241s] Report saved in file checkDesign/minimips.main.htm.ascii.
[02/23 11:47:06  1241s] 
[02/23 11:47:06  1241s] *** Summary of all messages that are not suppressed in this session:
[02/23 11:47:06  1241s] Severity  ID               Count  Summary                                  
[02/23 11:47:06  1241s] WARNING   IMPDB-2139        6400  Input netlist has a cell %s which is mar...
[02/23 11:47:06  1241s] WARNING   IMPDB-2148          42  %sterm '%s' of %sinstance '%s' is tied t...
[02/23 11:47:06  1241s] *** Message Summary: 6442 warning(s), 0 error(s)
[02/23 11:47:06  1241s] 
[02/23 11:47:06  1241s] ###############################################################
[02/23 11:47:06  1241s] #  Generated by:      Cadence Innovus 15.20-p005_1
[02/23 11:47:06  1241s] #  OS:                Linux x86_64(Host ID pgmicro04)
[02/23 11:47:06  1241s] #  Generated on:      Thu Feb 23 11:47:06 2023
[02/23 11:47:06  1241s] #  Design:            minimips
[02/23 11:47:06  1241s] #  Command:           report_timing
[02/23 11:47:06  1241s] ###############################################################
[02/23 11:47:06  1242s] #################################################################################
[02/23 11:47:06  1242s] # Design Stage: PostRoute
[02/23 11:47:06  1242s] # Design Name: minimips
[02/23 11:47:06  1242s] # Design Mode: 90nm
[02/23 11:47:06  1242s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:47:06  1242s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:47:06  1242s] # Signoff Settings: SI Off 
[02/23 11:47:06  1242s] #################################################################################
[02/23 11:47:06  1242s] Extraction called for design 'minimips' of instances=28236 and nets=22501 using extraction engine 'preRoute' .
[02/23 11:47:06  1242s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/23 11:47:06  1242s] Type 'man IMPEXT-3530' for more detail.
[02/23 11:47:06  1242s] PreRoute RC Extraction called for design minimips.
[02/23 11:47:06  1242s] RC Extraction called in multi-corner(1) mode.
[02/23 11:47:06  1242s] RCMode: PreRoute
[02/23 11:47:06  1242s]       RC Corner Indexes            0   
[02/23 11:47:06  1242s] Capacitance Scaling Factor   : 1.00000 
[02/23 11:47:06  1242s] Resistance Scaling Factor    : 1.00000 
[02/23 11:47:06  1242s] Clock Cap. Scaling Factor    : 1.00000 
[02/23 11:47:06  1242s] Clock Res. Scaling Factor    : 1.00000 
[02/23 11:47:06  1242s] Shrink Factor                : 1.00000
[02/23 11:47:06  1242s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/23 11:47:06  1242s] Using capacitance table file ...
[02/23 11:47:06  1242s] Updating RC grid for preRoute extraction ...
[02/23 11:47:06  1242s] Initializing multi-corner capacitance tables ... 
[02/23 11:47:06  1242s] Initializing multi-corner resistance tables ...
[02/23 11:47:06  1242s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1806.031M)
[02/23 11:47:06  1243s] Calculate delays in Single mode...
[02/23 11:47:06  1243s] Topological Sorting (CPU = 0:00:00.1, MEM = 1859.9M, InitMEM = 1856.5M)
[02/23 11:47:07  1249s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/23 11:47:07  1249s] End delay calculation. (MEM=2317.72 CPU=0:00:06.3 REAL=0:00:01.0)
[02/23 11:47:07  1249s] *** CDM Built up (cpu=0:00:08.0  real=0:00:01.0  mem= 2317.7M) ***
[02/23 11:47:08  1250s] Path 1: VIOLATED (-2.813 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[28]/C->D 
[02/23 11:47:08  1250s]              View:default_emulate_view
[02/23 11:47:08  1250s]             Group:clock
[02/23 11:47:08  1250s]        Startpoint:(R) U3_di_DI_op1_reg[0]/C
[02/23 11:47:08  1250s]             Clock:(R) clock
[02/23 11:47:08  1250s]          Endpoint:(R) U4_ex_U1_alu_hilo_reg[28]/D
[02/23 11:47:08  1250s]             Clock:(R) clock
[02/23 11:47:08  1250s]  
[02/23 11:47:08  1250s]                            Capture             Launch
[02/23 11:47:08  1250s]        Clock Edge:+          4.000              0.000
[02/23 11:47:08  1250s]       Src Latency:+          0.000              0.000
[02/23 11:47:08  1250s]       Net Latency:+          0.605 (P)          0.615 (P)
[02/23 11:47:08  1250s]           Arrival:=          4.606              0.615
[02/23 11:47:08  1250s]  
[02/23 11:47:08  1250s]             Setup:-          0.128
[02/23 11:47:08  1250s]     Required Time:=          4.478
[02/23 11:47:08  1250s]      Launch Clock:-          0.615
[02/23 11:47:08  1250s]         Data Path:-          6.676
[02/23 11:47:08  1250s]             Slack:=         -2.813
[02/23 11:47:08  1250s] 
[02/23 11:47:08  1250s] #---------------------------------------------------------------------------------------------------
[02/23 11:47:08  1250s] # Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/23 11:47:08  1250s] #                                                                              (ns)    (ns)     (ns)  
[02/23 11:47:08  1250s] #---------------------------------------------------------------------------------------------------
[02/23 11:47:08  1250s]   U3_di_DI_op1_reg[0]/C                -      C      R     (arrival)      55  0.149       -    0.615  
[02/23 11:47:08  1250s]   U3_di_DI_op1_reg[0]/Q                -      C->Q   R     DFRQX4         39      -   0.630    1.245  
[02/23 11:47:08  1250s]   FE_OFC109_U3_di_n_19528/Q            -      A->Q   R     BUX2           56  0.711   0.740    1.985  
[02/23 11:47:08  1250s]   FE_DBTC54_U3_di_n_19528/Q            -      A->Q   F     INX6           24  1.216   0.280    2.265  
[02/23 11:47:08  1250s]   FE_OFC123_FE_DBTN54_U3_di_n_19528/Q  -      A->Q   F     BUX2           64  0.411   0.787    3.052  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g90660/Q     -      A->Q   R     NA2X1           1  1.174   0.249    3.301  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g80410/Q     -      A->Q   F     NA2X1           1  0.219   0.064    3.365  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g80223/Q     -      A->Q   R     NA3X1           2  0.169   0.409    3.774  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g84681/Q     -      A->Q   F     INX1            2  0.721   0.130    3.904  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g84775/Q     -      A->Q   F     AND2X2          3  0.197   0.159    4.063  
[02/23 11:47:08  1250s]   g86697/Q                             -      B->Q   F     EN2X1           2  0.067   0.192    4.255  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g86802/Q     -      AN->Q  F     NO2I1X4         1  0.141   0.147    4.402  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g75303/Q     -      AN->Q  F     NA2I1X4         2  0.053   0.118    4.520  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g74158/Q     -      B->Q   R     NA2X4           1  0.078   0.067    4.587  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g73959/Q     -      A->Q   F     NA2X4           4  0.073   0.050    4.636  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g89255/Q     -      A->Q   R     NO2X2           1  0.066   0.073    4.710  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g73408/Q     -      AN->Q  R     NA2I1X4         2  0.109   0.099    4.808  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g73142/Q     -      A->Q   F     NO2X4           1  0.085   0.042    4.850  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72967/Q     -      B->Q   R     NO2X4           3  0.077   0.102    4.952  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72630/Q     -      A->Q   F     NO2X2           1  0.130   0.064    5.016  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72566/Q     -      AN->Q  F     NA2I1X4         2  0.073   0.110    5.125  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72410/Q     -      A->Q   R     NO2X4           4  0.065   0.114    5.239  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72334/Q     -      A->Q   F     NO2X4           1  0.181   0.055    5.294  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72257/Q     -      A->Q   R     NO2X4           2  0.063   0.079    5.373  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72138/Q     -      A->Q   F     NO2X4           1  0.119   0.040    5.413  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72118/Q     -      A->Q   R     NO2X4           2  0.055   0.075    5.488  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g72022/Q     -      B->Q   F     NO2X4           1  0.114   0.052    5.540  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g71969/Q     -      A->Q   R     NO2X4           1  0.052   0.057    5.597  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g71879/Q     -      A->Q   F     NA3X4           4  0.086   0.066    5.663  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g71820/Q     -      A->Q   R     NA2X4           2  0.092   0.104    5.766  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g71770/Q     -      B->Q   F     NA2X2           4  0.152   0.077    5.844  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_mul_139_47_g83907/Q     -      A->Q   R     EN2X0           1  0.101   1.111    6.954  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_g18789/Q                -      A->Q   F     NA2X1           1  1.937   0.177    7.131  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_g18437/Q                -      C->Q   R     AN31X1          1  0.438   0.160    7.291  
[02/23 11:47:08  1250s]   U4_ex_U1_alu_hilo_reg[28]/D          -      D      R     DFRX1           1  0.261   0.000    7.291  
[02/23 11:47:08  1250s] #---------------------------------------------------------------------------------------------------
[02/23 11:47:08  1250s] 
[02/23 11:47:08  1250s]  *** Starting Verify DRC (MEM: 2317.7) ***
[02/23 11:47:08  1250s] 
[02/23 11:47:08  1250s]   VERIFY DRC ...... Starting Verification
[02/23 11:47:08  1250s]   VERIFY DRC ...... Initializing
[02/23 11:47:08  1250s]   VERIFY DRC ...... Deleting Existing Violations
[02/23 11:47:08  1250s]   VERIFY DRC ...... Creating Sub-Areas
[02/23 11:47:08  1250s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/23 11:47:08  1250s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/23 11:47:08  1250s]   VERIFY DRC ...... Using new threading
[02/23 11:47:08  1250s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/23 11:47:46  1289s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[02/23 11:47:46  1289s] 
[02/23 11:47:46  1289s]   Verification Complete : 1000 Viols.
[02/23 11:47:46  1289s] 
[02/23 11:47:46  1289s]  *** End Verify DRC (CPU: 0:00:38.5  ELAPSED TIME: 38.00  MEM: 311.6M) ***
[02/23 11:47:46  1289s] 
[02/23 11:47:46  1289s] [DEV]innovus 10> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[02/23 11:48:39  1299s] Type 'man IMPSP-5217' for more detail.
[02/23 11:48:39  1299s] #spOpts: no_cmu 
[02/23 11:48:39  1299s] Core basic site is core
[02/23 11:48:39  1299s]   Signal wire search tree: 348023 elements. (cpu=0:00:00.1, mem=0.0M)
[02/23 11:48:39  1299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[02/23 11:48:39  1300s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[02/23 11:48:40  1301s] *INFO: Adding fillers to top-module.
[02/23 11:48:40  1301s] *INFO:   Added 132 filler insts (cell FEED25 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 52 filler insts (cell FEED15 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 566 filler insts (cell FEED10 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 620 filler insts (cell FEED7 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 1084 filler insts (cell FEED5 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 2621 filler insts (cell FEED3 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 3196 filler insts (cell FEED2 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO:   Added 5736 filler insts (cell FEED1 / prefix FILLER).
[02/23 11:48:40  1301s] *INFO: Total 14007 filler insts added - prefix FILLER (CPU: 0:00:01.6).
[02/23 11:48:40  1301s] For 14007 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[02/23 11:48:40  1301s] Start to collect the design information.
[02/23 11:48:40  1301s] Build netlist information for Cell minimips.
[02/23 11:48:40  1301s] Finished collecting the design information.
[02/23 11:48:40  1301s] Generating standard cells used in the design report.
[02/23 11:48:40  1301s] Analyze library ... 
[02/23 11:48:40  1301s] Analyze netlist ... 
[02/23 11:48:40  1301s] Generate no-driven nets information report.
[02/23 11:48:40  1301s] Analyze timing ... 
[02/23 11:48:40  1301s] Analyze floorplan/placement ... 
[02/23 11:48:41  1301s] Analysis Routing ...
[02/23 11:48:41  1301s] Report saved in file summaryReport/minimips.main.htm.ascii.
[02/23 11:48:41  1301s] Switching SI Aware to true by default in postroute mode   
[02/23 11:48:41  1301s] 
[02/23 11:48:41  1301s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[02/23 11:48:41  1301s] 
[02/23 11:48:41  1301s]  *** Starting Verify Geometry (MEM: 2175.5) ***
[02/23 11:48:41  1301s] 
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... Starting Verification
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... Initializing
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/23 11:48:41  1301s]                   ...... bin size: 4160
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/23 11:48:41  1301s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
[02/23 11:48:41  1301s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/23 11:48:46  1306s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[02/23 11:48:46  1306s] 
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... SameNet        :  1 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Wiring         :  35 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Wiring         :  35 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 36 Viols. 0 Wrngs.
[02/23 11:48:52  1313s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 36 Viols. 0 Wrngs.
[02/23 11:48:52  1313s] VG: elapsed time: 11.00
[02/23 11:48:52  1313s] Begin Summary ...
[02/23 11:48:52  1313s]   Cells       : 0
[02/23 11:48:52  1313s]   SameNet     : 1
[02/23 11:48:52  1313s]   Wiring      : 30
[02/23 11:48:52  1313s]   Antenna     : 0
[02/23 11:48:52  1313s]   Short       : 5
[02/23 11:48:52  1313s]   Overlap     : 0
[02/23 11:48:52  1313s] End Summary
[02/23 11:48:52  1313s] 
[02/23 11:48:52  1313s]   Verification Complete : 36 Viols.  0 Wrngs.
[02/23 11:48:52  1313s] 
[02/23 11:48:52  1313s] **********End: VERIFY GEOMETRY**********
[02/23 11:48:52  1313s]  *** verify geometry (CPU: 0:00:11.7  MEM: 188.3M)
[02/23 11:48:52  1313s] 
[02/23 11:48:52  1313s] [DEV]innovus 11> check_drc 
 *** Starting Verify DRC (MEM: 2363.7) ***
[02/23 11:49:11  1317s] 
[02/23 11:49:11  1317s]   VERIFY DRC ...... Starting Verification
[02/23 11:49:11  1317s]   VERIFY DRC ...... Initializing
[02/23 11:49:11  1317s]   VERIFY DRC ...... Deleting Existing Violations
[02/23 11:49:11  1317s]   VERIFY DRC ...... Creating Sub-Areas
[02/23 11:49:11  1317s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/23 11:49:11  1317s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/23 11:49:11  1317s]   VERIFY DRC ...... Using new threading
[02/23 11:49:11  1317s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/23 11:49:39  1344s]   VERIFY DRC ...... Sub-Area : 1 complete 200 Viols.
[02/23 11:49:39  1344s] 
[02/23 11:49:39  1344s]   Verification Complete : 200 Viols.
[02/23 11:49:39  1344s] 
[02/23 11:49:39  1344s]  *** End Verify DRC (CPU: 0:00:27.8  ELAPSED TIME: 28.00  MEM: 7.8M) ***
[02/23 11:49:39  1344s] 
[02/23 11:49:39  1344s] [DEV]innovus 12> check_drc 
 *** Starting Verify DRC (MEM: 2371.6) ***
[02/23 11:49:55  1347s] 
[02/23 11:49:55  1347s]   VERIFY DRC ...... Starting Verification
[02/23 11:49:55  1347s]   VERIFY DRC ...... Initializing
[02/23 11:49:55  1347s]   VERIFY DRC ...... Deleting Existing Violations
[02/23 11:49:55  1347s]   VERIFY DRC ...... Creating Sub-Areas
[02/23 11:49:55  1347s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/23 11:49:55  1347s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/23 11:49:55  1347s]   VERIFY DRC ...... Using new threading
[02/23 11:49:55  1347s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/23 11:50:23  1375s]   VERIFY DRC ...... Sub-Area : 1 complete 200 Viols.
[02/23 11:50:23  1375s] 
[02/23 11:50:23  1375s]   Verification Complete : 200 Viols.
[02/23 11:50:23  1375s] 
[02/23 11:50:23  1375s]  *** End Verify DRC (CPU: 0:00:28.1  ELAPSED TIME: 28.00  MEM: 0.0M) ***
[02/23 11:50:23  1375s] 
[02/23 11:50:23  1375s] [DEV]innovus 13> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
[02/23 11:50:34  1378s] Extraction called for design 'minimips' of instances=42243 and nets=22501 using extraction engine 'preRoute' .
[02/23 11:50:34  1378s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/23 11:50:34  1378s] Type 'man IMPEXT-3530' for more detail.
[02/23 11:50:34  1378s] PreRoute RC Extraction called for design minimips.
[02/23 11:50:34  1378s] RC Extraction called in multi-corner(1) mode.
[02/23 11:50:34  1378s] RCMode: PreRoute
[02/23 11:50:34  1378s]       RC Corner Indexes            0   
[02/23 11:50:34  1378s] Capacitance Scaling Factor   : 1.00000 
[02/23 11:50:34  1378s] Resistance Scaling Factor    : 1.00000 
[02/23 11:50:34  1378s] Clock Cap. Scaling Factor    : 1.00000 
[02/23 11:50:34  1378s] Clock Res. Scaling Factor    : 1.00000 
[02/23 11:50:34  1378s] Shrink Factor                : 1.00000
[02/23 11:50:34  1378s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/23 11:50:34  1378s] Using capacitance table file ...
[02/23 11:50:34  1378s] Updating RC grid for preRoute extraction ...
[02/23 11:50:34  1378s] Initializing multi-corner capacitance tables ... 
[02/23 11:50:34  1378s] Initializing multi-corner resistance tables ...
[02/23 11:50:34  1378s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1926.492M)
[02/23 11:50:34  1378s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/23 11:50:35  1378s] Starting SI iteration 1 using Infinite Timing Windows
[02/23 11:50:35  1378s] #################################################################################
[02/23 11:50:35  1378s] # Design Stage: PostRoute
[02/23 11:50:35  1378s] # Design Name: minimips
[02/23 11:50:35  1378s] # Design Mode: 90nm
[02/23 11:50:35  1378s] # Analysis Mode: MMMC Non-OCV 
[02/23 11:50:35  1378s] # Parasitics Mode: No SPEF/RCDB
[02/23 11:50:35  1378s] # Signoff Settings: SI On 
[02/23 11:50:35  1378s] #################################################################################
[02/23 11:50:35  1380s] Setting infinite Tws ...
[02/23 11:50:35  1380s] First Iteration Infinite Tw... 
[02/23 11:50:35  1380s] Topological Sorting (CPU = 0:00:00.0, MEM = 1934.5M, InitMEM = 1934.5M)
[02/23 11:50:35  1380s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/23 11:50:37  1390s] AAE_INFO-618: Total number of nets in the design is 22501,  99.9 percent of the nets selected for SI analysis
[02/23 11:50:37  1390s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/23 11:50:37  1390s] End delay calculation. (MEM=2440.05 CPU=0:00:08.9 REAL=0:00:01.0)
[02/23 11:50:37  1390s] *** CDM Built up (cpu=0:00:11.6  real=0:00:02.0  mem= 2440.1M) ***
[02/23 11:50:37  1392s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2440.1M)
[02/23 11:50:37  1392s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/23 11:50:37  1392s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2440.1M)
[02/23 11:50:37  1392s] Starting SI iteration 2
[02/23 11:50:37  1392s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/23 11:50:39  1393s] AAE_INFO-618: Total number of nets in the design is 22501,  0.0 percent of the nets selected for SI analysis
[02/23 11:50:39  1393s] End delay calculation. (MEM=2408.05 CPU=0:00:00.3 REAL=0:00:00.0)
[02/23 11:50:39  1393s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2408.0M) ***
[02/23 11:50:39  1395s] [DEV]innovus 14> check_drc 
 *** Starting Verify DRC (MEM: 2132.1) ***
[02/23 11:51:34  1406s] 
[02/23 11:51:34  1406s]   VERIFY DRC ...... Starting Verification
[02/23 11:51:34  1406s]   VERIFY DRC ...... Initializing
[02/23 11:51:34  1406s]   VERIFY DRC ...... Deleting Existing Violations
[02/23 11:51:34  1406s]   VERIFY DRC ...... Creating Sub-Areas
[02/23 11:51:34  1406s] **WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
[02/23 11:51:34  1406s]  Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
[02/23 11:51:34  1406s]   VERIFY DRC ...... Using new threading
[02/23 11:51:34  1406s]   VERIFY DRC ...... Sub-Area : 1 of 1
[02/23 11:52:02  1433s]   VERIFY DRC ...... Sub-Area : 1 complete 200 Viols.
[02/23 11:52:02  1433s] 
[02/23 11:52:02  1433s]   Verification Complete : 200 Viols.
[02/23 11:52:02  1433s] 
[02/23 11:52:02  1433s]  *** End Verify DRC (CPU: 0:00:27.3  ELAPSED TIME: 28.00  MEM: 0.0M) ***
[02/23 11:52:02  1433s] 
[02/23 11:52:02  1433s] [DEV]innovus 15> 
[02/23 11:52:31  1438s] *** Memory Usage v#1 (Current mem = 2132.113M, initial mem = 170.871M) ***
[02/23 11:52:31  1438s] 
[02/23 11:52:31  1438s] *** Summary of all messages that are not suppressed in this session:
[02/23 11:52:31  1438s] Severity  ID               Count  Summary                                  
[02/23 11:52:31  1438s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/23 11:52:31  1438s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/23 11:52:31  1438s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/23 11:52:31  1438s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[02/23 11:52:31  1438s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/23 11:52:31  1438s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[02/23 11:52:31  1438s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[02/23 11:52:31  1438s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[02/23 11:52:31  1438s] WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
[02/23 11:52:31  1438s] WARNING   IMPCK-6327           9  The final routing for net "%s" is signif...
[02/23 11:52:31  1438s] WARNING   IMPCK-6324           1  More than %d instances moved during refi...
[02/23 11:52:31  1438s] WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
[02/23 11:52:31  1438s] WARNING   IMPCK-6350          68  Clock net %s has %g percent resistance d...
[02/23 11:52:31  1438s] WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
[02/23 11:52:31  1438s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[02/23 11:52:31  1438s] WARNING   IMPDB-2139        6400  Input netlist has a cell %s which is mar...
[02/23 11:52:31  1438s] WARNING   IMPDB-2148          42  %sterm '%s' of %sinstance '%s' is tied t...
[02/23 11:52:31  1438s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/23 11:52:31  1438s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[02/23 11:52:31  1438s] WARNING   IMPVFG-1198          4  The number of CPUs requested %d is large...
[02/23 11:52:31  1438s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[02/23 11:52:31  1438s] WARNING   IMPVFG-198           1  Area to be verified is small to see any ...
[02/23 11:52:31  1438s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[02/23 11:52:31  1438s] WARNING   IMPPP-4055           1  The run time of add_stripes will degrade...
[02/23 11:52:31  1438s] WARNING   IMPPP-4063           1  Multi-CPU is set to 4 in add_stripes.  W...
[02/23 11:52:31  1438s] WARNING   IMPPP-354            1  The power planner did not generate %s st...
[02/23 11:52:31  1438s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[02/23 11:52:31  1438s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[02/23 11:52:31  1438s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/23 11:52:31  1438s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/23 11:52:31  1438s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[02/23 11:52:31  1438s] WARNING   IMPSP-270           15  Cannot find a legal location for MASTER ...
[02/23 11:52:31  1438s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[02/23 11:52:31  1438s] WARNING   IMPSP-5213           1  Option -fitGap is set to true when one s...
[02/23 11:52:31  1438s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/23 11:52:31  1438s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[02/23 11:52:31  1438s] WARNING   IMPSP-5219           8  There is no any metal geometry in filler...
[02/23 11:52:31  1438s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/23 11:52:31  1438s] ERROR     IMPSP-2021           5  Could not legalize <%d> instances in the...
[02/23 11:52:31  1438s] WARNING   IMPSP-2020          10  Cannot find a legal location for instanc...
[02/23 11:52:31  1438s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/23 11:52:31  1438s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[02/23 11:52:31  1438s] WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
[02/23 11:52:31  1438s] *** Message Summary: 9152 warning(s), 8 error(s)
[02/23 11:52:31  1438s] 
[02/23 11:52:31  1438s] --- Ending "Innovus" (totcpu=0:23:58, real=0:20:32, mem=2132.1M) ---
