int F_1 ( const char * V_1 , const struct V_2 * V_3 ,\r\nconst char * V_4 , ... )\r\n{\r\nT_1 args ;\r\nstruct V_5 V_6 ;\r\nint V_7 ;\r\nva_start ( args , V_4 ) ;\r\nV_6 . V_8 = V_4 ;\r\nV_6 . V_9 = & args ;\r\nif ( V_3 -> V_10 )\r\nV_7 = F_2 ( L_1 ,\r\nV_1 , V_11 , V_3 -> V_12 -> V_13 , & V_6 ) ;\r\nelse\r\nV_7 = F_2 ( L_2 ,\r\nV_1 , V_11 , F_3 ( & V_3 -> V_14 -> V_15 -> V_12 ) ,\r\nV_3 -> V_16 , & V_6 ) ;\r\nva_end ( args ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_4 ( struct V_17 * V_14 )\r\n{\r\nstruct V_18 * V_19 = & V_14 -> V_20 ;\r\nint V_7 ;\r\nV_19 -> V_21 = V_21 ;\r\nV_19 -> V_22 = F_5 ( int , F_6 () ,\r\nV_23 ) ;\r\nif ( V_19 -> V_21 && ! ( V_14 -> V_12 -> V_24 . V_25\r\n& V_26 ) ) {\r\nF_7 ( V_14 , L_3 ) ;\r\nV_19 -> V_21 = 0 ;\r\n}\r\nfor ( V_7 = 1 ; V_7 <= V_27 ; V_7 ++ ) {\r\nV_19 -> V_28 [ V_7 ] . V_29 = 1 ;\r\nV_19 -> V_28 [ V_7 ] . V_30 = V_31 ;\r\nV_19 -> V_28 [ V_7 ] . V_32 = 1 ;\r\nV_19 -> V_28 [ V_7 ] . V_33 = V_34 ;\r\nV_19 -> V_28 [ V_7 ] . V_35 = V_36 ;\r\nV_19 -> V_28 [ V_7 ] . V_37 = V_38 ;\r\nV_19 -> V_28 [ V_7 ] . V_39 = V_19 -> V_22 *\r\nV_40 ;\r\nV_19 -> V_28 [ V_7 ] . V_41 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void * F_8 ( struct V_42 * V_12 , void * V_43 , T_2 V_16 )\r\n{\r\nstruct V_17 * V_44 = V_43 ;\r\nreturn V_44 -> V_45 [ V_16 ] ;\r\n}\r\nstatic void F_9 ( struct V_42 * V_12 , void * V_46 ,\r\nenum V_47 V_48 , unsigned long V_16 )\r\n{\r\nstruct V_17 * V_14 = (struct V_17 * ) V_46 ;\r\nstruct V_2 * V_3 ;\r\nswitch ( V_48 ) {\r\ncase V_49 :\r\ncase V_50 :\r\nif ( ! V_14 -> V_45 [ V_16 ] )\r\nreturn;\r\nV_3 = F_10 ( V_14 -> V_45 [ V_16 ] ) ;\r\nV_3 -> V_51 = V_48 ;\r\nF_11 ( V_14 -> V_52 , & V_3 -> V_53 ) ;\r\nbreak;\r\ncase V_54 :\r\nF_12 ( V_14 , L_4 ) ;\r\nbreak;\r\ndefault:\r\nif ( V_16 < 1 || V_16 > V_12 -> V_24 . V_55 ||\r\n! V_14 -> V_45 [ V_16 ] )\r\nreturn;\r\nF_7 ( V_14 , L_5 , V_48 ,\r\n( int ) V_16 ) ;\r\n}\r\n}\r\nstatic void F_13 ( struct V_42 * V_12 , void * V_46 )\r\n{\r\nstruct V_17 * V_14 = V_46 ;\r\nint V_7 ;\r\nF_14 ( & V_14 -> V_56 ) ;\r\nV_14 -> V_57 = false ;\r\nF_15 ( & V_14 -> V_56 ) ;\r\nF_16 (i, dev, MLX4_PORT_TYPE_ETH)\r\nif ( V_14 -> V_45 [ V_7 ] )\r\nF_17 ( V_14 -> V_45 [ V_7 ] ) ;\r\nF_18 ( V_14 -> V_52 ) ;\r\nF_19 ( V_14 -> V_52 ) ;\r\nF_20 ( V_12 , & V_14 -> V_58 ) ;\r\nF_21 ( V_14 -> V_59 ) ;\r\nF_22 ( V_12 , & V_14 -> V_60 ) ;\r\nF_23 ( V_12 , V_14 -> V_61 ) ;\r\nF_24 ( V_14 ) ;\r\n}\r\nstatic void * F_25 ( struct V_42 * V_12 )\r\n{\r\nstruct V_17 * V_14 ;\r\nint V_7 ;\r\nint V_62 ;\r\nF_26 ( V_63 L_6 , V_64 ) ;\r\nV_14 = F_27 ( sizeof *V_14 , V_65 ) ;\r\nif ( ! V_14 ) {\r\nF_28 ( & V_12 -> V_15 -> V_12 , L_7\r\nL_8 ) ;\r\nV_62 = - V_66 ;\r\ngoto V_67;\r\n}\r\nif ( F_29 ( V_12 , & V_14 -> V_61 ) )\r\ngoto V_68;\r\nif ( F_30 ( V_12 , & V_14 -> V_60 ) )\r\ngoto V_69;\r\nV_14 -> V_59 = F_31 ( ( V_70 ) V_14 -> V_60 . V_71 << V_72 ,\r\nV_73 ) ;\r\nif ( ! V_14 -> V_59 )\r\ngoto V_74;\r\nF_32 ( & V_14 -> V_75 ) ;\r\nV_14 -> V_12 = V_12 ;\r\nV_14 -> V_76 = & ( V_12 -> V_15 -> V_12 ) ;\r\nV_14 -> V_15 = V_12 -> V_15 ;\r\nV_14 -> V_57 = false ;\r\nV_14 -> V_77 = ! ! ( V_12 -> V_24 . V_25 & ( 1 << 15 ) ) ;\r\nif ( ! V_14 -> V_77 )\r\nF_7 ( V_14 , L_9\r\nL_10 ) ;\r\nif ( F_33 ( V_14 -> V_12 , V_14 -> V_61 , 0 , ~ 0ull ,\r\nV_78 | V_79 ,\r\n0 , 0 , & V_14 -> V_58 ) ) {\r\nF_12 ( V_14 , L_11 ) ;\r\ngoto V_80;\r\n}\r\nif ( F_34 ( V_14 -> V_12 , & V_14 -> V_58 ) ) {\r\nF_12 ( V_14 , L_12 ) ;\r\ngoto V_81;\r\n}\r\nV_62 = F_4 ( V_14 ) ;\r\nif ( V_62 ) {\r\nF_12 ( V_14 , L_13 ) ;\r\ngoto V_81;\r\n}\r\nV_14 -> V_82 = 0 ;\r\nF_16 (i, dev, MLX4_PORT_TYPE_ETH)\r\nV_14 -> V_82 ++ ;\r\nF_16 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nif ( ! V_12 -> V_24 . V_83 ) {\r\nV_14 -> V_20 . V_28 [ V_7 ] . V_84 =\r\nF_35 ( F_36 ( int , V_85 ,\r\nF_5 ( int ,\r\nV_12 -> V_24 . V_86 ,\r\nV_87 ) ) ) ;\r\n} else {\r\nV_14 -> V_20 . V_28 [ V_7 ] . V_84 = F_35 (\r\nF_5 ( int , V_12 -> V_24 . V_83 /\r\nV_12 -> V_24 . V_55 - 1 , V_88 - 1 ) ) ;\r\n}\r\n}\r\nV_14 -> V_52 = F_37 ( L_14 ) ;\r\nif ( ! V_14 -> V_52 ) {\r\nV_62 = - V_66 ;\r\ngoto V_81;\r\n}\r\nF_38 ( & V_14 -> V_56 ) ;\r\nV_14 -> V_57 = true ;\r\nF_16 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nF_39 ( V_14 , L_15 , V_7 ) ;\r\nif ( F_40 ( V_14 , V_7 , & V_14 -> V_20 . V_28 [ V_7 ] ) )\r\nV_14 -> V_45 [ V_7 ] = NULL ;\r\n}\r\nreturn V_14 ;\r\nV_81:\r\nF_20 ( V_12 , & V_14 -> V_58 ) ;\r\nV_80:\r\nif ( ! V_14 -> V_59 )\r\nF_21 ( V_14 -> V_59 ) ;\r\nV_74:\r\nF_22 ( V_12 , & V_14 -> V_60 ) ;\r\nV_69:\r\nF_23 ( V_12 , V_14 -> V_61 ) ;\r\nV_68:\r\nF_24 ( V_14 ) ;\r\nV_67:\r\nreturn NULL ;\r\n}\r\nstatic int T_3 F_41 ( void )\r\n{\r\nreturn F_42 ( & V_89 ) ;\r\n}\r\nstatic void T_4 F_43 ( void )\r\n{\r\nF_44 ( & V_89 ) ;\r\n}
