`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/24/2024 10:53:12 PM
// Design Name: 
// Module Name: audio_test_top_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


`timescale 1ns / 1ps

module audio_test_top_tb;
    logic clk;
    logic rst;
    logic AUD_PWM;
    logic AUD_SD;

    // Instantiate the DUT
    song_player uut (
        .reset(rst),
        .AUD_PWM(AUD_PWM),
        .AUD_SD(AUD_SD),
        .clk(clk),
        .music_track(1)
    );

    // Generate 100 MHz clock
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 100 Mhz period
    end

    // Generate reset
    initial begin
        rst = 1'b1;
        #100;  // Hold reset for 100 ns
        rst = 1'b0;
    end

    // Stop simulation after some time
    initial begin
        #5s; // Run simulation for 100 Âµs
        $stop;
    end
endmodule