

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Aug 11 13:11:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        dft_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10494996|  10494996|  0.105 sec|  0.105 sec|  10494997|  10494997|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_87_1_VITIS_LOOP_92_2  |  10485776|  10485776|        27|         10|         10|  1048576|       yes|
        |- VITIS_LOOP_105_3                 |      9216|      9216|         9|          9|         10|     1024|       yes|
        +-----------------------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    494|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|    1206|   1946|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    453|    -|
|Register         |        -|    -|    1626|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    5|    2832|   2989|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    2|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                           |CTRL_s_axi                          |        0|   0|   36|   40|    0|
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  310|  552|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                           |gmem_m_axi                          |        2|   0|  512|  580|    0|
    |mul_10s_10s_10_1_1_U3                  |mul_10s_10s_10_1_1                  |        0|   0|    0|   63|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        2|   5| 1206| 1946|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |sin_coefficients_table_U  |sin_coefficients_table  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_real_U               |temp_real               |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_imag_U               |temp_real               |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                        |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +--------------------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_525_p2                |         +|   0|  0|  12|          11|           1|
    |add_ln107_fu_547_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln108_fu_562_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln87_1_fu_388_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln87_fu_467_p2                 |         +|   0|  0|  28|          21|           1|
    |add_ln92_fu_450_p2                 |         +|   0|  0|  12|          11|           1|
    |add_ln99_1_fu_435_p2               |         +|   0|  0|  70|          63|          63|
    |add_ln99_fu_420_p2                 |         +|   0|  0|  70|          63|          63|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_531_p2               |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln87_fu_368_p2                |      icmp|   0|  0|  14|          21|          22|
    |icmp_ln92_1_fu_456_p2              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln92_fu_374_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state32_io                |        or|   0|  0|   2|           1|           1|
    |select_ln87_1_fu_488_p3            |    select|   0|  0|  32|           1|           1|
    |select_ln87_2_fu_481_p3            |    select|   0|  0|  32|           1|           1|
    |select_ln87_3_fu_394_p3            |    select|   0|  0|  11|           1|          11|
    |select_ln87_fu_380_p3              |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 494|         371|         336|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |add275_reg_298                           |    9|          2|   32|         64|
    |add4_reg_310                             |    9|          2|   32|         64|
    |ap_NS_fsm                                |  113|         23|    1|         23|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   14|          3|    1|          3|
    |ap_phi_mux_add275_phi_fu_302_p4          |    9|          2|   32|         64|
    |ap_phi_mux_add4_phi_fu_314_p4            |    9|          2|   32|         64|
    |ap_phi_mux_i_phi_fu_280_p4               |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_268_p4  |    9|          2|   21|         42|
    |ap_phi_mux_j_phi_fu_291_p4               |    9|          2|   11|         22|
    |gmem_ARADDR                              |   14|          3|   64|        192|
    |gmem_AWADDR                              |   14|          3|   64|        192|
    |gmem_WDATA                               |   14|          3|   32|         96|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |grp_fu_332_opcode                        |   14|          3|    2|          6|
    |grp_fu_332_p0                            |   25|          5|   32|        160|
    |grp_fu_332_p1                            |   25|          5|   32|        160|
    |grp_fu_336_p0                            |   25|          5|   32|        160|
    |grp_fu_336_p1                            |   14|          3|   32|         96|
    |i_1_reg_321                              |    9|          2|   11|         22|
    |i_reg_276                                |    9|          2|   11|         22|
    |indvar_flatten_reg_264                   |    9|          2|   21|         42|
    |j_reg_287                                |    9|          2|   11|         22|
    |temp_imag_address0                       |   14|          3|   10|         30|
    |temp_real_address0                       |   14|          3|   10|         30|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  453|         96|  543|       1610|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add1_reg_727                     |  32|   0|   32|          0|
    |add275_reg_298                   |  32|   0|   32|          0|
    |add2_reg_743                     |  32|   0|   32|          0|
    |add4_reg_310                     |  32|   0|   32|          0|
    |add_ln105_reg_759                |  11|   0|   11|          0|
    |add_ln87_reg_672                 |  21|   0|   21|          0|
    |add_ln92_reg_638                 |  11|   0|   11|          0|
    |add_reg_732                      |  32|   0|   32|          0|
    |ap_CS_fsm                        |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bitcast_ln99_1_reg_687           |  32|   0|   32|          0|
    |bitcast_ln99_reg_677             |  32|   0|   32|          0|
    |c_reg_657                        |  32|   0|   32|          0|
    |gmem_addr_1_reg_783              |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_667         |  32|   0|   32|          0|
    |gmem_addr_2_reg_626              |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_682         |  32|   0|   32|          0|
    |gmem_addr_3_reg_632              |  64|   0|   64|          0|
    |gmem_addr_reg_772                |  64|   0|   64|          0|
    |i_1_reg_321                      |  11|   0|   11|          0|
    |i_reg_276                        |  11|   0|   11|          0|
    |icmp_ln87_reg_605                |   1|   0|    1|          0|
    |icmp_ln92_1_reg_643              |   1|   0|    1|          0|
    |icmp_ln92_reg_609                |   1|   0|    1|          0|
    |icmp_ln92_reg_609_pp0_iter1_reg  |   1|   0|    1|          0|
    |imag_op_read_reg_585             |  64|   0|   64|          0|
    |indvar_flatten_reg_264           |  21|   0|   21|          0|
    |j_reg_287                        |  11|   0|   11|          0|
    |mul1_reg_702                     |  32|   0|   32|          0|
    |mul2_reg_697                     |  32|   0|   32|          0|
    |mul3_reg_712                     |  32|   0|   32|          0|
    |mul_ln95_reg_621                 |  10|   0|   10|          0|
    |mul_reg_692                      |  32|   0|   32|          0|
    |real_op_read_reg_590             |  64|   0|   64|          0|
    |s_reg_662                        |  32|   0|   32|          0|
    |select_ln87_1_reg_717            |  32|   0|   32|          0|
    |select_ln87_2_reg_707            |  32|   0|   32|          0|
    |select_ln87_3_reg_615            |  11|   0|   11|          0|
    |sext_ln105_1_reg_754             |  63|   0|   63|          0|
    |sext_ln105_reg_749               |  63|   0|   63|          0|
    |sext_ln87_reg_600                |  63|   0|   63|          0|
    |sext_ln92_reg_595                |  63|   0|   63|          0|
    |sub_reg_722                      |  32|   0|   32|          0|
    |temp_imag_load_reg_794           |  32|   0|   32|          0|
    |temp_real_load_reg_789           |  32|   0|   32|          0|
    |zext_ln87_reg_738                |  11|   0|   64|         53|
    |icmp_ln87_reg_605                |  64|  32|    1|          0|
    |icmp_ln92_1_reg_643              |  64|  32|    1|          0|
    |select_ln87_3_reg_615            |  64|  32|   11|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1626|  96| 1500|         53|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWADDR      |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARADDR      |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|   return void|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

