{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638591248598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638591248600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 22:14:08 2021 " "Processing started: Fri Dec 03 22:14:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638591248600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591248600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off TermProject -c TermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591248600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638591249102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638591249102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/labram/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/labram/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../LabRam/RAMtesterCode/binary2seven/binary2seven.v" "" { Text "D:/MyCSE2441Labs/LabRam/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/labram/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/labram/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../LabRam/RAMtesterCode/BinUp/BinUp.v" "" { Text "D:/MyCSE2441Labs/LabRam/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/labram/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/labram/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../LabRam/RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "D:/MyCSE2441Labs/LabRam/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/triscram/triscram/triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/triscram/triscram/triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "../triscRAM/triscRAM/triscRAM.v" "" { Text "D:/MyCSE2441Labs/triscRAM/triscRAM/triscRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/hw8/nbitmultiplexer/nbitmultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/hw8/nbitmultiplexer/nbitmultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitMultiplexer " "Found entity 1: NbitMultiplexer" {  } { { "../HW8/NbitMultiplexer/NbitMultiplexer.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitMultiplexer/NbitMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab8/lab2c/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab8/lab2c/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoComp " "Found entity 1: TwoComp" {  } { { "../Lab8/Lab2C/TwoComp.v" "" { Text "D:/MyCSE2441Labs/Lab8/Lab2C/TwoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/hw8/nbitbinarycounter/nbitbinarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/hw8/nbitbinarycounter/nbitbinarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitBinaryCounter " "Found entity 1: NbitBinaryCounter" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/hw8/nbitparallelinout/nbitparallelinout.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/hw8/nbitparallelinout/nbitparallelinout.v" { { "Info" "ISGN_ENTITY_NAME" "1 NbitParallelInOut " "Found entity 1: NbitParallelInOut" {  } { { "../HW8/NbitParallelInOut/NbitParallelInOut.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitParallelInOut/NbitParallelInOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab12/controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab12/controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab12/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab12/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "../Lab12/InstructionDecoder/InstructionDecoder.v" "" { Text "D:/MyCSE2441Labs/Lab12/InstructionDecoder/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab12/processorcontrolunit/processorcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab12/processorcontrolunit/processorcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorControlUnit " "Found entity 1: ProcessorControlUnit" {  } { { "../Lab12/ProcessorControlUnit/ProcessorControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ProcessorControlUnit/ProcessorControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.v 1 1 " "Found 1 design units, including 1 entities, in source file termproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 TermProject " "Found entity 1: TermProject" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/hw7/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/hw7/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../HW7/FullAdder/FullAdder.v" "" { Text "D:/MyCSE2441Labs/HW7/FullAdder/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/hw8/fourbitaccumulator/fourbitaccumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/hw8/fourbitaccumulator/fourbitaccumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAccumulator " "Found entity 1: FourBitAccumulator" {  } { { "../HW8/FourBitAccumulator/FourBitAccumulator.v" "" { Text "D:/MyCSE2441Labs/HW8/FourBitAccumulator/FourBitAccumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab9/twocomplementaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab9/twocomplementaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwoComplementAddSub " "Found entity 1: TwoComplementAddSub" {  } { { "../Lab9/TwoComplementAddSub.v" "" { Text "D:/MyCSE2441Labs/Lab9/TwoComplementAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUin TermProject.v(22) " "Verilog HDL Implicit Net warning at TermProject.v(22): created implicit net for \"ALUin\"" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TermProject " "Elaborating entity \"TermProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638591256523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUin TermProject.v(22) " "Verilog HDL or VHDL warning at TermProject.v(22): object \"ALUin\" assigned a value but never read" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638591256524 "|TermProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 TermProject.v(22) " "Verilog HDL assignment warning at TermProject.v(22): truncated value with size 4 to match size of target (1)" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638591256524 "|TermProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 TermProject.v(10) " "Net \"MDI\[7..4\]\" at TermProject.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638591256527 "|TermProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ControlBus\[6\] 0 TermProject.v(13) " "Net \"ControlBus\[6\]\" at TermProject.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638591256527 "|TermProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitBinaryCounter NbitBinaryCounter:ProgramCounter " "Elaborating entity \"NbitBinaryCounter\" for hierarchy \"NbitBinaryCounter:ProgramCounter\"" {  } { { "TermProject.v" "ProgramCounter" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitParallelInOut NbitParallelInOut:InstructionRegister " "Elaborating entity \"NbitParallelInOut\" for hierarchy \"NbitParallelInOut:InstructionRegister\"" {  } { { "TermProject.v" "InstructionRegister" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAccumulator FourBitAccumulator:Accumulator " "Elaborating entity \"FourBitAccumulator\" for hierarchy \"FourBitAccumulator:Accumulator\"" {  } { { "TermProject.v" "Accumulator" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NbitMultiplexer FourBitAccumulator:Accumulator\|NbitMultiplexer:multiplexer " "Elaborating entity \"NbitMultiplexer\" for hierarchy \"FourBitAccumulator:Accumulator\|NbitMultiplexer:multiplexer\"" {  } { { "../HW8/FourBitAccumulator/FourBitAccumulator.v" "multiplexer" { Text "D:/MyCSE2441Labs/HW8/FourBitAccumulator/FourBitAccumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "TermProject.v" "ALU" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256593 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 ALU.v(29) " "Verilog HDL Always Construct warning at ALU.v(29): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempCout ALU.v(29) " "Verilog HDL Always Construct warning at ALU.v(29): variable \"tempCout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempOVR ALU.v(29) " "Verilog HDL Always Construct warning at ALU.v(29): variable \"tempOVR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempCout ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"tempCout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tempOVR ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"tempOVR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp2 ALU.v(33) " "Verilog HDL Always Construct warning at ALU.v(33): variable \"temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256594 "|TermProject|ALU:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp3 ALU.v(35) " "Verilog HDL Always Construct warning at ALU.v(35): variable \"temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab10/ALU/ALU.v" "" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638591256595 "|TermProject|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoComplementAddSub ALU:ALU\|TwoComplementAddSub:adder " "Elaborating entity \"TwoComplementAddSub\" for hierarchy \"ALU:ALU\|TwoComplementAddSub:adder\"" {  } { { "../Lab10/ALU/ALU.v" "adder" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU\|TwoComplementAddSub:adder\|FullAdder:test1 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU\|TwoComplementAddSub:adder\|FullAdder:test1\"" {  } { { "../Lab9/TwoComplementAddSub.v" "test1" { Text "D:/MyCSE2441Labs/Lab9/TwoComplementAddSub.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoComp ALU:ALU\|TwoComp:display " "Elaborating entity \"TwoComp\" for hierarchy \"ALU:ALU\|TwoComp:display\"" {  } { { "../Lab10/ALU/ALU.v" "display" { Text "D:/MyCSE2441Labs/Lab10/ALU/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorControlUnit ProcessorControlUnit:ControlUnit " "Elaborating entity \"ProcessorControlUnit\" for hierarchy \"ProcessorControlUnit:ControlUnit\"" {  } { { "TermProject.v" "ControlUnit" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder ProcessorControlUnit:ControlUnit\|InstructionDecoder:ID " "Elaborating entity \"InstructionDecoder\" for hierarchy \"ProcessorControlUnit:ControlUnit\|InstructionDecoder:ID\"" {  } { { "../Lab12/ProcessorControlUnit/ProcessorControlUnit.v" "ID" { Text "D:/MyCSE2441Labs/Lab12/ProcessorControlUnit/ProcessorControlUnit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcessorControlUnit:ControlUnit\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcessorControlUnit:ControlUnit\|ControlUnit:CU\"" {  } { { "../Lab12/ProcessorControlUnit/ProcessorControlUnit.v" "CU" { Text "D:/MyCSE2441Labs/Lab12/ProcessorControlUnit/ProcessorControlUnit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256608 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControlUnit.v(23) " "Verilog HDL Case Statement information at ControlUnit.v(23): all case item expressions in this case statement are onehot" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638591256610 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ControlUnit.v(22) " "Verilog HDL Always Construct warning at ControlUnit.v(22): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638591256610 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ANDSUBXOR2 ControlUnit.v(22) " "Inferred latch for \"nextstate.ANDSUBXOR2\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.SUB0 ControlUnit.v(22) " "Inferred latch for \"nextstate.SUB0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.XOR0 ControlUnit.v(22) " "Inferred latch for \"nextstate.XOR0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.HLT0 ControlUnit.v(22) " "Inferred latch for \"nextstate.HLT0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ANDSUBXOR1 ControlUnit.v(22) " "Inferred latch for \"nextstate.ANDSUBXOR1\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ANDSUBXOR0 ControlUnit.v(22) " "Inferred latch for \"nextstate.ANDSUBXOR0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD3 ControlUnit.v(22) " "Inferred latch for \"nextstate.ADD3\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 ControlUnit.v(22) " "Inferred latch for \"nextstate.ADD2\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 ControlUnit.v(22) " "Inferred latch for \"nextstate.ADD1\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256611 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD0 ControlUnit.v(22) " "Inferred latch for \"nextstate.ADD0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA2 ControlUnit.v(22) " "Inferred latch for \"nextstate.STA2\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA1 ControlUnit.v(22) " "Inferred latch for \"nextstate.STA1\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.STA0 ControlUnit.v(22) " "Inferred latch for \"nextstate.STA0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA3 ControlUnit.v(22) " "Inferred latch for \"nextstate.LDA3\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA2 ControlUnit.v(22) " "Inferred latch for \"nextstate.LDA2\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA1 ControlUnit.v(22) " "Inferred latch for \"nextstate.LDA1\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LDA0 ControlUnit.v(22) " "Inferred latch for \"nextstate.LDA0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.JMP0 ControlUnit.v(22) " "Inferred latch for \"nextstate.JMP0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CLR0 ControlUnit.v(22) " "Inferred latch for \"nextstate.CLR0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256623 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INC0 ControlUnit.v(22) " "Inferred latch for \"nextstate.INC0\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256625 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E ControlUnit.v(22) " "Inferred latch for \"nextstate.E\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256625 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D ControlUnit.v(22) " "Inferred latch for \"nextstate.D\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256625 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C ControlUnit.v(22) " "Inferred latch for \"nextstate.C\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256625 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B ControlUnit.v(22) " "Inferred latch for \"nextstate.B\" at ControlUnit.v(22)" {  } { { "../Lab12/ControlUnit/ControlUnit.v" "" { Text "D:/MyCSE2441Labs/Lab12/ControlUnit/ControlUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256625 "|TermProject|ProcessorControlUnit:ControlUnit|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "TermProject.v" "DivideX2" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "TermProject.v" "AddressGen" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscRAM triscRAM:RAM " "Elaborating entity \"triscRAM\" for hierarchy \"triscRAM:RAM\"" {  } { { "TermProject.v" "RAM" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM/triscRAM.v" "altsyncram_component" { Text "D:/MyCSE2441Labs/triscRAM/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM/triscRAM.v" "" { Text "D:/MyCSE2441Labs/triscRAM/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triscRAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"triscRAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif " "Parameter \"init_file\" = \"../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638591256696 ""}  } { { "../triscRAM/triscRAM/triscRAM.v" "" { Text "D:/MyCSE2441Labs/triscRAM/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638591256696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fl1 " "Found entity 1: altsyncram_6fl1" {  } { { "db/altsyncram_6fl1.tdf" "" { Text "D:/MyCSE2441Labs/TermProject/db/altsyncram_6fl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638591256756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591256756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fl1 triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated " "Elaborating entity \"altsyncram_6fl1\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:displayMDILSB " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:displayMDILSB\"" {  } { { "TermProject.v" "displayMDILSB" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591256764 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638591257089 "|TermProject|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1638591257089 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638591257454 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\] FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\]~_emulated FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\]~1 " "Register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\]\" is converted into an equivalent circuit using register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\]~_emulated\" and latch \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[0\]~1\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|FourBitAccumulator:Accumulator|NbitBinaryCounter:counter|Y[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\] FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\]~_emulated FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\]~6 " "Register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\]\" is converted into an equivalent circuit using register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\]~_emulated\" and latch \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[1\]~6\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|FourBitAccumulator:Accumulator|NbitBinaryCounter:counter|Y[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\] FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\]~_emulated FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\]~11 " "Register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\]\" is converted into an equivalent circuit using register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\]~_emulated\" and latch \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[2\]~11\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|FourBitAccumulator:Accumulator|NbitBinaryCounter:counter|Y[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\] FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\]~_emulated FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\]~16 " "Register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\]\" is converted into an equivalent circuit using register \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\]~_emulated\" and latch \"FourBitAccumulator:Accumulator\|NbitBinaryCounter:counter\|Y\[3\]~16\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|FourBitAccumulator:Accumulator|NbitBinaryCounter:counter|Y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "NbitBinaryCounter:ProgramCounter\|Y\[0\] NbitBinaryCounter:ProgramCounter\|Y\[0\]~_emulated NbitBinaryCounter:ProgramCounter\|Y\[0\]~1 " "Register \"NbitBinaryCounter:ProgramCounter\|Y\[0\]\" is converted into an equivalent circuit using register \"NbitBinaryCounter:ProgramCounter\|Y\[0\]~_emulated\" and latch \"NbitBinaryCounter:ProgramCounter\|Y\[0\]~1\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|NbitBinaryCounter:ProgramCounter|Y[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "NbitBinaryCounter:ProgramCounter\|Y\[1\] NbitBinaryCounter:ProgramCounter\|Y\[1\]~_emulated NbitBinaryCounter:ProgramCounter\|Y\[1\]~6 " "Register \"NbitBinaryCounter:ProgramCounter\|Y\[1\]\" is converted into an equivalent circuit using register \"NbitBinaryCounter:ProgramCounter\|Y\[1\]~_emulated\" and latch \"NbitBinaryCounter:ProgramCounter\|Y\[1\]~6\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|NbitBinaryCounter:ProgramCounter|Y[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "NbitBinaryCounter:ProgramCounter\|Y\[2\] NbitBinaryCounter:ProgramCounter\|Y\[2\]~_emulated NbitBinaryCounter:ProgramCounter\|Y\[2\]~11 " "Register \"NbitBinaryCounter:ProgramCounter\|Y\[2\]\" is converted into an equivalent circuit using register \"NbitBinaryCounter:ProgramCounter\|Y\[2\]~_emulated\" and latch \"NbitBinaryCounter:ProgramCounter\|Y\[2\]~11\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|NbitBinaryCounter:ProgramCounter|Y[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "NbitBinaryCounter:ProgramCounter\|Y\[3\] NbitBinaryCounter:ProgramCounter\|Y\[3\]~_emulated NbitBinaryCounter:ProgramCounter\|Y\[3\]~16 " "Register \"NbitBinaryCounter:ProgramCounter\|Y\[3\]\" is converted into an equivalent circuit using register \"NbitBinaryCounter:ProgramCounter\|Y\[3\]~_emulated\" and latch \"NbitBinaryCounter:ProgramCounter\|Y\[3\]~16\"" {  } { { "../HW8/NbitBinaryCounter/NbitBinaryCounter.v" "" { Text "D:/MyCSE2441Labs/HW8/NbitBinaryCounter/NbitBinaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638591257475 "|TermProject|NbitBinaryCounter:ProgramCounter|Y[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638591257475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayControlBus\[6\] GND " "Pin \"displayControlBus\[6\]\" is stuck at GND" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638591257518 "|TermProject|displayControlBus[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayControlBus\[12\] GND " "Pin \"displayControlBus\[12\]\" is stuck at GND" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638591257518 "|TermProject|displayControlBus[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "displayControlBus\[13\] GND " "Pin \"displayControlBus\[13\]\" is stuck at GND" {  } { { "TermProject.v" "" { Text "D:/MyCSE2441Labs/TermProject/TermProject.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638591257518 "|TermProject|displayControlBus[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638591257518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638591257599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638591258013 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../LabRam/RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "D:/MyCSE2441Labs/LabRam/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638591258019 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638591258019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638591258345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638591258345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638591258570 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638591258570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Implemented 203 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638591258570 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638591258570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638591258570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638591258692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 22:14:18 2021 " "Processing ended: Fri Dec 03 22:14:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638591258692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638591258692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638591258692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638591258692 ""}
