Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Dec  3 16:30:41 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ISFIFO_IBUF
   ISFast_IBUF
   ISMusic_IBUF
   ISPureFreq_IBUF
   ISRealFreq_IBUF
   ISSiren_IBUF
   ISSlow_IBUF
   ISVolDown_IBUF
   ISVolUp_IBUF


