// Seed: 1238036665
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5
    , id_24,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri0 id_14
    , id_25,
    output tri1 id_15,
    input uwire id_16,
    input wor id_17,
    output tri0 id_18,
    input wor id_19,
    input supply1 id_20,
    input supply1 id_21,
    input uwire id_22
);
  wire id_26, id_27;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6
);
  logic [7:0] id_8;
  if (1) begin : id_9
    assign {id_5, 1} = 1'b0;
  end
  assign id_8[1] = 1;
  wire id_10;
  supply0 id_11 = id_6;
  module_0(
      id_11,
      id_4,
      id_3,
      id_11,
      id_3,
      id_4,
      id_11,
      id_11,
      id_1,
      id_11,
      id_1,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_6,
      id_11,
      id_11,
      id_5,
      id_5,
      id_0,
      id_1
  );
endmodule
