## Detector of odd number of ones

The design has 1 input x and 1 moore output y. The output should be asserted when the total number of 1's received is odd and at least 2 consecutive 0's have been received. The design is done using a FSM (Finite State Machine).

The FSM of the design:                                                                                                                              
![Screenshot (636)](https://github.com/EngAhmed21/Sub-RTL-Projects/assets/90782588/72b1324b-6e3c-4bed-a736-bafa2ffee784)
