#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x150fa6f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x150f99cc0 .scope module, "tb_e2e_gemm_random" "tb_e2e_gemm_random" 3 5;
 .timescale -9 -12;
P_0x150fa6b40 .param/l "ARRAY_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x150fa6b80 .param/l "CLK" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x150fa6bc0 .param/l "OP_HALT" 1 3 58, C4<11111111>;
P_0x150fa6c00 .param/l "OP_TENSOR" 1 3 57, C4<00000001>;
P_0x150fa6c40 .param/l "SRAM_WIDTH" 0 3 8, +C4<00000000000000000000000100000000>;
v0x60000201ec70_0 .net "axi_araddr", 39 0, L_0x600003941260;  1 drivers
v0x60000201ed00_0 .net "axi_arlen", 7 0, L_0x6000039412d0;  1 drivers
v0x60000201ed90_0 .var "axi_arready", 0 0;
v0x60000201ee20_0 .net "axi_arvalid", 0 0, L_0x6000039413b0;  1 drivers
v0x60000201eeb0_0 .net "axi_awaddr", 39 0, L_0x600003940fc0;  1 drivers
v0x60000201ef40_0 .net "axi_awlen", 7 0, L_0x600003941030;  1 drivers
v0x60000201efd0_0 .var "axi_awready", 0 0;
v0x60000201f060_0 .net "axi_awvalid", 0 0, L_0x6000039410a0;  1 drivers
L_0x15809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000201f0f0_0 .net "axi_bready", 0 0, L_0x15809a968;  1 drivers
v0x60000201f180_0 .var "axi_bresp", 1 0;
v0x60000201f210_0 .var "axi_bvalid", 0 0;
v0x60000201f2a0_0 .var "axi_rdata", 255 0;
v0x60000201f330_0 .var "axi_rlast", 0 0;
v0x60000201f3c0_0 .net "axi_rready", 0 0, L_0x600003941420;  1 drivers
v0x60000201f450_0 .var "axi_rvalid", 0 0;
v0x60000201f4e0_0 .net "axi_wdata", 255 0, L_0x600003941110;  1 drivers
v0x60000201f570_0 .net "axi_wlast", 0 0, L_0x600003941180;  1 drivers
v0x60000201f600_0 .var "axi_wready", 0 0;
v0x60000201f690_0 .net "axi_wvalid", 0 0, L_0x6000039411f0;  1 drivers
v0x60000201f720_0 .var "clk", 0 0;
v0x60000201f7b0_0 .var/i "errors", 31 0;
v0x60000201f840_0 .var "global_sync_in", 0 0;
v0x60000201f8d0_0 .var/i "i", 31 0;
v0x60000201f960_0 .var "noc_rx_addr", 19 0;
v0x60000201f9f0_0 .var "noc_rx_data", 255 0;
v0x60000201fa80_0 .var "noc_rx_is_instr", 0 0;
v0x60000201fb10_0 .net "noc_rx_ready", 0 0, L_0x600002356e40;  1 drivers
v0x60000201fba0_0 .var "noc_rx_valid", 0 0;
L_0x15809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000201fc30_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  1 drivers
L_0x15809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000201fcc0_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  1 drivers
v0x60000201fd50_0 .var "noc_tx_ready", 0 0;
L_0x15809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000201fde0_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  1 drivers
v0x60000201fe70_0 .var "row0", 255 0;
v0x60000201ff00_0 .var "row1", 255 0;
v0x600002010000_0 .var "row2", 255 0;
v0x600002010090_0 .var "row3", 255 0;
v0x600002010120_0 .var "rst_n", 0 0;
v0x6000020101b0_0 .var "sync_grant", 0 0;
v0x600002010240_0 .net "sync_request", 0 0, L_0x60000394d180;  1 drivers
v0x6000020102d0_0 .net "tpc_busy", 0 0, L_0x60000394d340;  1 drivers
v0x600002010360_0 .net "tpc_done", 0 0, L_0x60000394d1f0;  1 drivers
v0x6000020103f0_0 .net "tpc_error", 0 0, L_0x60000394d110;  1 drivers
v0x600002010480_0 .var "tpc_start", 0 0;
v0x600002010510_0 .var "tpc_start_pc", 19 0;
E_0x600000706100 .event negedge, v0x600002078090_0;
S_0x150f6ac70 .scope module, "dut" "tensor_processing_cluster" 3 41, 4 15 0, S_0x150f99cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x151810000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x151810040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x151810080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1518100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x151810100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x151810140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x151810180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1518101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x151810200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x151810240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x151810280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1518102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x151810300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x151810340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x151810380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1518103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x151810400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000394e0d0 .functor BUFZ 1, v0x60000201c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000039408c0 .functor OR 1, L_0x600002353ca0, L_0x600002353e80, C4<0>, C4<0>;
L_0x600003940930 .functor AND 1, L_0x600003940850, L_0x6000039408c0, C4<1>, C4<1>;
L_0x6000039409a0 .functor BUFZ 1, v0x60000201d440_0, C4<0>, C4<0>, C4<0>;
L_0x600003940a10 .functor BUFZ 1, v0x60000201cf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000039415e0 .functor AND 1, v0x60000201fba0_0, L_0x600002356e40, C4<1>, C4<1>;
L_0x600003941650 .functor AND 1, L_0x6000039415e0, L_0x600002356ee0, C4<1>, C4<1>;
v0x60000201a370_0 .net *"_ivl_24", 19 0, L_0x6000023535c0;  1 drivers
L_0x15809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000201a400_0 .net *"_ivl_27", 3 0, L_0x15809a530;  1 drivers
v0x60000201a490_0 .net *"_ivl_28", 19 0, L_0x600002353660;  1 drivers
L_0x15809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000201a520_0 .net *"_ivl_31", 14 0, L_0x15809a578;  1 drivers
L_0x15809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000201a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x15809a5c0;  1 drivers
v0x60000201a640_0 .net *"_ivl_38", 19 0, L_0x600002353840;  1 drivers
L_0x15809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000201a6d0_0 .net *"_ivl_41", 3 0, L_0x15809a608;  1 drivers
v0x60000201a760_0 .net *"_ivl_42", 19 0, L_0x6000023538e0;  1 drivers
L_0x15809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000201a7f0_0 .net *"_ivl_45", 3 0, L_0x15809a650;  1 drivers
L_0x15809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000201a880_0 .net/2u *"_ivl_48", 2 0, L_0x15809a698;  1 drivers
v0x60000201a910_0 .net *"_ivl_52", 19 0, L_0x600002353ac0;  1 drivers
L_0x15809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000201a9a0_0 .net *"_ivl_55", 3 0, L_0x15809a6e0;  1 drivers
v0x60000201aa30_0 .net *"_ivl_56", 19 0, L_0x600002353b60;  1 drivers
L_0x15809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000201aac0_0 .net *"_ivl_59", 3 0, L_0x15809a728;  1 drivers
L_0x15809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000201ab50_0 .net *"_ivl_63", 127 0, L_0x15809a770;  1 drivers
v0x60000201abe0_0 .net *"_ivl_65", 127 0, L_0x600002353d40;  1 drivers
L_0x15809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000201ac70_0 .net/2u *"_ivl_68", 2 0, L_0x15809a7b8;  1 drivers
v0x60000201ad00_0 .net *"_ivl_70", 0 0, L_0x600002353ca0;  1 drivers
L_0x15809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000201ad90_0 .net/2u *"_ivl_72", 2 0, L_0x15809a800;  1 drivers
v0x60000201ae20_0 .net *"_ivl_74", 0 0, L_0x600002353e80;  1 drivers
v0x60000201aeb0_0 .net *"_ivl_77", 0 0, L_0x6000039408c0;  1 drivers
v0x60000201af40_0 .net *"_ivl_87", 0 0, L_0x6000039415e0;  1 drivers
v0x60000201afd0_0 .net *"_ivl_89", 0 0, L_0x600002356ee0;  1 drivers
v0x60000201b060_0 .var "act_data_d", 31 0;
v0x60000201b0f0_0 .var "act_valid_d", 0 0;
v0x60000201b180_0 .var "act_valid_d2", 0 0;
v0x60000201b210_0 .net "axi_araddr", 39 0, L_0x600003941260;  alias, 1 drivers
v0x60000201b2a0_0 .net "axi_arlen", 7 0, L_0x6000039412d0;  alias, 1 drivers
v0x60000201b330_0 .net "axi_arready", 0 0, v0x60000201ed90_0;  1 drivers
v0x60000201b3c0_0 .net "axi_arvalid", 0 0, L_0x6000039413b0;  alias, 1 drivers
v0x60000201b450_0 .net "axi_awaddr", 39 0, L_0x600003940fc0;  alias, 1 drivers
v0x60000201b4e0_0 .net "axi_awlen", 7 0, L_0x600003941030;  alias, 1 drivers
v0x60000201b570_0 .net "axi_awready", 0 0, v0x60000201efd0_0;  1 drivers
v0x60000201b600_0 .net "axi_awvalid", 0 0, L_0x6000039410a0;  alias, 1 drivers
v0x60000201b690_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x60000201b720_0 .net "axi_bresp", 1 0, v0x60000201f180_0;  1 drivers
v0x60000201b7b0_0 .net "axi_bvalid", 0 0, v0x60000201f210_0;  1 drivers
v0x60000201b840_0 .net "axi_rdata", 255 0, v0x60000201f2a0_0;  1 drivers
v0x60000201b8d0_0 .net "axi_rlast", 0 0, v0x60000201f330_0;  1 drivers
v0x60000201b960_0 .net "axi_rready", 0 0, L_0x600003941420;  alias, 1 drivers
v0x60000201b9f0_0 .net "axi_rvalid", 0 0, v0x60000201f450_0;  1 drivers
v0x60000201ba80_0 .net "axi_wdata", 255 0, L_0x600003941110;  alias, 1 drivers
v0x60000201bb10_0 .net "axi_wlast", 0 0, L_0x600003941180;  alias, 1 drivers
v0x60000201bba0_0 .net "axi_wready", 0 0, v0x60000201f600_0;  1 drivers
v0x60000201bc30_0 .net "axi_wvalid", 0 0, L_0x6000039411f0;  alias, 1 drivers
v0x60000201bcc0_0 .net "clk", 0 0, v0x60000201f720_0;  1 drivers
v0x60000201bd50_0 .net "dma_lcp_done", 0 0, L_0x600003940d90;  1 drivers
v0x60000201bde0_0 .net "dma_lcp_ready", 0 0, L_0x600002355f40;  1 drivers
v0x60000201be70_0 .net "dma_sram_addr", 19 0, v0x600002078e10_0;  1 drivers
v0x60000201bf00_0 .net "dma_sram_rdata", 255 0, L_0x600003941570;  1 drivers
v0x60000201c000_0 .net "dma_sram_re", 0 0, L_0x600003940f50;  1 drivers
v0x60000201c090_0 .net "dma_sram_ready", 0 0, L_0x600002356da0;  1 drivers
v0x60000201c120_0 .net "dma_sram_wdata", 255 0, L_0x600003940e70;  1 drivers
v0x60000201c1b0_0 .net "dma_sram_we", 0 0, L_0x600003940ee0;  1 drivers
v0x60000201c240_0 .net "global_sync_in", 0 0, v0x60000201f840_0;  1 drivers
v0x60000201c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000201c360_0 .var "instr_rdata_reg", 127 0;
v0x60000201c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000201c480_0 .net "lcp_dma_cmd", 127 0, v0x60000207a910_0;  1 drivers
v0x60000201c510_0 .net "lcp_dma_valid", 0 0, L_0x60000394d420;  1 drivers
v0x60000201c5a0_0 .net "lcp_imem_addr", 19 0, L_0x60000394dea0;  1 drivers
v0x60000201c630_0 .net "lcp_imem_data", 127 0, v0x60000201c360_0;  1 drivers
v0x60000201c6c0_0 .net "lcp_imem_re", 0 0, L_0x60000394df10;  1 drivers
v0x60000201c750_0 .net "lcp_imem_valid", 0 0, L_0x60000394e0d0;  1 drivers
v0x60000201c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000207b600_0;  1 drivers
v0x60000201c870_0 .net "lcp_mxu_valid", 0 0, L_0x60000394d6c0;  1 drivers
v0x60000201c900_0 .net "lcp_vpu_cmd", 127 0, v0x60000207c240_0;  1 drivers
v0x60000201c990_0 .net "lcp_vpu_valid", 0 0, L_0x60000394d500;  1 drivers
v0x60000201ca20_0 .net "mxu_a_addr", 19 0, L_0x600002353980;  1 drivers
v0x60000201cab0_0 .net "mxu_a_rdata", 255 0, L_0x600003941490;  1 drivers
v0x60000201cb40_0 .net "mxu_a_re", 0 0, L_0x600002353a20;  1 drivers
v0x60000201cbd0_0 .net "mxu_a_ready", 0 0, L_0x600002356c60;  1 drivers
v0x60000201cc60_0 .net "mxu_cfg_k", 15 0, L_0x60000235d900;  1 drivers
v0x60000201ccf0_0 .net "mxu_cfg_m", 15 0, L_0x60000235d7c0;  1 drivers
v0x60000201cd80_0 .net "mxu_cfg_n", 15 0, L_0x60000235d860;  1 drivers
v0x60000201ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000201cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000201cf30_0 .var "mxu_done_reg", 0 0;
v0x60000201cfc0_0 .net "mxu_dst_addr", 15 0, L_0x60000235d5e0;  1 drivers
v0x60000201d050_0 .net "mxu_lcp_done", 0 0, L_0x600003940a10;  1 drivers
v0x60000201d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000039409a0;  1 drivers
v0x60000201d170_0 .net "mxu_o_addr", 19 0, L_0x600002353c00;  1 drivers
v0x60000201d200_0 .net "mxu_o_ready", 0 0, L_0x600002356d00;  1 drivers
v0x60000201d290_0 .net "mxu_o_wdata", 255 0, L_0x600002353de0;  1 drivers
v0x60000201d320_0 .net "mxu_o_we", 0 0, L_0x600003940930;  1 drivers
v0x60000201d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000201d440_0 .var "mxu_ready_reg", 0 0;
v0x60000201d4d0_0 .net "mxu_src0_addr", 15 0, L_0x60000235d680;  1 drivers
v0x60000201d560_0 .net "mxu_src1_addr", 15 0, L_0x60000235d720;  1 drivers
v0x60000201d5f0_0 .var "mxu_start_array", 0 0;
v0x60000201d680_0 .var "mxu_start_array_d", 0 0;
v0x60000201d710_0 .var "mxu_state", 2 0;
v0x60000201d7a0_0 .net "mxu_subop", 7 0, L_0x60000235d540;  1 drivers
v0x60000201d830_0 .net "mxu_w_addr", 19 0, L_0x600002353700;  1 drivers
v0x60000201d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000020678d0_0;  1 drivers
v0x60000201d950_0 .net "mxu_w_re", 0 0, L_0x6000023537a0;  1 drivers
v0x60000201d9e0_0 .net "mxu_w_ready", 0 0, L_0x600002356b20;  1 drivers
v0x60000201da70_0 .net "noc_data_write", 0 0, L_0x600003941650;  1 drivers
v0x60000201db00_0 .net "noc_rx_addr", 19 0, v0x60000201f960_0;  1 drivers
v0x60000201db90_0 .net "noc_rx_data", 255 0, v0x60000201f9f0_0;  1 drivers
v0x60000201dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000201fa80_0;  1 drivers
v0x60000201dcb0_0 .net "noc_rx_ready", 0 0, L_0x600002356e40;  alias, 1 drivers
v0x60000201dd40_0 .net "noc_rx_valid", 0 0, v0x60000201fba0_0;  1 drivers
v0x60000201ddd0_0 .net "noc_tx_addr", 19 0, L_0x15809a9f8;  alias, 1 drivers
v0x60000201de60_0 .net "noc_tx_data", 255 0, L_0x15809a9b0;  alias, 1 drivers
v0x60000201def0_0 .net "noc_tx_ready", 0 0, v0x60000201fd50_0;  1 drivers
v0x60000201df80_0 .net "noc_tx_valid", 0 0, L_0x15809aa40;  alias, 1 drivers
v0x60000201e010_0 .net "rst_n", 0 0, v0x600002010120_0;  1 drivers
v0x60000201e0a0_0 .net "sync_grant", 0 0, v0x6000020101b0_0;  1 drivers
v0x60000201e130_0 .net "sync_request", 0 0, L_0x60000394d180;  alias, 1 drivers
v0x60000201e1c0_0 .net "systolic_busy", 0 0, L_0x600003940770;  1 drivers
v0x60000201e250_0 .net "systolic_done", 0 0, L_0x6000023530c0;  1 drivers
v0x60000201e2e0_0 .net "systolic_result", 127 0, L_0x600002352c60;  1 drivers
v0x60000201e370_0 .net "systolic_result_valid", 0 0, L_0x600003940850;  1 drivers
v0x60000201e400_0 .net "tpc_busy", 0 0, L_0x60000394d340;  alias, 1 drivers
v0x60000201e490_0 .net "tpc_done", 0 0, L_0x60000394d1f0;  alias, 1 drivers
v0x60000201e520_0 .net "tpc_error", 0 0, L_0x60000394d110;  alias, 1 drivers
v0x60000201e5b0_0 .net "tpc_start", 0 0, v0x600002010480_0;  1 drivers
v0x60000201e640_0 .net "tpc_start_pc", 19 0, v0x600002010510_0;  1 drivers
v0x60000201e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600003940b60;  1 drivers
v0x60000201e760_0 .net "vpu_lcp_ready", 0 0, L_0x600002355a40;  1 drivers
v0x60000201e7f0_0 .net "vpu_sram_addr", 19 0, v0x600002019710_0;  1 drivers
v0x60000201e880_0 .net "vpu_sram_rdata", 255 0, L_0x600003941500;  1 drivers
v0x60000201e910_0 .net "vpu_sram_re", 0 0, L_0x600003940d20;  1 drivers
v0x60000201e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002356bc0;  1 drivers
v0x60000201ea30_0 .net "vpu_sram_wdata", 255 0, L_0x600003940c40;  1 drivers
v0x60000201eac0_0 .net "vpu_sram_we", 0 0, L_0x600003940cb0;  1 drivers
v0x60000201eb50_0 .var "weight_load_col_d", 1 0;
v0x60000201ebe0_0 .var "weight_load_en_d", 0 0;
L_0x60000235d540 .part v0x60000207b600_0, 112, 8;
L_0x60000235d5e0 .part v0x60000207b600_0, 96, 16;
L_0x60000235d680 .part v0x60000207b600_0, 80, 16;
L_0x60000235d720 .part v0x60000207b600_0, 64, 16;
L_0x60000235d7c0 .part v0x60000207b600_0, 48, 16;
L_0x60000235d860 .part v0x60000207b600_0, 32, 16;
L_0x60000235d900 .part v0x60000207b600_0, 16, 16;
L_0x600002353520 .part v0x6000020678d0_0, 0, 32;
L_0x6000023535c0 .concat [ 16 4 0 0], L_0x60000235d720, L_0x15809a530;
L_0x600002353660 .concat [ 5 15 0 0], v0x60000201ce10_0, L_0x15809a578;
L_0x600002353700 .arith/sum 20, L_0x6000023535c0, L_0x600002353660;
L_0x6000023537a0 .cmp/eq 3, v0x60000201d710_0, L_0x15809a5c0;
L_0x600002353840 .concat [ 16 4 0 0], L_0x60000235d680, L_0x15809a608;
L_0x6000023538e0 .concat [ 16 4 0 0], v0x60000201cea0_0, L_0x15809a650;
L_0x600002353980 .arith/sum 20, L_0x600002353840, L_0x6000023538e0;
L_0x600002353a20 .cmp/eq 3, v0x60000201d710_0, L_0x15809a698;
L_0x600002353ac0 .concat [ 16 4 0 0], L_0x60000235d5e0, L_0x15809a6e0;
L_0x600002353b60 .concat [ 16 4 0 0], v0x60000201d3b0_0, L_0x15809a728;
L_0x600002353c00 .arith/sum 20, L_0x600002353ac0, L_0x600002353b60;
L_0x600002353d40 .part L_0x600002352c60, 0, 128;
L_0x600002353de0 .concat [ 128 128 0 0], L_0x600002353d40, L_0x15809a770;
L_0x600002353ca0 .cmp/eq 3, v0x60000201d710_0, L_0x15809a7b8;
L_0x600002353e80 .cmp/eq 3, v0x60000201d710_0, L_0x15809a800;
L_0x600002356e40 .reduce/nor L_0x60000394d340;
L_0x600002356ee0 .reduce/nor v0x60000201fa80_0;
S_0x150f94ad0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x150f6ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15181ea00 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15181ea40 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15181ea80 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15181eac0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15181eb00 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15181eb40 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15181eb80 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15181ebc0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15181ec00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15181ec40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15181ec80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15181ecc0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15181ed00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15181ed40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15181ed80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15181edc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15181ee00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15181ee40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15181ee80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15181eec0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15181ef00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003940d90 .functor BUFZ 1, v0x600002078510_0, C4<0>, C4<0>, C4<0>;
L_0x600003940e70 .functor BUFZ 256, v0x600002079170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003940ee0 .functor BUFZ 1, v0x600002079290_0, C4<0>, C4<0>, C4<0>;
L_0x600003940f50 .functor BUFZ 1, v0x600002078fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003940fc0 .functor BUFZ 40, v0x600002047450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003941030 .functor BUFZ 8, v0x600002047570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000039410a0 .functor BUFZ 1, v0x600002047720_0, C4<0>, C4<0>, C4<0>;
L_0x600003941110 .functor BUFZ 256, v0x600002047cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003941180 .functor BUFZ 1, v0x600002047de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000039411f0 .functor BUFZ 1, v0x6000020406c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003941260 .functor BUFZ 40, v0x600002047060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000039412d0 .functor BUFZ 8, v0x600002047180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000039413b0 .functor BUFZ 1, v0x600002047330_0, C4<0>, C4<0>, C4<0>;
L_0x600003941420 .functor BUFZ 1, v0x600002047b10_0, C4<0>, C4<0>, C4<0>;
L_0x15809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002046f40_0 .net/2u *"_ivl_14", 3 0, L_0x15809a920;  1 drivers
v0x600002046fd0_0 .net "axi_araddr", 39 0, L_0x600003941260;  alias, 1 drivers
v0x600002047060_0 .var "axi_araddr_reg", 39 0;
v0x6000020470f0_0 .net "axi_arlen", 7 0, L_0x6000039412d0;  alias, 1 drivers
v0x600002047180_0 .var "axi_arlen_reg", 7 0;
v0x600002047210_0 .net "axi_arready", 0 0, v0x60000201ed90_0;  alias, 1 drivers
v0x6000020472a0_0 .net "axi_arvalid", 0 0, L_0x6000039413b0;  alias, 1 drivers
v0x600002047330_0 .var "axi_arvalid_reg", 0 0;
v0x6000020473c0_0 .net "axi_awaddr", 39 0, L_0x600003940fc0;  alias, 1 drivers
v0x600002047450_0 .var "axi_awaddr_reg", 39 0;
v0x6000020474e0_0 .net "axi_awlen", 7 0, L_0x600003941030;  alias, 1 drivers
v0x600002047570_0 .var "axi_awlen_reg", 7 0;
v0x600002047600_0 .net "axi_awready", 0 0, v0x60000201efd0_0;  alias, 1 drivers
v0x600002047690_0 .net "axi_awvalid", 0 0, L_0x6000039410a0;  alias, 1 drivers
v0x600002047720_0 .var "axi_awvalid_reg", 0 0;
v0x6000020477b0_0 .net "axi_bready", 0 0, L_0x15809a968;  alias, 1 drivers
v0x600002047840_0 .net "axi_bresp", 1 0, v0x60000201f180_0;  alias, 1 drivers
v0x6000020478d0_0 .net "axi_bvalid", 0 0, v0x60000201f210_0;  alias, 1 drivers
v0x600002047960_0 .net "axi_rdata", 255 0, v0x60000201f2a0_0;  alias, 1 drivers
v0x6000020479f0_0 .net "axi_rlast", 0 0, v0x60000201f330_0;  alias, 1 drivers
v0x600002047a80_0 .net "axi_rready", 0 0, L_0x600003941420;  alias, 1 drivers
v0x600002047b10_0 .var "axi_rready_reg", 0 0;
v0x600002047ba0_0 .net "axi_rvalid", 0 0, v0x60000201f450_0;  alias, 1 drivers
v0x600002047c30_0 .net "axi_wdata", 255 0, L_0x600003941110;  alias, 1 drivers
v0x600002047cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002047d50_0 .net "axi_wlast", 0 0, L_0x600003941180;  alias, 1 drivers
v0x600002047de0_0 .var "axi_wlast_reg", 0 0;
v0x600002047e70_0 .net "axi_wready", 0 0, v0x60000201f600_0;  alias, 1 drivers
v0x600002047f00_0 .net "axi_wvalid", 0 0, L_0x6000039411f0;  alias, 1 drivers
v0x6000020406c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002040630_0 .net "cfg_cols", 11 0, L_0x600002355d60;  1 drivers
v0x600002078000_0 .net "cfg_rows", 11 0, L_0x600002355cc0;  1 drivers
v0x600002078090_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002078120_0 .net "cmd", 127 0, v0x60000207a910_0;  alias, 1 drivers
v0x6000020781b0_0 .net "cmd_done", 0 0, L_0x600003940d90;  alias, 1 drivers
v0x600002078240_0 .net "cmd_ready", 0 0, L_0x600002355f40;  alias, 1 drivers
v0x6000020782d0_0 .net "cmd_valid", 0 0, L_0x60000394d420;  alias, 1 drivers
v0x600002078360_0 .var "col_count", 11 0;
v0x6000020783f0_0 .var "cols_cfg", 11 0;
v0x600002078480_0 .var "data_buf", 255 0;
v0x600002078510_0 .var "done_reg", 0 0;
v0x6000020785a0_0 .net "ext_addr", 39 0, L_0x600002355b80;  1 drivers
v0x600002078630_0 .var "ext_base", 39 0;
v0x6000020786c0_0 .var "ext_ptr", 39 0;
v0x600002078750_0 .net "ext_stride", 11 0, L_0x600002355e00;  1 drivers
v0x6000020787e0_0 .var "ext_stride_cfg", 11 0;
v0x600002078870_0 .net "int_addr", 19 0, L_0x600002355c20;  1 drivers
v0x600002078900_0 .var "int_base", 19 0;
v0x600002078990_0 .var "int_ptr", 19 0;
v0x600002078a20_0 .net "int_stride", 11 0, L_0x600002355ea0;  1 drivers
v0x600002078ab0_0 .var "int_stride_cfg", 11 0;
v0x600002078b40_0 .var "op_type", 7 0;
v0x600002078bd0_0 .var "row_count", 11 0;
v0x600002078c60_0 .var "rows_cfg", 11 0;
v0x600002078cf0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002078d80_0 .net "sram_addr", 19 0, v0x600002078e10_0;  alias, 1 drivers
v0x600002078e10_0 .var "sram_addr_reg", 19 0;
v0x600002078ea0_0 .net "sram_rdata", 255 0, L_0x600003941570;  alias, 1 drivers
v0x600002078f30_0 .net "sram_re", 0 0, L_0x600003940f50;  alias, 1 drivers
v0x600002078fc0_0 .var "sram_re_reg", 0 0;
v0x600002079050_0 .net "sram_ready", 0 0, L_0x600002356da0;  alias, 1 drivers
v0x6000020790e0_0 .net "sram_wdata", 255 0, L_0x600003940e70;  alias, 1 drivers
v0x600002079170_0 .var "sram_wdata_reg", 255 0;
v0x600002079200_0 .net "sram_we", 0 0, L_0x600003940ee0;  alias, 1 drivers
v0x600002079290_0 .var "sram_we_reg", 0 0;
v0x600002079320_0 .var "state", 3 0;
v0x6000020793b0_0 .net "subop", 7 0, L_0x600002355ae0;  1 drivers
E_0x600000706ac0/0 .event negedge, v0x600002078cf0_0;
E_0x600000706ac0/1 .event posedge, v0x600002078090_0;
E_0x600000706ac0 .event/or E_0x600000706ac0/0, E_0x600000706ac0/1;
L_0x600002355ae0 .part v0x60000207a910_0, 112, 8;
L_0x600002355b80 .part v0x60000207a910_0, 72, 40;
L_0x600002355c20 .part v0x60000207a910_0, 52, 20;
L_0x600002355cc0 .part v0x60000207a910_0, 40, 12;
L_0x600002355d60 .part v0x60000207a910_0, 28, 12;
L_0x600002355e00 .part v0x60000207a910_0, 16, 12;
L_0x600002355ea0 .part v0x60000207a910_0, 4, 12;
L_0x600002355f40 .cmp/eq 4, v0x600002079320_0, L_0x15809a920;
S_0x150f6a830 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x150f6ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15180e800 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15180e840 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15180e880 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15180e8c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15180e900 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15180e940 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15180e980 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15180e9c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15180ea00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15180ea40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15180ea80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15180eac0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15180eb00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15180eb40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15180eb80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15180ebc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15180ec00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15180ec40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15180ec80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15180ecc0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15180ed00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15180ed40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15180ed80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15180edc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15180ee00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15180ee40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15180ee80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000394e1b0 .functor AND 1, L_0x60000235cb40, L_0x60000235cc80, C4<1>, C4<1>;
L_0x60000394de30 .functor AND 1, L_0x60000394e1b0, L_0x60000235c820, C4<1>, C4<1>;
L_0x60000394dea0 .functor BUFZ 20, v0x60000207af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000394df10 .functor BUFZ 1, v0x60000207b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d6c0 .functor BUFZ 1, v0x60000207b840_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d500 .functor BUFZ 1, v0x60000207c480_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d420 .functor BUFZ 1, v0x60000207ab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d2d0 .functor AND 1, L_0x60000235d2c0, L_0x60000235d360, C4<1>, C4<1>;
L_0x60000394d340 .functor AND 1, L_0x60000394d2d0, L_0x60000235d400, C4<1>, C4<1>;
L_0x60000394d1f0 .functor BUFZ 1, v0x60000207ac70_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d110 .functor BUFZ 1, v0x60000207ad90_0, C4<0>, C4<0>, C4<0>;
L_0x60000394d180 .functor BUFZ 1, v0x60000207c090_0, C4<0>, C4<0>, C4<0>;
L_0x158098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020794d0_0 .net *"_ivl_11", 23 0, L_0x158098010;  1 drivers
L_0x158098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079560_0 .net/2u *"_ivl_12", 31 0, L_0x158098058;  1 drivers
v0x6000020795f0_0 .net *"_ivl_14", 0 0, L_0x60000235cb40;  1 drivers
v0x600002079680_0 .net *"_ivl_16", 31 0, L_0x60000235cbe0;  1 drivers
L_0x1580980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079710_0 .net *"_ivl_19", 23 0, L_0x1580980a0;  1 drivers
L_0x1580980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020797a0_0 .net/2u *"_ivl_20", 31 0, L_0x1580980e8;  1 drivers
v0x600002079830_0 .net *"_ivl_22", 0 0, L_0x60000235cc80;  1 drivers
v0x6000020798c0_0 .net *"_ivl_25", 0 0, L_0x60000394e1b0;  1 drivers
v0x600002079950_0 .net *"_ivl_26", 31 0, L_0x60000235cd20;  1 drivers
L_0x158098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020799e0_0 .net *"_ivl_29", 23 0, L_0x158098130;  1 drivers
L_0x158098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079a70_0 .net/2u *"_ivl_30", 31 0, L_0x158098178;  1 drivers
v0x600002079b00_0 .net *"_ivl_32", 0 0, L_0x60000235c820;  1 drivers
v0x600002079b90_0 .net *"_ivl_36", 31 0, L_0x60000235c640;  1 drivers
L_0x1580981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079c20_0 .net *"_ivl_39", 23 0, L_0x1580981c0;  1 drivers
L_0x158098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079cb0_0 .net/2u *"_ivl_40", 31 0, L_0x158098208;  1 drivers
v0x600002079d40_0 .net *"_ivl_44", 31 0, L_0x60000235c500;  1 drivers
L_0x158098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079dd0_0 .net *"_ivl_47", 23 0, L_0x158098250;  1 drivers
L_0x158098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079e60_0 .net/2u *"_ivl_48", 31 0, L_0x158098298;  1 drivers
v0x600002079ef0_0 .net *"_ivl_52", 31 0, L_0x60000235d180;  1 drivers
L_0x1580982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002079f80_0 .net *"_ivl_55", 23 0, L_0x1580982e0;  1 drivers
L_0x158098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000207a010_0 .net/2u *"_ivl_56", 31 0, L_0x158098328;  1 drivers
L_0x158098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000207a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x158098370;  1 drivers
v0x60000207a130_0 .net *"_ivl_78", 0 0, L_0x60000235d2c0;  1 drivers
v0x60000207a1c0_0 .net *"_ivl_8", 31 0, L_0x60000235caa0;  1 drivers
L_0x1580983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000207a250_0 .net/2u *"_ivl_80", 3 0, L_0x1580983b8;  1 drivers
v0x60000207a2e0_0 .net *"_ivl_82", 0 0, L_0x60000235d360;  1 drivers
v0x60000207a370_0 .net *"_ivl_85", 0 0, L_0x60000394d2d0;  1 drivers
L_0x158098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000207a400_0 .net/2u *"_ivl_86", 3 0, L_0x158098400;  1 drivers
v0x60000207a490_0 .net *"_ivl_88", 0 0, L_0x60000235d400;  1 drivers
v0x60000207a520_0 .net "all_done", 0 0, L_0x60000394de30;  1 drivers
v0x60000207a5b0_0 .net "busy", 0 0, L_0x60000394d340;  alias, 1 drivers
v0x60000207a640_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000207a6d0_0 .var "decoded_opcode", 7 0;
v0x60000207a760_0 .var "decoded_subop", 7 0;
v0x60000207a7f0_0 .net "dma_clear", 0 0, L_0x60000235d220;  1 drivers
v0x60000207a880_0 .net "dma_cmd", 127 0, v0x60000207a910_0;  alias, 1 drivers
v0x60000207a910_0 .var "dma_cmd_reg", 127 0;
v0x60000207a9a0_0 .net "dma_done", 0 0, L_0x600003940d90;  alias, 1 drivers
v0x60000207aa30_0 .net "dma_ready", 0 0, L_0x600002355f40;  alias, 1 drivers
v0x60000207aac0_0 .net "dma_valid", 0 0, L_0x60000394d420;  alias, 1 drivers
v0x60000207ab50_0 .var "dma_valid_reg", 0 0;
v0x60000207abe0_0 .net "done", 0 0, L_0x60000394d1f0;  alias, 1 drivers
v0x60000207ac70_0 .var "done_reg", 0 0;
v0x60000207ad00_0 .net "error", 0 0, L_0x60000394d110;  alias, 1 drivers
v0x60000207ad90_0 .var "error_reg", 0 0;
v0x60000207ae20_0 .net "global_sync_in", 0 0, v0x60000201f840_0;  alias, 1 drivers
v0x60000207aeb0_0 .net "imem_addr", 19 0, L_0x60000394dea0;  alias, 1 drivers
v0x60000207af40_0 .var "imem_addr_reg", 19 0;
v0x60000207afd0_0 .net "imem_data", 127 0, v0x60000201c360_0;  alias, 1 drivers
v0x60000207b060_0 .net "imem_re", 0 0, L_0x60000394df10;  alias, 1 drivers
v0x60000207b0f0_0 .var "imem_re_reg", 0 0;
v0x60000207b180_0 .net "imem_valid", 0 0, L_0x60000394e0d0;  alias, 1 drivers
v0x60000207b210_0 .var "instr_reg", 127 0;
v0x60000207b2a0_0 .net "loop_count", 15 0, L_0x60000235c960;  1 drivers
v0x60000207b330 .array "loop_counter", 3 0, 15 0;
v0x60000207b3c0_0 .var "loop_sp", 1 0;
v0x60000207b450 .array "loop_start_addr", 3 0, 19 0;
v0x60000207b4e0_0 .net "mxu_clear", 0 0, L_0x60000235c5a0;  1 drivers
v0x60000207b570_0 .net "mxu_cmd", 127 0, v0x60000207b600_0;  alias, 1 drivers
v0x60000207b600_0 .var "mxu_cmd_reg", 127 0;
v0x60000207b690_0 .net "mxu_done", 0 0, L_0x600003940a10;  alias, 1 drivers
v0x60000207b720_0 .net "mxu_ready", 0 0, L_0x6000039409a0;  alias, 1 drivers
v0x60000207b7b0_0 .net "mxu_valid", 0 0, L_0x60000394d6c0;  alias, 1 drivers
v0x60000207b840_0 .var "mxu_valid_reg", 0 0;
v0x60000207b8d0_0 .net "opcode", 7 0, L_0x60000235cf00;  1 drivers
v0x60000207b960_0 .var "pc", 19 0;
v0x60000207b9f0_0 .var "pending_dma", 7 0;
v0x60000207ba80_0 .var "pending_mxu", 7 0;
v0x60000207bb10_0 .var "pending_vpu", 7 0;
v0x60000207bba0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000207bc30_0 .net "start", 0 0, v0x600002010480_0;  alias, 1 drivers
v0x60000207bcc0_0 .net "start_pc", 19 0, v0x600002010510_0;  alias, 1 drivers
v0x60000207bd50_0 .var "state", 3 0;
v0x60000207bde0_0 .net "subop", 7 0, L_0x60000235d040;  1 drivers
v0x60000207be70_0 .net "sync_grant", 0 0, v0x6000020101b0_0;  alias, 1 drivers
v0x60000207bf00_0 .net "sync_mask", 7 0, L_0x60000235ca00;  1 drivers
v0x60000207c000_0 .net "sync_request", 0 0, L_0x60000394d180;  alias, 1 drivers
v0x60000207c090_0 .var "sync_request_reg", 0 0;
v0x60000207c120_0 .net "vpu_clear", 0 0, L_0x60000235d0e0;  1 drivers
v0x60000207c1b0_0 .net "vpu_cmd", 127 0, v0x60000207c240_0;  alias, 1 drivers
v0x60000207c240_0 .var "vpu_cmd_reg", 127 0;
v0x60000207c2d0_0 .net "vpu_done", 0 0, L_0x600003940b60;  alias, 1 drivers
v0x60000207c360_0 .net "vpu_ready", 0 0, L_0x600002355a40;  alias, 1 drivers
v0x60000207c3f0_0 .net "vpu_valid", 0 0, L_0x60000394d500;  alias, 1 drivers
v0x60000207c480_0 .var "vpu_valid_reg", 0 0;
L_0x60000235cf00 .part v0x60000201c360_0, 120, 8;
L_0x60000235d040 .part v0x60000201c360_0, 112, 8;
L_0x60000235c960 .part v0x60000201c360_0, 32, 16;
L_0x60000235ca00 .part v0x60000201c360_0, 104, 8;
L_0x60000235caa0 .concat [ 8 24 0 0], v0x60000207ba80_0, L_0x158098010;
L_0x60000235cb40 .cmp/eq 32, L_0x60000235caa0, L_0x158098058;
L_0x60000235cbe0 .concat [ 8 24 0 0], v0x60000207bb10_0, L_0x1580980a0;
L_0x60000235cc80 .cmp/eq 32, L_0x60000235cbe0, L_0x1580980e8;
L_0x60000235cd20 .concat [ 8 24 0 0], v0x60000207b9f0_0, L_0x158098130;
L_0x60000235c820 .cmp/eq 32, L_0x60000235cd20, L_0x158098178;
L_0x60000235c640 .concat [ 8 24 0 0], v0x60000207ba80_0, L_0x1580981c0;
L_0x60000235c5a0 .cmp/eq 32, L_0x60000235c640, L_0x158098208;
L_0x60000235c500 .concat [ 8 24 0 0], v0x60000207bb10_0, L_0x158098250;
L_0x60000235d0e0 .cmp/eq 32, L_0x60000235c500, L_0x158098298;
L_0x60000235d180 .concat [ 8 24 0 0], v0x60000207b9f0_0, L_0x1580982e0;
L_0x60000235d220 .cmp/eq 32, L_0x60000235d180, L_0x158098328;
L_0x60000235d2c0 .cmp/ne 4, v0x60000207bd50_0, L_0x158098370;
L_0x60000235d360 .cmp/ne 4, v0x60000207bd50_0, L_0x1580983b8;
L_0x60000235d400 .cmp/ne 4, v0x60000207bd50_0, L_0x158098400;
S_0x150f6a3f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x150f6a830;
 .timescale 0 0;
v0x600002079440_0 .var/i "i", 31 0;
S_0x150f90280 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x150f6ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x150f8dc30 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x150f8dc70 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x150f8dcb0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x150f8dcf0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x150f8dd30 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x150f8dd70 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x150f8ddb0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x150f8ddf0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003940540 .functor OR 1, L_0x600002352d00, L_0x600002352da0, C4<0>, C4<0>;
L_0x6000039405b0 .functor AND 1, L_0x600002352e40, v0x60000201d680_0, C4<1>, C4<1>;
L_0x600003940620 .functor AND 1, L_0x6000039405b0, L_0x600002352ee0, C4<1>, C4<1>;
L_0x600003940690 .functor OR 1, L_0x600003940540, L_0x600003940620, C4<0>, C4<0>;
L_0x600003940700 .functor BUFZ 1, L_0x600003940690, C4<0>, C4<0>, C4<0>;
L_0x600003940770 .functor AND 1, L_0x600002352f80, L_0x600002353020, C4<1>, C4<1>;
L_0x6000039407e0 .functor AND 1, L_0x600002353200, L_0x6000023532a0, C4<1>, C4<1>;
L_0x600003940850 .functor AND 1, L_0x6000039407e0, L_0x600002353480, C4<1>, C4<1>;
v0x600002062d00_0 .net *"_ivl_101", 0 0, L_0x600002353480;  1 drivers
L_0x15809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002062d90_0 .net/2u *"_ivl_37", 2 0, L_0x15809a188;  1 drivers
v0x600002062e20_0 .net *"_ivl_39", 0 0, L_0x600002352d00;  1 drivers
L_0x15809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002062eb0_0 .net/2u *"_ivl_41", 2 0, L_0x15809a1d0;  1 drivers
v0x600002062f40_0 .net *"_ivl_43", 0 0, L_0x600002352da0;  1 drivers
v0x600002062fd0_0 .net *"_ivl_46", 0 0, L_0x600003940540;  1 drivers
L_0x15809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002063060_0 .net/2u *"_ivl_47", 2 0, L_0x15809a218;  1 drivers
v0x6000020630f0_0 .net *"_ivl_49", 0 0, L_0x600002352e40;  1 drivers
v0x600002063180_0 .net *"_ivl_52", 0 0, L_0x6000039405b0;  1 drivers
v0x600002063210_0 .net *"_ivl_54", 0 0, L_0x600002352ee0;  1 drivers
v0x6000020632a0_0 .net *"_ivl_56", 0 0, L_0x600003940620;  1 drivers
L_0x15809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002063330_0 .net/2u *"_ivl_61", 2 0, L_0x15809a260;  1 drivers
v0x6000020633c0_0 .net *"_ivl_63", 0 0, L_0x600002352f80;  1 drivers
L_0x15809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002063450_0 .net/2u *"_ivl_65", 2 0, L_0x15809a2a8;  1 drivers
v0x6000020634e0_0 .net *"_ivl_67", 0 0, L_0x600002353020;  1 drivers
L_0x15809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002063570_0 .net/2u *"_ivl_71", 2 0, L_0x15809a2f0;  1 drivers
L_0x15809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002063600_0 .net/2u *"_ivl_75", 2 0, L_0x15809a338;  1 drivers
L_0x15809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002063690_0 .net/2u *"_ivl_81", 2 0, L_0x15809a3c8;  1 drivers
v0x600002063720_0 .net *"_ivl_83", 0 0, L_0x600002353200;  1 drivers
v0x6000020637b0_0 .net *"_ivl_85", 0 0, L_0x6000023532a0;  1 drivers
v0x600002063840_0 .net *"_ivl_88", 0 0, L_0x6000039407e0;  1 drivers
v0x6000020638d0_0 .net *"_ivl_89", 31 0, L_0x600002353340;  1 drivers
L_0x15809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002063960_0 .net *"_ivl_92", 15 0, L_0x15809a410;  1 drivers
L_0x15809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000020639f0_0 .net *"_ivl_93", 31 0, L_0x15809aa88;  1 drivers
L_0x15809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002063a80_0 .net/2u *"_ivl_97", 31 0, L_0x15809a458;  1 drivers
v0x600002063b10_0 .net *"_ivl_99", 31 0, L_0x6000023533e0;  1 drivers
v0x600002063ba0_0 .net "act_data", 31 0, v0x60000201b060_0;  1 drivers
v0x600002063c30 .array "act_h", 19 0;
v0x600002063c30_0 .net v0x600002063c30 0, 7 0, L_0x60000394cfc0; 1 drivers
v0x600002063c30_1 .net v0x600002063c30 1, 7 0, v0x60000207d5f0_0; 1 drivers
v0x600002063c30_2 .net v0x600002063c30 2, 7 0, v0x60000207eb50_0; 1 drivers
v0x600002063c30_3 .net v0x600002063c30 3, 7 0, v0x600002070120_0; 1 drivers
v0x600002063c30_4 .net v0x600002063c30 4, 7 0, v0x600002071680_0; 1 drivers
v0x600002063c30_5 .net v0x600002063c30 5, 7 0, L_0x60000394ce70; 1 drivers
v0x600002063c30_6 .net v0x600002063c30 6, 7 0, v0x600002072be0_0; 1 drivers
v0x600002063c30_7 .net v0x600002063c30 7, 7 0, v0x6000020741b0_0; 1 drivers
v0x600002063c30_8 .net v0x600002063c30 8, 7 0, v0x600002075710_0; 1 drivers
v0x600002063c30_9 .net v0x600002063c30 9, 7 0, v0x600002076c70_0; 1 drivers
v0x600002063c30_10 .net v0x600002063c30 10, 7 0, L_0x60000394cee0; 1 drivers
v0x600002063c30_11 .net v0x600002063c30 11, 7 0, v0x600002068240_0; 1 drivers
v0x600002063c30_12 .net v0x600002063c30 12, 7 0, v0x6000020697a0_0; 1 drivers
v0x600002063c30_13 .net v0x600002063c30 13, 7 0, v0x60000206ad00_0; 1 drivers
v0x600002063c30_14 .net v0x600002063c30 14, 7 0, v0x60000206c2d0_0; 1 drivers
v0x600002063c30_15 .net v0x600002063c30 15, 7 0, L_0x60000394cd90; 1 drivers
v0x600002063c30_16 .net v0x600002063c30 16, 7 0, v0x60000206d830_0; 1 drivers
v0x600002063c30_17 .net v0x600002063c30 17, 7 0, v0x60000206ed90_0; 1 drivers
v0x600002063c30_18 .net v0x600002063c30 18, 7 0, v0x600002060360_0; 1 drivers
v0x600002063c30_19 .net v0x600002063c30 19, 7 0, v0x6000020618c0_0; 1 drivers
v0x600002063cc0_0 .net "act_ready", 0 0, L_0x600002353160;  1 drivers
v0x600002063d50_0 .net "act_valid", 0 0, v0x60000201b180_0;  1 drivers
v0x600002063de0_0 .net "busy", 0 0, L_0x600003940770;  alias, 1 drivers
v0x600002063e70_0 .net "cfg_k_tiles", 15 0, L_0x60000235d900;  alias, 1 drivers
L_0x15809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002063f00_0 .net "clear_acc", 0 0, L_0x15809a4a0;  1 drivers
v0x600002064000_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002064090_0 .var "cycle_count", 15 0;
v0x600002064120_0 .var "cycle_count_next", 15 0;
v0x60000207c510_5 .array/port v0x60000207c510, 5;
v0x6000020641b0 .array "deskew_output", 3 0;
v0x6000020641b0_0 .net v0x6000020641b0 0, 31 0, v0x60000207c510_5; 1 drivers
v0x60000207c630_3 .array/port v0x60000207c630, 3;
v0x6000020641b0_1 .net v0x6000020641b0 1, 31 0, v0x60000207c630_3; 1 drivers
v0x60000207c750_1 .array/port v0x60000207c750, 1;
v0x6000020641b0_2 .net v0x6000020641b0 2, 31 0, v0x60000207c750_1; 1 drivers
v0x6000020641b0_3 .net v0x6000020641b0 3, 31 0, L_0x600003940310; 1 drivers
v0x600002064240_0 .net "done", 0 0, L_0x6000023530c0;  alias, 1 drivers
L_0x15809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000020642d0_0 .net "drain_delay", 15 0, L_0x15809a380;  1 drivers
v0x600002064360_0 .net "pe_enable", 0 0, L_0x600003940690;  1 drivers
v0x6000020643f0 .array "psum_bottom", 3 0;
v0x6000020643f0_0 .net v0x6000020643f0 0, 31 0, L_0x600003940000; 1 drivers
v0x6000020643f0_1 .net v0x6000020643f0 1, 31 0, L_0x6000039400e0; 1 drivers
v0x6000020643f0_2 .net v0x6000020643f0 2, 31 0, L_0x6000039401c0; 1 drivers
v0x6000020643f0_3 .net v0x6000020643f0 3, 31 0, L_0x6000039402a0; 1 drivers
L_0x158098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002064480 .array "psum_v", 19 0;
v0x600002064480_0 .net v0x600002064480 0, 31 0, L_0x158098568; 1 drivers
L_0x1580985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002064480_1 .net v0x600002064480 1, 31 0, L_0x1580985b0; 1 drivers
L_0x1580985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002064480_2 .net v0x600002064480 2, 31 0, L_0x1580985f8; 1 drivers
L_0x158098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002064480_3 .net v0x600002064480 3, 31 0, L_0x158098640; 1 drivers
v0x600002064480_4 .net v0x600002064480 4, 31 0, v0x60000207db00_0; 1 drivers
v0x600002064480_5 .net v0x600002064480 5, 31 0, v0x60000207f060_0; 1 drivers
v0x600002064480_6 .net v0x600002064480 6, 31 0, v0x600002070630_0; 1 drivers
v0x600002064480_7 .net v0x600002064480 7, 31 0, v0x600002071b90_0; 1 drivers
v0x600002064480_8 .net v0x600002064480 8, 31 0, v0x6000020730f0_0; 1 drivers
v0x600002064480_9 .net v0x600002064480 9, 31 0, v0x6000020746c0_0; 1 drivers
v0x600002064480_10 .net v0x600002064480 10, 31 0, v0x600002075c20_0; 1 drivers
v0x600002064480_11 .net v0x600002064480 11, 31 0, v0x600002077180_0; 1 drivers
v0x600002064480_12 .net v0x600002064480 12, 31 0, v0x600002068750_0; 1 drivers
v0x600002064480_13 .net v0x600002064480 13, 31 0, v0x600002069cb0_0; 1 drivers
v0x600002064480_14 .net v0x600002064480 14, 31 0, v0x60000206b210_0; 1 drivers
v0x600002064480_15 .net v0x600002064480 15, 31 0, v0x60000206c7e0_0; 1 drivers
v0x600002064480_16 .net v0x600002064480 16, 31 0, v0x60000206dd40_0; 1 drivers
v0x600002064480_17 .net v0x600002064480 17, 31 0, v0x60000206f2a0_0; 1 drivers
v0x600002064480_18 .net v0x600002064480 18, 31 0, v0x600002060870_0; 1 drivers
v0x600002064480_19 .net v0x600002064480 19, 31 0, v0x600002061dd0_0; 1 drivers
v0x600002064510_0 .net "result_data", 127 0, L_0x600002352c60;  alias, 1 drivers
L_0x15809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000020645a0_0 .net "result_ready", 0 0, L_0x15809a4e8;  1 drivers
v0x600002064630_0 .net "result_valid", 0 0, L_0x600003940850;  alias, 1 drivers
v0x6000020646c0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002064750_0 .net "skew_enable", 0 0, L_0x600003940700;  1 drivers
v0x6000020647e0 .array "skew_input", 3 0;
v0x6000020647e0_0 .net v0x6000020647e0 0, 7 0, L_0x60000235da40; 1 drivers
v0x6000020647e0_1 .net v0x6000020647e0 1, 7 0, L_0x60000235db80; 1 drivers
v0x6000020647e0_2 .net v0x6000020647e0 2, 7 0, L_0x60000235dcc0; 1 drivers
v0x6000020647e0_3 .net v0x6000020647e0 3, 7 0, L_0x60000235de00; 1 drivers
v0x600002064870 .array "skew_output", 3 0;
v0x600002064870_0 .net v0x600002064870 0, 7 0, v0x60000207c870_0; 1 drivers
v0x600002064870_1 .net v0x600002064870 1, 7 0, v0x60000207cb40_0; 1 drivers
v0x600002064870_2 .net v0x600002064870 2, 7 0, v0x60000207ce10_0; 1 drivers
v0x600002064870_3 .net v0x600002064870 3, 7 0, v0x60000207d0e0_0; 1 drivers
v0x600002064900_0 .net "start", 0 0, v0x60000201d680_0;  1 drivers
v0x600002064990_0 .var "state", 2 0;
v0x600002064a20_0 .var "state_next", 2 0;
v0x600002064ab0_0 .net "weight_load_col", 1 0, v0x60000201eb50_0;  1 drivers
v0x600002064b40_0 .net "weight_load_data", 31 0, L_0x600002353520;  1 drivers
v0x600002064bd0_0 .net "weight_load_en", 0 0, v0x60000201ebe0_0;  1 drivers
E_0x6000007073c0/0 .event anyedge, v0x600002064990_0, v0x600002064090_0, v0x600002064900_0, v0x600002064bd0_0;
E_0x6000007073c0/1 .event anyedge, v0x600002063e70_0, v0x6000020642d0_0;
E_0x6000007073c0 .event/or E_0x6000007073c0/0, E_0x6000007073c0/1;
L_0x60000235d9a0 .part v0x60000201b060_0, 0, 8;
L_0x158098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000235da40 .functor MUXZ 8, L_0x158098448, L_0x60000235d9a0, v0x60000201b180_0, C4<>;
L_0x60000235dae0 .part v0x60000201b060_0, 8, 8;
L_0x158098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000235db80 .functor MUXZ 8, L_0x158098490, L_0x60000235dae0, v0x60000201b180_0, C4<>;
L_0x60000235dc20 .part v0x60000201b060_0, 16, 8;
L_0x1580984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000235dcc0 .functor MUXZ 8, L_0x1580984d8, L_0x60000235dc20, v0x60000201b180_0, C4<>;
L_0x60000235dd60 .part v0x60000201b060_0, 24, 8;
L_0x158098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000235de00 .functor MUXZ 8, L_0x158098520, L_0x60000235dd60, v0x60000201b180_0, C4<>;
L_0x60000235dfe0 .part L_0x600002353520, 0, 8;
L_0x60000235e800 .part L_0x600002353520, 0, 8;
L_0x60000235f020 .part L_0x600002353520, 0, 8;
L_0x60000235f840 .part L_0x600002353520, 0, 8;
L_0x60000235ba20 .part L_0x600002353520, 8, 8;
L_0x60000235b3e0 .part L_0x600002353520, 8, 8;
L_0x60000235ac60 .part L_0x600002353520, 8, 8;
L_0x600002359d60 .part L_0x600002353520, 8, 8;
L_0x600002359680 .part L_0x600002353520, 16, 8;
L_0x600002358d20 .part L_0x600002353520, 16, 8;
L_0x60000235a300 .part L_0x600002353520, 16, 8;
L_0x600002350500 .part L_0x600002353520, 16, 8;
L_0x600002350d20 .part L_0x600002353520, 24, 8;
L_0x600002351540 .part L_0x600002353520, 24, 8;
L_0x600002351d60 .part L_0x600002353520, 24, 8;
L_0x600002352580 .part L_0x600002353520, 24, 8;
L_0x600002352c60 .concat8 [ 32 32 32 32], L_0x600003940380, L_0x6000039403f0, L_0x600003940460, L_0x6000039404d0;
L_0x600002352d00 .cmp/eq 3, v0x600002064990_0, L_0x15809a188;
L_0x600002352da0 .cmp/eq 3, v0x600002064990_0, L_0x15809a1d0;
L_0x600002352e40 .cmp/eq 3, v0x600002064990_0, L_0x15809a218;
L_0x600002352ee0 .reduce/nor v0x60000201ebe0_0;
L_0x600002352f80 .cmp/ne 3, v0x600002064990_0, L_0x15809a260;
L_0x600002353020 .cmp/ne 3, v0x600002064990_0, L_0x15809a2a8;
L_0x6000023530c0 .cmp/eq 3, v0x600002064990_0, L_0x15809a2f0;
L_0x600002353160 .cmp/eq 3, v0x600002064990_0, L_0x15809a338;
L_0x600002353200 .cmp/eq 3, v0x600002064990_0, L_0x15809a3c8;
L_0x6000023532a0 .cmp/ge 16, v0x600002064090_0, L_0x15809a380;
L_0x600002353340 .concat [ 16 16 0 0], v0x600002064090_0, L_0x15809a410;
L_0x6000023533e0 .arith/sum 32, L_0x15809aa88, L_0x15809a458;
L_0x600002353480 .cmp/gt 32, L_0x6000023533e0, L_0x600002353340;
S_0x150f88f90 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x150f90280;
 .timescale 0 0;
P_0x600003c45f80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600003c45fc0 .param/l "col" 1 7 248, +C4<00>;
L_0x600003940000 .functor BUFZ 32, v0x60000206dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150f86940 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150f88f90;
 .timescale 0 0;
v0x60000207c510 .array "delay_stages", 5 0, 31 0;
v0x60000207c5a0_0 .var/i "i", 31 0;
S_0x150f842f0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x150f90280;
 .timescale 0 0;
P_0x600003c46000 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600003c46040 .param/l "col" 1 7 248, +C4<01>;
L_0x6000039400e0 .functor BUFZ 32, v0x60000206f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150f81ca0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150f842f0;
 .timescale 0 0;
v0x60000207c630 .array "delay_stages", 3 0, 31 0;
v0x60000207c6c0_0 .var/i "i", 31 0;
S_0x150f7f650 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x150f90280;
 .timescale 0 0;
P_0x600003c46080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003c460c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000039401c0 .functor BUFZ 32, v0x600002060870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150f7d000 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x150f7f650;
 .timescale 0 0;
v0x60000207c750 .array "delay_stages", 1 0, 31 0;
v0x60000207c7e0_0 .var/i "i", 31 0;
S_0x150f7a9b0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x150f90280;
 .timescale 0 0;
P_0x600003c46100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003c46140 .param/l "col" 1 7 248, +C4<011>;
L_0x6000039402a0 .functor BUFZ 32, v0x600002061dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150f78360 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x150f7a9b0;
 .timescale 0 0;
L_0x600003940310 .functor BUFZ 32, L_0x6000039402a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x150f75d10 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000707640 .param/l "row" 1 7 142, +C4<00>;
v0x60000207c900_0 .net *"_ivl_1", 7 0, L_0x60000235d9a0;  1 drivers
v0x60000207c990_0 .net/2u *"_ivl_2", 7 0, L_0x158098448;  1 drivers
S_0x150f736c0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x150f75d10;
 .timescale 0 0;
v0x60000207c870_0 .var "out_reg", 7 0;
S_0x150f71070 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x150f90280;
 .timescale 0 0;
P_0x6000007076c0 .param/l "row" 1 7 142, +C4<01>;
v0x60000207cbd0_0 .net *"_ivl_1", 7 0, L_0x60000235dae0;  1 drivers
v0x60000207cc60_0 .net/2u *"_ivl_2", 7 0, L_0x158098490;  1 drivers
S_0x150f6ea20 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150f71070;
 .timescale 0 0;
v0x60000207ca20 .array "delay_stages", 0 0, 7 0;
v0x60000207cab0_0 .var/i "i", 31 0;
v0x60000207cb40_0 .var "out_reg", 7 0;
S_0x150f6c3d0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000707740 .param/l "row" 1 7 142, +C4<010>;
v0x60000207cea0_0 .net *"_ivl_1", 7 0, L_0x60000235dc20;  1 drivers
v0x60000207cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1580984d8;  1 drivers
S_0x150f1c660 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150f6c3d0;
 .timescale 0 0;
v0x60000207ccf0 .array "delay_stages", 1 0, 7 0;
v0x60000207cd80_0 .var/i "i", 31 0;
v0x60000207ce10_0 .var "out_reg", 7 0;
S_0x150f1c7d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x150f90280;
 .timescale 0 0;
P_0x6000007077c0 .param/l "row" 1 7 142, +C4<011>;
v0x60000207d170_0 .net *"_ivl_1", 7 0, L_0x60000235dd60;  1 drivers
v0x60000207d200_0 .net/2u *"_ivl_2", 7 0, L_0x158098520;  1 drivers
S_0x150f20190 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x150f1c7d0;
 .timescale 0 0;
v0x60000207cfc0 .array "delay_stages", 2 0, 7 0;
v0x60000207d050_0 .var/i "i", 31 0;
v0x60000207d0e0_0 .var "out_reg", 7 0;
S_0x150f20300 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000707600 .param/l "row" 1 7 213, +C4<00>;
S_0x150f0b3a0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150f20300;
 .timescale 0 0;
P_0x600000707880 .param/l "col" 1 7 214, +C4<00>;
L_0x60000394ce00 .functor AND 1, v0x60000201ebe0_0, L_0x60000235df40, C4<1>, C4<1>;
L_0x60000394ccb0 .functor AND 1, L_0x60000235e120, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394cd20 .functor OR 1, L_0x60000235e080, L_0x60000394ccb0, C4<0>, C4<0>;
L_0x60000394cbd0 .functor AND 1, L_0x15809a4a0, L_0x60000394cd20, C4<1>, C4<1>;
L_0x60000394cc40 .functor AND 1, L_0x60000394cbd0, L_0x60000235e260, C4<1>, C4<1>;
v0x60000207ddd0_0 .net *"_ivl_0", 2 0, L_0x60000235dea0;  1 drivers
L_0x158098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000207de60_0 .net/2u *"_ivl_11", 2 0, L_0x158098718;  1 drivers
v0x60000207def0_0 .net *"_ivl_13", 0 0, L_0x60000235e080;  1 drivers
L_0x158098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000207df80_0 .net/2u *"_ivl_15", 2 0, L_0x158098760;  1 drivers
v0x60000207e010_0 .net *"_ivl_17", 0 0, L_0x60000235e120;  1 drivers
v0x60000207e0a0_0 .net *"_ivl_20", 0 0, L_0x60000394ccb0;  1 drivers
v0x60000207e130_0 .net *"_ivl_22", 0 0, L_0x60000394cd20;  1 drivers
v0x60000207e1c0_0 .net *"_ivl_24", 0 0, L_0x60000394cbd0;  1 drivers
v0x60000207e250_0 .net *"_ivl_25", 31 0, L_0x60000235e1c0;  1 drivers
L_0x1580987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000207e2e0_0 .net *"_ivl_28", 15 0, L_0x1580987a8;  1 drivers
L_0x1580987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000207e370_0 .net/2u *"_ivl_29", 31 0, L_0x1580987f0;  1 drivers
L_0x158098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000207e400_0 .net *"_ivl_3", 0 0, L_0x158098688;  1 drivers
v0x60000207e490_0 .net *"_ivl_31", 0 0, L_0x60000235e260;  1 drivers
L_0x1580986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000207e520_0 .net/2u *"_ivl_4", 2 0, L_0x1580986d0;  1 drivers
v0x60000207e5b0_0 .net *"_ivl_6", 0 0, L_0x60000235df40;  1 drivers
v0x60000207e640_0 .net "do_clear", 0 0, L_0x60000394cc40;  1 drivers
v0x60000207e6d0_0 .net "load_weight", 0 0, L_0x60000394ce00;  1 drivers
v0x60000207e760_0 .net "weight_in", 7 0, L_0x60000235dfe0;  1 drivers
L_0x60000235dea0 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158098688;
L_0x60000235df40 .cmp/eq 3, L_0x60000235dea0, L_0x1580986d0;
L_0x60000235e080 .cmp/eq 3, v0x600002064990_0, L_0x158098718;
L_0x60000235e120 .cmp/eq 3, v0x600002064990_0, L_0x158098760;
L_0x60000235e1c0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x1580987a8;
L_0x60000235e260 .cmp/eq 32, L_0x60000235e1c0, L_0x1580987f0;
S_0x150f0b510 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f0b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000207d290_0 .net *"_ivl_11", 0 0, L_0x60000235e4e0;  1 drivers
v0x60000207d320_0 .net *"_ivl_12", 15 0, L_0x60000235e580;  1 drivers
v0x60000207d3b0_0 .net/s *"_ivl_4", 15 0, L_0x60000235e300;  1 drivers
v0x60000207d440_0 .net/s *"_ivl_6", 15 0, L_0x60000235e3a0;  1 drivers
v0x60000207d4d0_0 .net/s "a_signed", 7 0, v0x60000207d680_0;  1 drivers
v0x60000207d560_0 .net "act_in", 7 0, L_0x60000394cfc0;  alias, 1 drivers
v0x60000207d5f0_0 .var "act_out", 7 0;
v0x60000207d680_0 .var "act_reg", 7 0;
v0x60000207d710_0 .net "clear_acc", 0 0, L_0x60000394cc40;  alias, 1 drivers
v0x60000207d7a0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000207d830_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000207d8c0_0 .net "load_weight", 0 0, L_0x60000394ce00;  alias, 1 drivers
v0x60000207d950_0 .net/s "product", 15 0, L_0x60000235e440;  1 drivers
v0x60000207d9e0_0 .net/s "product_ext", 31 0, L_0x60000235e620;  1 drivers
v0x60000207da70_0 .net "psum_in", 31 0, L_0x158098568;  alias, 1 drivers
v0x60000207db00_0 .var "psum_out", 31 0;
v0x60000207db90_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000207dc20_0 .net/s "w_signed", 7 0, v0x60000207dd40_0;  1 drivers
v0x60000207dcb0_0 .net "weight_in", 7 0, L_0x60000235dfe0;  alias, 1 drivers
v0x60000207dd40_0 .var "weight_reg", 7 0;
L_0x60000235e300 .extend/s 16, v0x60000207d680_0;
L_0x60000235e3a0 .extend/s 16, v0x60000207dd40_0;
L_0x60000235e440 .arith/mult 16, L_0x60000235e300, L_0x60000235e3a0;
L_0x60000235e4e0 .part L_0x60000235e440, 15, 1;
LS_0x60000235e580_0_0 .concat [ 1 1 1 1], L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0;
LS_0x60000235e580_0_4 .concat [ 1 1 1 1], L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0;
LS_0x60000235e580_0_8 .concat [ 1 1 1 1], L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0;
LS_0x60000235e580_0_12 .concat [ 1 1 1 1], L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0, L_0x60000235e4e0;
L_0x60000235e580 .concat [ 4 4 4 4], LS_0x60000235e580_0_0, LS_0x60000235e580_0_4, LS_0x60000235e580_0_8, LS_0x60000235e580_0_12;
L_0x60000235e620 .concat [ 16 16 0 0], L_0x60000235e440, L_0x60000235e580;
S_0x150f19540 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150f20300;
 .timescale 0 0;
P_0x600000707a00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000394ca10 .functor AND 1, v0x60000201ebe0_0, L_0x60000235e760, C4<1>, C4<1>;
L_0x60000394ca80 .functor AND 1, L_0x60000235e940, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394c930 .functor OR 1, L_0x60000235e8a0, L_0x60000394ca80, C4<0>, C4<0>;
L_0x60000394c9a0 .functor AND 1, L_0x15809a4a0, L_0x60000394c930, C4<1>, C4<1>;
L_0x60000394c850 .functor AND 1, L_0x60000394c9a0, L_0x60000235ea80, C4<1>, C4<1>;
v0x60000207f330_0 .net *"_ivl_0", 2 0, L_0x60000235e6c0;  1 drivers
L_0x1580988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000207f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1580988c8;  1 drivers
v0x60000207f450_0 .net *"_ivl_13", 0 0, L_0x60000235e8a0;  1 drivers
L_0x158098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000207f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x158098910;  1 drivers
v0x60000207f570_0 .net *"_ivl_17", 0 0, L_0x60000235e940;  1 drivers
v0x60000207f600_0 .net *"_ivl_20", 0 0, L_0x60000394ca80;  1 drivers
v0x60000207f690_0 .net *"_ivl_22", 0 0, L_0x60000394c930;  1 drivers
v0x60000207f720_0 .net *"_ivl_24", 0 0, L_0x60000394c9a0;  1 drivers
v0x60000207f7b0_0 .net *"_ivl_25", 31 0, L_0x60000235e9e0;  1 drivers
L_0x158098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000207f840_0 .net *"_ivl_28", 15 0, L_0x158098958;  1 drivers
L_0x1580989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000207f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1580989a0;  1 drivers
L_0x158098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000207f960_0 .net *"_ivl_3", 0 0, L_0x158098838;  1 drivers
v0x60000207f9f0_0 .net *"_ivl_31", 0 0, L_0x60000235ea80;  1 drivers
L_0x158098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000207fa80_0 .net/2u *"_ivl_4", 2 0, L_0x158098880;  1 drivers
v0x60000207fb10_0 .net *"_ivl_6", 0 0, L_0x60000235e760;  1 drivers
v0x60000207fba0_0 .net "do_clear", 0 0, L_0x60000394c850;  1 drivers
v0x60000207fc30_0 .net "load_weight", 0 0, L_0x60000394ca10;  1 drivers
v0x60000207fcc0_0 .net "weight_in", 7 0, L_0x60000235e800;  1 drivers
L_0x60000235e6c0 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158098838;
L_0x60000235e760 .cmp/eq 3, L_0x60000235e6c0, L_0x158098880;
L_0x60000235e8a0 .cmp/eq 3, v0x600002064990_0, L_0x1580988c8;
L_0x60000235e940 .cmp/eq 3, v0x600002064990_0, L_0x158098910;
L_0x60000235e9e0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158098958;
L_0x60000235ea80 .cmp/eq 32, L_0x60000235e9e0, L_0x1580989a0;
S_0x150f196b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f19540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c462c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000207e7f0_0 .net *"_ivl_11", 0 0, L_0x60000235ed00;  1 drivers
v0x60000207e880_0 .net *"_ivl_12", 15 0, L_0x60000235eda0;  1 drivers
v0x60000207e910_0 .net/s *"_ivl_4", 15 0, L_0x60000235eb20;  1 drivers
v0x60000207e9a0_0 .net/s *"_ivl_6", 15 0, L_0x60000235ebc0;  1 drivers
v0x60000207ea30_0 .net/s "a_signed", 7 0, v0x60000207ebe0_0;  1 drivers
v0x60000207eac0_0 .net "act_in", 7 0, v0x60000207d5f0_0;  alias, 1 drivers
v0x60000207eb50_0 .var "act_out", 7 0;
v0x60000207ebe0_0 .var "act_reg", 7 0;
v0x60000207ec70_0 .net "clear_acc", 0 0, L_0x60000394c850;  alias, 1 drivers
v0x60000207ed00_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000207ed90_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000207ee20_0 .net "load_weight", 0 0, L_0x60000394ca10;  alias, 1 drivers
v0x60000207eeb0_0 .net/s "product", 15 0, L_0x60000235ec60;  1 drivers
v0x60000207ef40_0 .net/s "product_ext", 31 0, L_0x60000235ee40;  1 drivers
v0x60000207efd0_0 .net "psum_in", 31 0, L_0x1580985b0;  alias, 1 drivers
v0x60000207f060_0 .var "psum_out", 31 0;
v0x60000207f0f0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000207f180_0 .net/s "w_signed", 7 0, v0x60000207f2a0_0;  1 drivers
v0x60000207f210_0 .net "weight_in", 7 0, L_0x60000235e800;  alias, 1 drivers
v0x60000207f2a0_0 .var "weight_reg", 7 0;
L_0x60000235eb20 .extend/s 16, v0x60000207ebe0_0;
L_0x60000235ebc0 .extend/s 16, v0x60000207f2a0_0;
L_0x60000235ec60 .arith/mult 16, L_0x60000235eb20, L_0x60000235ebc0;
L_0x60000235ed00 .part L_0x60000235ec60, 15, 1;
LS_0x60000235eda0_0_0 .concat [ 1 1 1 1], L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00;
LS_0x60000235eda0_0_4 .concat [ 1 1 1 1], L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00;
LS_0x60000235eda0_0_8 .concat [ 1 1 1 1], L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00;
LS_0x60000235eda0_0_12 .concat [ 1 1 1 1], L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00, L_0x60000235ed00;
L_0x60000235eda0 .concat [ 4 4 4 4], LS_0x60000235eda0_0_0, LS_0x60000235eda0_0_4, LS_0x60000235eda0_0_8, LS_0x60000235eda0_0_12;
L_0x60000235ee40 .concat [ 16 16 0 0], L_0x60000235ec60, L_0x60000235eda0;
S_0x150f1b9a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150f20300;
 .timescale 0 0;
P_0x600000707b00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000394d8f0 .functor AND 1, v0x60000201ebe0_0, L_0x60000235ef80, C4<1>, C4<1>;
L_0x60000394d880 .functor AND 1, L_0x60000235f160, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394d810 .functor OR 1, L_0x60000235f0c0, L_0x60000394d880, C4<0>, C4<0>;
L_0x60000394c2a0 .functor AND 1, L_0x15809a4a0, L_0x60000394d810, C4<1>, C4<1>;
L_0x60000394c1c0 .functor AND 1, L_0x60000394c2a0, L_0x60000235f2a0, C4<1>, C4<1>;
v0x600002070900_0 .net *"_ivl_0", 3 0, L_0x60000235eee0;  1 drivers
L_0x158098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002070990_0 .net/2u *"_ivl_11", 2 0, L_0x158098a78;  1 drivers
v0x600002070a20_0 .net *"_ivl_13", 0 0, L_0x60000235f0c0;  1 drivers
L_0x158098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002070ab0_0 .net/2u *"_ivl_15", 2 0, L_0x158098ac0;  1 drivers
v0x600002070b40_0 .net *"_ivl_17", 0 0, L_0x60000235f160;  1 drivers
v0x600002070bd0_0 .net *"_ivl_20", 0 0, L_0x60000394d880;  1 drivers
v0x600002070c60_0 .net *"_ivl_22", 0 0, L_0x60000394d810;  1 drivers
v0x600002070cf0_0 .net *"_ivl_24", 0 0, L_0x60000394c2a0;  1 drivers
v0x600002070d80_0 .net *"_ivl_25", 31 0, L_0x60000235f200;  1 drivers
L_0x158098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002070e10_0 .net *"_ivl_28", 15 0, L_0x158098b08;  1 drivers
L_0x158098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002070ea0_0 .net/2u *"_ivl_29", 31 0, L_0x158098b50;  1 drivers
L_0x1580989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002070f30_0 .net *"_ivl_3", 1 0, L_0x1580989e8;  1 drivers
v0x600002070fc0_0 .net *"_ivl_31", 0 0, L_0x60000235f2a0;  1 drivers
L_0x158098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002071050_0 .net/2u *"_ivl_4", 3 0, L_0x158098a30;  1 drivers
v0x6000020710e0_0 .net *"_ivl_6", 0 0, L_0x60000235ef80;  1 drivers
v0x600002071170_0 .net "do_clear", 0 0, L_0x60000394c1c0;  1 drivers
v0x600002071200_0 .net "load_weight", 0 0, L_0x60000394d8f0;  1 drivers
v0x600002071290_0 .net "weight_in", 7 0, L_0x60000235f020;  1 drivers
L_0x60000235eee0 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x1580989e8;
L_0x60000235ef80 .cmp/eq 4, L_0x60000235eee0, L_0x158098a30;
L_0x60000235f0c0 .cmp/eq 3, v0x600002064990_0, L_0x158098a78;
L_0x60000235f160 .cmp/eq 3, v0x600002064990_0, L_0x158098ac0;
L_0x60000235f200 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158098b08;
L_0x60000235f2a0 .cmp/eq 32, L_0x60000235f200, L_0x158098b50;
S_0x150f1bb10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f1b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000207fd50_0 .net *"_ivl_11", 0 0, L_0x60000235f520;  1 drivers
v0x60000207fde0_0 .net *"_ivl_12", 15 0, L_0x60000235f5c0;  1 drivers
v0x60000207fe70_0 .net/s *"_ivl_4", 15 0, L_0x60000235f340;  1 drivers
v0x60000207ff00_0 .net/s *"_ivl_6", 15 0, L_0x60000235f3e0;  1 drivers
v0x600002070000_0 .net/s "a_signed", 7 0, v0x6000020701b0_0;  1 drivers
v0x600002070090_0 .net "act_in", 7 0, v0x60000207eb50_0;  alias, 1 drivers
v0x600002070120_0 .var "act_out", 7 0;
v0x6000020701b0_0 .var "act_reg", 7 0;
v0x600002070240_0 .net "clear_acc", 0 0, L_0x60000394c1c0;  alias, 1 drivers
v0x6000020702d0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002070360_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x6000020703f0_0 .net "load_weight", 0 0, L_0x60000394d8f0;  alias, 1 drivers
v0x600002070480_0 .net/s "product", 15 0, L_0x60000235f480;  1 drivers
v0x600002070510_0 .net/s "product_ext", 31 0, L_0x60000235f660;  1 drivers
v0x6000020705a0_0 .net "psum_in", 31 0, L_0x1580985f8;  alias, 1 drivers
v0x600002070630_0 .var "psum_out", 31 0;
v0x6000020706c0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002070750_0 .net/s "w_signed", 7 0, v0x600002070870_0;  1 drivers
v0x6000020707e0_0 .net "weight_in", 7 0, L_0x60000235f020;  alias, 1 drivers
v0x600002070870_0 .var "weight_reg", 7 0;
L_0x60000235f340 .extend/s 16, v0x6000020701b0_0;
L_0x60000235f3e0 .extend/s 16, v0x600002070870_0;
L_0x60000235f480 .arith/mult 16, L_0x60000235f340, L_0x60000235f3e0;
L_0x60000235f520 .part L_0x60000235f480, 15, 1;
LS_0x60000235f5c0_0_0 .concat [ 1 1 1 1], L_0x60000235f520, L_0x60000235f520, L_0x60000235f520, L_0x60000235f520;
LS_0x60000235f5c0_0_4 .concat [ 1 1 1 1], L_0x60000235f520, L_0x60000235f520, L_0x60000235f520, L_0x60000235f520;
LS_0x60000235f5c0_0_8 .concat [ 1 1 1 1], L_0x60000235f520, L_0x60000235f520, L_0x60000235f520, L_0x60000235f520;
LS_0x60000235f5c0_0_12 .concat [ 1 1 1 1], L_0x60000235f520, L_0x60000235f520, L_0x60000235f520, L_0x60000235f520;
L_0x60000235f5c0 .concat [ 4 4 4 4], LS_0x60000235f5c0_0_0, LS_0x60000235f5c0_0_4, LS_0x60000235f5c0_0_8, LS_0x60000235f5c0_0_12;
L_0x60000235f660 .concat [ 16 16 0 0], L_0x60000235f480, L_0x60000235f5c0;
S_0x150f0f840 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150f20300;
 .timescale 0 0;
P_0x6000007079c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000394e300 .functor AND 1, v0x60000201ebe0_0, L_0x60000235f7a0, C4<1>, C4<1>;
L_0x60000394e370 .functor AND 1, L_0x60000235f980, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394e3e0 .functor OR 1, L_0x60000235f8e0, L_0x60000394e370, C4<0>, C4<0>;
L_0x60000394e450 .functor AND 1, L_0x15809a4a0, L_0x60000394e3e0, C4<1>, C4<1>;
L_0x60000394e4c0 .functor AND 1, L_0x60000394e450, L_0x60000235fac0, C4<1>, C4<1>;
v0x600002071e60_0 .net *"_ivl_0", 3 0, L_0x60000235f700;  1 drivers
L_0x158098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002071ef0_0 .net/2u *"_ivl_11", 2 0, L_0x158098c28;  1 drivers
v0x600002071f80_0 .net *"_ivl_13", 0 0, L_0x60000235f8e0;  1 drivers
L_0x158098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002072010_0 .net/2u *"_ivl_15", 2 0, L_0x158098c70;  1 drivers
v0x6000020720a0_0 .net *"_ivl_17", 0 0, L_0x60000235f980;  1 drivers
v0x600002072130_0 .net *"_ivl_20", 0 0, L_0x60000394e370;  1 drivers
v0x6000020721c0_0 .net *"_ivl_22", 0 0, L_0x60000394e3e0;  1 drivers
v0x600002072250_0 .net *"_ivl_24", 0 0, L_0x60000394e450;  1 drivers
v0x6000020722e0_0 .net *"_ivl_25", 31 0, L_0x60000235fa20;  1 drivers
L_0x158098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002072370_0 .net *"_ivl_28", 15 0, L_0x158098cb8;  1 drivers
L_0x158098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002072400_0 .net/2u *"_ivl_29", 31 0, L_0x158098d00;  1 drivers
L_0x158098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002072490_0 .net *"_ivl_3", 1 0, L_0x158098b98;  1 drivers
v0x600002072520_0 .net *"_ivl_31", 0 0, L_0x60000235fac0;  1 drivers
L_0x158098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000020725b0_0 .net/2u *"_ivl_4", 3 0, L_0x158098be0;  1 drivers
v0x600002072640_0 .net *"_ivl_6", 0 0, L_0x60000235f7a0;  1 drivers
v0x6000020726d0_0 .net "do_clear", 0 0, L_0x60000394e4c0;  1 drivers
v0x600002072760_0 .net "load_weight", 0 0, L_0x60000394e300;  1 drivers
v0x6000020727f0_0 .net "weight_in", 7 0, L_0x60000235f840;  1 drivers
L_0x60000235f700 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158098b98;
L_0x60000235f7a0 .cmp/eq 4, L_0x60000235f700, L_0x158098be0;
L_0x60000235f8e0 .cmp/eq 3, v0x600002064990_0, L_0x158098c28;
L_0x60000235f980 .cmp/eq 3, v0x600002064990_0, L_0x158098c70;
L_0x60000235fa20 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158098cb8;
L_0x60000235fac0 .cmp/eq 32, L_0x60000235fa20, L_0x158098d00;
S_0x150f0f9b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f0f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c464c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002071320_0 .net *"_ivl_11", 0 0, L_0x60000235fd40;  1 drivers
v0x6000020713b0_0 .net *"_ivl_12", 15 0, L_0x60000235fde0;  1 drivers
v0x600002071440_0 .net/s *"_ivl_4", 15 0, L_0x60000235fb60;  1 drivers
v0x6000020714d0_0 .net/s *"_ivl_6", 15 0, L_0x60000235fc00;  1 drivers
v0x600002071560_0 .net/s "a_signed", 7 0, v0x600002071710_0;  1 drivers
v0x6000020715f0_0 .net "act_in", 7 0, v0x600002070120_0;  alias, 1 drivers
v0x600002071680_0 .var "act_out", 7 0;
v0x600002071710_0 .var "act_reg", 7 0;
v0x6000020717a0_0 .net "clear_acc", 0 0, L_0x60000394e4c0;  alias, 1 drivers
v0x600002071830_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x6000020718c0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002071950_0 .net "load_weight", 0 0, L_0x60000394e300;  alias, 1 drivers
v0x6000020719e0_0 .net/s "product", 15 0, L_0x60000235fca0;  1 drivers
v0x600002071a70_0 .net/s "product_ext", 31 0, L_0x60000235fe80;  1 drivers
v0x600002071b00_0 .net "psum_in", 31 0, L_0x158098640;  alias, 1 drivers
v0x600002071b90_0 .var "psum_out", 31 0;
v0x600002071c20_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002071cb0_0 .net/s "w_signed", 7 0, v0x600002071dd0_0;  1 drivers
v0x600002071d40_0 .net "weight_in", 7 0, L_0x60000235f840;  alias, 1 drivers
v0x600002071dd0_0 .var "weight_reg", 7 0;
L_0x60000235fb60 .extend/s 16, v0x600002071710_0;
L_0x60000235fc00 .extend/s 16, v0x600002071dd0_0;
L_0x60000235fca0 .arith/mult 16, L_0x60000235fb60, L_0x60000235fc00;
L_0x60000235fd40 .part L_0x60000235fca0, 15, 1;
LS_0x60000235fde0_0_0 .concat [ 1 1 1 1], L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40;
LS_0x60000235fde0_0_4 .concat [ 1 1 1 1], L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40;
LS_0x60000235fde0_0_8 .concat [ 1 1 1 1], L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40;
LS_0x60000235fde0_0_12 .concat [ 1 1 1 1], L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40, L_0x60000235fd40;
L_0x60000235fde0 .concat [ 4 4 4 4], LS_0x60000235fde0_0_0, LS_0x60000235fde0_0_4, LS_0x60000235fde0_0_8, LS_0x60000235fde0_0_12;
L_0x60000235fe80 .concat [ 16 16 0 0], L_0x60000235fca0, L_0x60000235fde0;
S_0x150f04410 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000707cc0 .param/l "row" 1 7 213, +C4<01>;
S_0x150f04580 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150f04410;
 .timescale 0 0;
P_0x600000707d40 .param/l "col" 1 7 214, +C4<00>;
L_0x60000394e610 .functor AND 1, v0x60000201ebe0_0, L_0x60000235bb60, C4<1>, C4<1>;
L_0x60000394e6f0 .functor AND 1, L_0x60000235be80, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394e760 .functor OR 1, L_0x60000235b7a0, L_0x60000394e6f0, C4<0>, C4<0>;
L_0x60000394e7d0 .functor AND 1, L_0x15809a4a0, L_0x60000394e760, C4<1>, C4<1>;
L_0x60000394e840 .functor AND 1, L_0x60000394e7d0, L_0x60000235bd40, C4<1>, C4<1>;
v0x6000020733c0_0 .net *"_ivl_0", 2 0, L_0x60000235ff20;  1 drivers
L_0x158098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002073450_0 .net/2u *"_ivl_11", 2 0, L_0x158098dd8;  1 drivers
v0x6000020734e0_0 .net *"_ivl_13", 0 0, L_0x60000235b7a0;  1 drivers
L_0x158098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002073570_0 .net/2u *"_ivl_15", 2 0, L_0x158098e20;  1 drivers
v0x600002073600_0 .net *"_ivl_17", 0 0, L_0x60000235be80;  1 drivers
v0x600002073690_0 .net *"_ivl_20", 0 0, L_0x60000394e6f0;  1 drivers
v0x600002073720_0 .net *"_ivl_22", 0 0, L_0x60000394e760;  1 drivers
v0x6000020737b0_0 .net *"_ivl_24", 0 0, L_0x60000394e7d0;  1 drivers
v0x600002073840_0 .net *"_ivl_25", 31 0, L_0x60000235b660;  1 drivers
L_0x158098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020738d0_0 .net *"_ivl_28", 15 0, L_0x158098e68;  1 drivers
L_0x158098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002073960_0 .net/2u *"_ivl_29", 31 0, L_0x158098eb0;  1 drivers
L_0x158098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000020739f0_0 .net *"_ivl_3", 0 0, L_0x158098d48;  1 drivers
v0x600002073a80_0 .net *"_ivl_31", 0 0, L_0x60000235bd40;  1 drivers
L_0x158098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002073b10_0 .net/2u *"_ivl_4", 2 0, L_0x158098d90;  1 drivers
v0x600002073ba0_0 .net *"_ivl_6", 0 0, L_0x60000235bb60;  1 drivers
v0x600002073c30_0 .net "do_clear", 0 0, L_0x60000394e840;  1 drivers
v0x600002073cc0_0 .net "load_weight", 0 0, L_0x60000394e610;  1 drivers
v0x600002073d50_0 .net "weight_in", 7 0, L_0x60000235ba20;  1 drivers
L_0x60000235ff20 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158098d48;
L_0x60000235bb60 .cmp/eq 3, L_0x60000235ff20, L_0x158098d90;
L_0x60000235b7a0 .cmp/eq 3, v0x600002064990_0, L_0x158098dd8;
L_0x60000235be80 .cmp/eq 3, v0x600002064990_0, L_0x158098e20;
L_0x60000235b660 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158098e68;
L_0x60000235bd40 .cmp/eq 32, L_0x60000235b660, L_0x158098eb0;
S_0x150f15a00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f04580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002072880_0 .net *"_ivl_11", 0 0, L_0x60000235bac0;  1 drivers
v0x600002072910_0 .net *"_ivl_12", 15 0, L_0x60000235b2a0;  1 drivers
v0x6000020729a0_0 .net/s *"_ivl_4", 15 0, L_0x60000235b520;  1 drivers
v0x600002072a30_0 .net/s *"_ivl_6", 15 0, L_0x60000235bc00;  1 drivers
v0x600002072ac0_0 .net/s "a_signed", 7 0, v0x600002072c70_0;  1 drivers
v0x600002072b50_0 .net "act_in", 7 0, L_0x60000394ce70;  alias, 1 drivers
v0x600002072be0_0 .var "act_out", 7 0;
v0x600002072c70_0 .var "act_reg", 7 0;
v0x600002072d00_0 .net "clear_acc", 0 0, L_0x60000394e840;  alias, 1 drivers
v0x600002072d90_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002072e20_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002072eb0_0 .net "load_weight", 0 0, L_0x60000394e610;  alias, 1 drivers
v0x600002072f40_0 .net/s "product", 15 0, L_0x60000235b200;  1 drivers
v0x600002072fd0_0 .net/s "product_ext", 31 0, L_0x60000235b980;  1 drivers
v0x600002073060_0 .net "psum_in", 31 0, v0x60000207db00_0;  alias, 1 drivers
v0x6000020730f0_0 .var "psum_out", 31 0;
v0x600002073180_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002073210_0 .net/s "w_signed", 7 0, v0x600002073330_0;  1 drivers
v0x6000020732a0_0 .net "weight_in", 7 0, L_0x60000235ba20;  alias, 1 drivers
v0x600002073330_0 .var "weight_reg", 7 0;
L_0x60000235b520 .extend/s 16, v0x600002072c70_0;
L_0x60000235bc00 .extend/s 16, v0x600002073330_0;
L_0x60000235b200 .arith/mult 16, L_0x60000235b520, L_0x60000235bc00;
L_0x60000235bac0 .part L_0x60000235b200, 15, 1;
LS_0x60000235b2a0_0_0 .concat [ 1 1 1 1], L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0;
LS_0x60000235b2a0_0_4 .concat [ 1 1 1 1], L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0;
LS_0x60000235b2a0_0_8 .concat [ 1 1 1 1], L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0;
LS_0x60000235b2a0_0_12 .concat [ 1 1 1 1], L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0, L_0x60000235bac0;
L_0x60000235b2a0 .concat [ 4 4 4 4], LS_0x60000235b2a0_0_0, LS_0x60000235b2a0_0_4, LS_0x60000235b2a0_0_8, LS_0x60000235b2a0_0_12;
L_0x60000235b980 .concat [ 16 16 0 0], L_0x60000235b200, L_0x60000235b2a0;
S_0x150f15b70 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150f04410;
 .timescale 0 0;
P_0x600000707980 .param/l "col" 1 7 214, +C4<01>;
L_0x60000394e990 .functor AND 1, v0x60000201ebe0_0, L_0x60000235b840, C4<1>, C4<1>;
L_0x60000394ea00 .functor AND 1, L_0x60000235b480, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394ea70 .functor OR 1, L_0x60000235b700, L_0x60000394ea00, C4<0>, C4<0>;
L_0x60000394eae0 .functor AND 1, L_0x15809a4a0, L_0x60000394ea70, C4<1>, C4<1>;
L_0x60000394eb50 .functor AND 1, L_0x60000394eae0, L_0x60000235b0c0, C4<1>, C4<1>;
v0x600002074990_0 .net *"_ivl_0", 2 0, L_0x60000235b340;  1 drivers
L_0x158098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002074a20_0 .net/2u *"_ivl_11", 2 0, L_0x158098f88;  1 drivers
v0x600002074ab0_0 .net *"_ivl_13", 0 0, L_0x60000235b700;  1 drivers
L_0x158098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002074b40_0 .net/2u *"_ivl_15", 2 0, L_0x158098fd0;  1 drivers
v0x600002074bd0_0 .net *"_ivl_17", 0 0, L_0x60000235b480;  1 drivers
v0x600002074c60_0 .net *"_ivl_20", 0 0, L_0x60000394ea00;  1 drivers
v0x600002074cf0_0 .net *"_ivl_22", 0 0, L_0x60000394ea70;  1 drivers
v0x600002074d80_0 .net *"_ivl_24", 0 0, L_0x60000394eae0;  1 drivers
v0x600002074e10_0 .net *"_ivl_25", 31 0, L_0x60000235b5c0;  1 drivers
L_0x158099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002074ea0_0 .net *"_ivl_28", 15 0, L_0x158099018;  1 drivers
L_0x158099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002074f30_0 .net/2u *"_ivl_29", 31 0, L_0x158099060;  1 drivers
L_0x158098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002074fc0_0 .net *"_ivl_3", 0 0, L_0x158098ef8;  1 drivers
v0x600002075050_0 .net *"_ivl_31", 0 0, L_0x60000235b0c0;  1 drivers
L_0x158098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000020750e0_0 .net/2u *"_ivl_4", 2 0, L_0x158098f40;  1 drivers
v0x600002075170_0 .net *"_ivl_6", 0 0, L_0x60000235b840;  1 drivers
v0x600002075200_0 .net "do_clear", 0 0, L_0x60000394eb50;  1 drivers
v0x600002075290_0 .net "load_weight", 0 0, L_0x60000394e990;  1 drivers
v0x600002075320_0 .net "weight_in", 7 0, L_0x60000235b3e0;  1 drivers
L_0x60000235b340 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158098ef8;
L_0x60000235b840 .cmp/eq 3, L_0x60000235b340, L_0x158098f40;
L_0x60000235b700 .cmp/eq 3, v0x600002064990_0, L_0x158098f88;
L_0x60000235b480 .cmp/eq 3, v0x600002064990_0, L_0x158098fd0;
L_0x60000235b5c0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099018;
L_0x60000235b0c0 .cmp/eq 32, L_0x60000235b5c0, L_0x158099060;
S_0x150f96d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f15b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c465c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002073de0_0 .net *"_ivl_11", 0 0, L_0x60000235ae40;  1 drivers
v0x600002073e70_0 .net *"_ivl_12", 15 0, L_0x60000235aee0;  1 drivers
v0x600002073f00_0 .net/s *"_ivl_4", 15 0, L_0x60000235b160;  1 drivers
v0x600002074000_0 .net/s *"_ivl_6", 15 0, L_0x60000235af80;  1 drivers
v0x600002074090_0 .net/s "a_signed", 7 0, v0x600002074240_0;  1 drivers
v0x600002074120_0 .net "act_in", 7 0, v0x600002072be0_0;  alias, 1 drivers
v0x6000020741b0_0 .var "act_out", 7 0;
v0x600002074240_0 .var "act_reg", 7 0;
v0x6000020742d0_0 .net "clear_acc", 0 0, L_0x60000394eb50;  alias, 1 drivers
v0x600002074360_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x6000020743f0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002074480_0 .net "load_weight", 0 0, L_0x60000394e990;  alias, 1 drivers
v0x600002074510_0 .net/s "product", 15 0, L_0x60000235b020;  1 drivers
v0x6000020745a0_0 .net/s "product_ext", 31 0, L_0x60000235ad00;  1 drivers
v0x600002074630_0 .net "psum_in", 31 0, v0x60000207f060_0;  alias, 1 drivers
v0x6000020746c0_0 .var "psum_out", 31 0;
v0x600002074750_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x6000020747e0_0 .net/s "w_signed", 7 0, v0x600002074900_0;  1 drivers
v0x600002074870_0 .net "weight_in", 7 0, L_0x60000235b3e0;  alias, 1 drivers
v0x600002074900_0 .var "weight_reg", 7 0;
L_0x60000235b160 .extend/s 16, v0x600002074240_0;
L_0x60000235af80 .extend/s 16, v0x600002074900_0;
L_0x60000235b020 .arith/mult 16, L_0x60000235b160, L_0x60000235af80;
L_0x60000235ae40 .part L_0x60000235b020, 15, 1;
LS_0x60000235aee0_0_0 .concat [ 1 1 1 1], L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40;
LS_0x60000235aee0_0_4 .concat [ 1 1 1 1], L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40;
LS_0x60000235aee0_0_8 .concat [ 1 1 1 1], L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40;
LS_0x60000235aee0_0_12 .concat [ 1 1 1 1], L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40, L_0x60000235ae40;
L_0x60000235aee0 .concat [ 4 4 4 4], LS_0x60000235aee0_0_0, LS_0x60000235aee0_0_4, LS_0x60000235aee0_0_8, LS_0x60000235aee0_0_12;
L_0x60000235ad00 .concat [ 16 16 0 0], L_0x60000235b020, L_0x60000235aee0;
S_0x150f96eb0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150f04410;
 .timescale 0 0;
P_0x600000707f00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000394eca0 .functor AND 1, v0x60000201ebe0_0, L_0x60000235abc0, C4<1>, C4<1>;
L_0x60000394e680 .functor AND 1, L_0x60000235ab20, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394ed10 .functor OR 1, L_0x60000235aa80, L_0x60000394e680, C4<0>, C4<0>;
L_0x60000394ed80 .functor AND 1, L_0x15809a4a0, L_0x60000394ed10, C4<1>, C4<1>;
L_0x60000394edf0 .functor AND 1, L_0x60000394ed80, L_0x60000235a9e0, C4<1>, C4<1>;
v0x600002075ef0_0 .net *"_ivl_0", 3 0, L_0x60000235ada0;  1 drivers
L_0x158099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002075f80_0 .net/2u *"_ivl_11", 2 0, L_0x158099138;  1 drivers
v0x600002076010_0 .net *"_ivl_13", 0 0, L_0x60000235aa80;  1 drivers
L_0x158099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000020760a0_0 .net/2u *"_ivl_15", 2 0, L_0x158099180;  1 drivers
v0x600002076130_0 .net *"_ivl_17", 0 0, L_0x60000235ab20;  1 drivers
v0x6000020761c0_0 .net *"_ivl_20", 0 0, L_0x60000394e680;  1 drivers
v0x600002076250_0 .net *"_ivl_22", 0 0, L_0x60000394ed10;  1 drivers
v0x6000020762e0_0 .net *"_ivl_24", 0 0, L_0x60000394ed80;  1 drivers
v0x600002076370_0 .net *"_ivl_25", 31 0, L_0x60000235a940;  1 drivers
L_0x1580991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002076400_0 .net *"_ivl_28", 15 0, L_0x1580991c8;  1 drivers
L_0x158099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002076490_0 .net/2u *"_ivl_29", 31 0, L_0x158099210;  1 drivers
L_0x1580990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002076520_0 .net *"_ivl_3", 1 0, L_0x1580990a8;  1 drivers
v0x6000020765b0_0 .net *"_ivl_31", 0 0, L_0x60000235a9e0;  1 drivers
L_0x1580990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002076640_0 .net/2u *"_ivl_4", 3 0, L_0x1580990f0;  1 drivers
v0x6000020766d0_0 .net *"_ivl_6", 0 0, L_0x60000235abc0;  1 drivers
v0x600002076760_0 .net "do_clear", 0 0, L_0x60000394edf0;  1 drivers
v0x6000020767f0_0 .net "load_weight", 0 0, L_0x60000394eca0;  1 drivers
v0x600002076880_0 .net "weight_in", 7 0, L_0x60000235ac60;  1 drivers
L_0x60000235ada0 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x1580990a8;
L_0x60000235abc0 .cmp/eq 4, L_0x60000235ada0, L_0x1580990f0;
L_0x60000235aa80 .cmp/eq 3, v0x600002064990_0, L_0x158099138;
L_0x60000235ab20 .cmp/eq 3, v0x600002064990_0, L_0x158099180;
L_0x60000235a940 .concat [ 16 16 0 0], v0x600002064090_0, L_0x1580991c8;
L_0x60000235a9e0 .cmp/eq 32, L_0x60000235a940, L_0x158099210;
S_0x150f91380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f96eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c466c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000020753b0_0 .net *"_ivl_11", 0 0, L_0x60000235a1c0;  1 drivers
v0x600002075440_0 .net *"_ivl_12", 15 0, L_0x600002359fe0;  1 drivers
v0x6000020754d0_0 .net/s *"_ivl_4", 15 0, L_0x60000235a620;  1 drivers
v0x600002075560_0 .net/s *"_ivl_6", 15 0, L_0x60000235a6c0;  1 drivers
v0x6000020755f0_0 .net/s "a_signed", 7 0, v0x6000020757a0_0;  1 drivers
v0x600002075680_0 .net "act_in", 7 0, v0x6000020741b0_0;  alias, 1 drivers
v0x600002075710_0 .var "act_out", 7 0;
v0x6000020757a0_0 .var "act_reg", 7 0;
v0x600002075830_0 .net "clear_acc", 0 0, L_0x60000394edf0;  alias, 1 drivers
v0x6000020758c0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002075950_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x6000020759e0_0 .net "load_weight", 0 0, L_0x60000394eca0;  alias, 1 drivers
v0x600002075a70_0 .net/s "product", 15 0, L_0x60000235a120;  1 drivers
v0x600002075b00_0 .net/s "product_ext", 31 0, L_0x60000235a080;  1 drivers
v0x600002075b90_0 .net "psum_in", 31 0, v0x600002070630_0;  alias, 1 drivers
v0x600002075c20_0 .var "psum_out", 31 0;
v0x600002075cb0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002075d40_0 .net/s "w_signed", 7 0, v0x600002075e60_0;  1 drivers
v0x600002075dd0_0 .net "weight_in", 7 0, L_0x60000235ac60;  alias, 1 drivers
v0x600002075e60_0 .var "weight_reg", 7 0;
L_0x60000235a620 .extend/s 16, v0x6000020757a0_0;
L_0x60000235a6c0 .extend/s 16, v0x600002075e60_0;
L_0x60000235a120 .arith/mult 16, L_0x60000235a620, L_0x60000235a6c0;
L_0x60000235a1c0 .part L_0x60000235a120, 15, 1;
LS_0x600002359fe0_0_0 .concat [ 1 1 1 1], L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0;
LS_0x600002359fe0_0_4 .concat [ 1 1 1 1], L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0;
LS_0x600002359fe0_0_8 .concat [ 1 1 1 1], L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0;
LS_0x600002359fe0_0_12 .concat [ 1 1 1 1], L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0, L_0x60000235a1c0;
L_0x600002359fe0 .concat [ 4 4 4 4], LS_0x600002359fe0_0_0, LS_0x600002359fe0_0_4, LS_0x600002359fe0_0_8, LS_0x600002359fe0_0_12;
L_0x60000235a080 .concat [ 16 16 0 0], L_0x60000235a120, L_0x600002359fe0;
S_0x150f914f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150f04410;
 .timescale 0 0;
P_0x600000703fc0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000394ef40 .functor AND 1, v0x60000201ebe0_0, L_0x600002359f40, C4<1>, C4<1>;
L_0x60000394efb0 .functor AND 1, L_0x600002359c20, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394f020 .functor OR 1, L_0x600002359e00, L_0x60000394efb0, C4<0>, C4<0>;
L_0x60000394f090 .functor AND 1, L_0x15809a4a0, L_0x60000394f020, C4<1>, C4<1>;
L_0x60000394f100 .functor AND 1, L_0x60000394f090, L_0x600002359ae0, C4<1>, C4<1>;
v0x600002077450_0 .net *"_ivl_0", 3 0, L_0x600002359ea0;  1 drivers
L_0x1580992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020774e0_0 .net/2u *"_ivl_11", 2 0, L_0x1580992e8;  1 drivers
v0x600002077570_0 .net *"_ivl_13", 0 0, L_0x600002359e00;  1 drivers
L_0x158099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002077600_0 .net/2u *"_ivl_15", 2 0, L_0x158099330;  1 drivers
v0x600002077690_0 .net *"_ivl_17", 0 0, L_0x600002359c20;  1 drivers
v0x600002077720_0 .net *"_ivl_20", 0 0, L_0x60000394efb0;  1 drivers
v0x6000020777b0_0 .net *"_ivl_22", 0 0, L_0x60000394f020;  1 drivers
v0x600002077840_0 .net *"_ivl_24", 0 0, L_0x60000394f090;  1 drivers
v0x6000020778d0_0 .net *"_ivl_25", 31 0, L_0x600002359cc0;  1 drivers
L_0x158099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002077960_0 .net *"_ivl_28", 15 0, L_0x158099378;  1 drivers
L_0x1580993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020779f0_0 .net/2u *"_ivl_29", 31 0, L_0x1580993c0;  1 drivers
L_0x158099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002077a80_0 .net *"_ivl_3", 1 0, L_0x158099258;  1 drivers
v0x600002077b10_0 .net *"_ivl_31", 0 0, L_0x600002359ae0;  1 drivers
L_0x1580992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002077ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1580992a0;  1 drivers
v0x600002077c30_0 .net *"_ivl_6", 0 0, L_0x600002359f40;  1 drivers
v0x600002077cc0_0 .net "do_clear", 0 0, L_0x60000394f100;  1 drivers
v0x600002077d50_0 .net "load_weight", 0 0, L_0x60000394ef40;  1 drivers
v0x600002077de0_0 .net "weight_in", 7 0, L_0x600002359d60;  1 drivers
L_0x600002359ea0 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158099258;
L_0x600002359f40 .cmp/eq 4, L_0x600002359ea0, L_0x1580992a0;
L_0x600002359e00 .cmp/eq 3, v0x600002064990_0, L_0x1580992e8;
L_0x600002359c20 .cmp/eq 3, v0x600002064990_0, L_0x158099330;
L_0x600002359cc0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099378;
L_0x600002359ae0 .cmp/eq 32, L_0x600002359cc0, L_0x1580993c0;
S_0x150f8ed30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f914f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c463c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002076910_0 .net *"_ivl_11", 0 0, L_0x600002359860;  1 drivers
v0x6000020769a0_0 .net *"_ivl_12", 15 0, L_0x600002359900;  1 drivers
v0x600002076a30_0 .net/s *"_ivl_4", 15 0, L_0x600002359b80;  1 drivers
v0x600002076ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000023599a0;  1 drivers
v0x600002076b50_0 .net/s "a_signed", 7 0, v0x600002076d00_0;  1 drivers
v0x600002076be0_0 .net "act_in", 7 0, v0x600002075710_0;  alias, 1 drivers
v0x600002076c70_0 .var "act_out", 7 0;
v0x600002076d00_0 .var "act_reg", 7 0;
v0x600002076d90_0 .net "clear_acc", 0 0, L_0x60000394f100;  alias, 1 drivers
v0x600002076e20_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002076eb0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002076f40_0 .net "load_weight", 0 0, L_0x60000394ef40;  alias, 1 drivers
v0x600002076fd0_0 .net/s "product", 15 0, L_0x600002359a40;  1 drivers
v0x600002077060_0 .net/s "product_ext", 31 0, L_0x600002359720;  1 drivers
v0x6000020770f0_0 .net "psum_in", 31 0, v0x600002071b90_0;  alias, 1 drivers
v0x600002077180_0 .var "psum_out", 31 0;
v0x600002077210_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x6000020772a0_0 .net/s "w_signed", 7 0, v0x6000020773c0_0;  1 drivers
v0x600002077330_0 .net "weight_in", 7 0, L_0x600002359d60;  alias, 1 drivers
v0x6000020773c0_0 .var "weight_reg", 7 0;
L_0x600002359b80 .extend/s 16, v0x600002076d00_0;
L_0x6000023599a0 .extend/s 16, v0x6000020773c0_0;
L_0x600002359a40 .arith/mult 16, L_0x600002359b80, L_0x6000023599a0;
L_0x600002359860 .part L_0x600002359a40, 15, 1;
LS_0x600002359900_0_0 .concat [ 1 1 1 1], L_0x600002359860, L_0x600002359860, L_0x600002359860, L_0x600002359860;
LS_0x600002359900_0_4 .concat [ 1 1 1 1], L_0x600002359860, L_0x600002359860, L_0x600002359860, L_0x600002359860;
LS_0x600002359900_0_8 .concat [ 1 1 1 1], L_0x600002359860, L_0x600002359860, L_0x600002359860, L_0x600002359860;
LS_0x600002359900_0_12 .concat [ 1 1 1 1], L_0x600002359860, L_0x600002359860, L_0x600002359860, L_0x600002359860;
L_0x600002359900 .concat [ 4 4 4 4], LS_0x600002359900_0_0, LS_0x600002359900_0_4, LS_0x600002359900_0_8, LS_0x600002359900_0_12;
L_0x600002359720 .concat [ 16 16 0 0], L_0x600002359a40, L_0x600002359900;
S_0x150f8eea0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738080 .param/l "row" 1 7 213, +C4<010>;
S_0x150f8c6e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150f8eea0;
 .timescale 0 0;
P_0x600000738100 .param/l "col" 1 7 214, +C4<00>;
L_0x60000394f250 .functor AND 1, v0x60000201ebe0_0, L_0x6000023595e0, C4<1>, C4<1>;
L_0x60000394f2c0 .functor AND 1, L_0x600002359540, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394f330 .functor OR 1, L_0x6000023594a0, L_0x60000394f2c0, C4<0>, C4<0>;
L_0x60000394f3a0 .functor AND 1, L_0x15809a4a0, L_0x60000394f330, C4<1>, C4<1>;
L_0x60000394f410 .functor AND 1, L_0x60000394f3a0, L_0x600002359400, C4<1>, C4<1>;
v0x600002068a20_0 .net *"_ivl_0", 2 0, L_0x6000023597c0;  1 drivers
L_0x158099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002068ab0_0 .net/2u *"_ivl_11", 2 0, L_0x158099498;  1 drivers
v0x600002068b40_0 .net *"_ivl_13", 0 0, L_0x6000023594a0;  1 drivers
L_0x1580994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002068bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1580994e0;  1 drivers
v0x600002068c60_0 .net *"_ivl_17", 0 0, L_0x600002359540;  1 drivers
v0x600002068cf0_0 .net *"_ivl_20", 0 0, L_0x60000394f2c0;  1 drivers
v0x600002068d80_0 .net *"_ivl_22", 0 0, L_0x60000394f330;  1 drivers
v0x600002068e10_0 .net *"_ivl_24", 0 0, L_0x60000394f3a0;  1 drivers
v0x600002068ea0_0 .net *"_ivl_25", 31 0, L_0x600002359360;  1 drivers
L_0x158099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002068f30_0 .net *"_ivl_28", 15 0, L_0x158099528;  1 drivers
L_0x158099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002068fc0_0 .net/2u *"_ivl_29", 31 0, L_0x158099570;  1 drivers
L_0x158099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002069050_0 .net *"_ivl_3", 0 0, L_0x158099408;  1 drivers
v0x6000020690e0_0 .net *"_ivl_31", 0 0, L_0x600002359400;  1 drivers
L_0x158099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002069170_0 .net/2u *"_ivl_4", 2 0, L_0x158099450;  1 drivers
v0x600002069200_0 .net *"_ivl_6", 0 0, L_0x6000023595e0;  1 drivers
v0x600002069290_0 .net "do_clear", 0 0, L_0x60000394f410;  1 drivers
v0x600002069320_0 .net "load_weight", 0 0, L_0x60000394f250;  1 drivers
v0x6000020693b0_0 .net "weight_in", 7 0, L_0x600002359680;  1 drivers
L_0x6000023597c0 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158099408;
L_0x6000023595e0 .cmp/eq 3, L_0x6000023597c0, L_0x158099450;
L_0x6000023594a0 .cmp/eq 3, v0x600002064990_0, L_0x158099498;
L_0x600002359540 .cmp/eq 3, v0x600002064990_0, L_0x1580994e0;
L_0x600002359360 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099528;
L_0x600002359400 .cmp/eq 32, L_0x600002359360, L_0x158099570;
S_0x150f8c850 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f8c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002077e70_0 .net *"_ivl_11", 0 0, L_0x600002359180;  1 drivers
v0x600002077f00_0 .net *"_ivl_12", 15 0, L_0x600002358fa0;  1 drivers
v0x600002068000_0 .net/s *"_ivl_4", 15 0, L_0x600002359220;  1 drivers
v0x600002068090_0 .net/s *"_ivl_6", 15 0, L_0x6000023592c0;  1 drivers
v0x600002068120_0 .net/s "a_signed", 7 0, v0x6000020682d0_0;  1 drivers
v0x6000020681b0_0 .net "act_in", 7 0, L_0x60000394cee0;  alias, 1 drivers
v0x600002068240_0 .var "act_out", 7 0;
v0x6000020682d0_0 .var "act_reg", 7 0;
v0x600002068360_0 .net "clear_acc", 0 0, L_0x60000394f410;  alias, 1 drivers
v0x6000020683f0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002068480_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002068510_0 .net "load_weight", 0 0, L_0x60000394f250;  alias, 1 drivers
v0x6000020685a0_0 .net/s "product", 15 0, L_0x6000023590e0;  1 drivers
v0x600002068630_0 .net/s "product_ext", 31 0, L_0x600002359040;  1 drivers
v0x6000020686c0_0 .net "psum_in", 31 0, v0x6000020730f0_0;  alias, 1 drivers
v0x600002068750_0 .var "psum_out", 31 0;
v0x6000020687e0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002068870_0 .net/s "w_signed", 7 0, v0x600002068990_0;  1 drivers
v0x600002068900_0 .net "weight_in", 7 0, L_0x600002359680;  alias, 1 drivers
v0x600002068990_0 .var "weight_reg", 7 0;
L_0x600002359220 .extend/s 16, v0x6000020682d0_0;
L_0x6000023592c0 .extend/s 16, v0x600002068990_0;
L_0x6000023590e0 .arith/mult 16, L_0x600002359220, L_0x6000023592c0;
L_0x600002359180 .part L_0x6000023590e0, 15, 1;
LS_0x600002358fa0_0_0 .concat [ 1 1 1 1], L_0x600002359180, L_0x600002359180, L_0x600002359180, L_0x600002359180;
LS_0x600002358fa0_0_4 .concat [ 1 1 1 1], L_0x600002359180, L_0x600002359180, L_0x600002359180, L_0x600002359180;
LS_0x600002358fa0_0_8 .concat [ 1 1 1 1], L_0x600002359180, L_0x600002359180, L_0x600002359180, L_0x600002359180;
LS_0x600002358fa0_0_12 .concat [ 1 1 1 1], L_0x600002359180, L_0x600002359180, L_0x600002359180, L_0x600002359180;
L_0x600002358fa0 .concat [ 4 4 4 4], LS_0x600002358fa0_0_0, LS_0x600002358fa0_0_4, LS_0x600002358fa0_0_8, LS_0x600002358fa0_0_12;
L_0x600002359040 .concat [ 16 16 0 0], L_0x6000023590e0, L_0x600002358fa0;
S_0x150f8a090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150f8eea0;
 .timescale 0 0;
P_0x600000738200 .param/l "col" 1 7 214, +C4<01>;
L_0x60000394f560 .functor AND 1, v0x60000201ebe0_0, L_0x600002358f00, C4<1>, C4<1>;
L_0x60000394f5d0 .functor AND 1, L_0x600002358be0, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394f640 .functor OR 1, L_0x600002358dc0, L_0x60000394f5d0, C4<0>, C4<0>;
L_0x60000394f6b0 .functor AND 1, L_0x15809a4a0, L_0x60000394f640, C4<1>, C4<1>;
L_0x60000394f720 .functor AND 1, L_0x60000394f6b0, L_0x600002358aa0, C4<1>, C4<1>;
v0x600002069f80_0 .net *"_ivl_0", 2 0, L_0x600002358e60;  1 drivers
L_0x158099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000206a010_0 .net/2u *"_ivl_11", 2 0, L_0x158099648;  1 drivers
v0x60000206a0a0_0 .net *"_ivl_13", 0 0, L_0x600002358dc0;  1 drivers
L_0x158099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206a130_0 .net/2u *"_ivl_15", 2 0, L_0x158099690;  1 drivers
v0x60000206a1c0_0 .net *"_ivl_17", 0 0, L_0x600002358be0;  1 drivers
v0x60000206a250_0 .net *"_ivl_20", 0 0, L_0x60000394f5d0;  1 drivers
v0x60000206a2e0_0 .net *"_ivl_22", 0 0, L_0x60000394f640;  1 drivers
v0x60000206a370_0 .net *"_ivl_24", 0 0, L_0x60000394f6b0;  1 drivers
v0x60000206a400_0 .net *"_ivl_25", 31 0, L_0x600002358c80;  1 drivers
L_0x1580996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206a490_0 .net *"_ivl_28", 15 0, L_0x1580996d8;  1 drivers
L_0x158099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206a520_0 .net/2u *"_ivl_29", 31 0, L_0x158099720;  1 drivers
L_0x1580995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000206a5b0_0 .net *"_ivl_3", 0 0, L_0x1580995b8;  1 drivers
v0x60000206a640_0 .net *"_ivl_31", 0 0, L_0x600002358aa0;  1 drivers
L_0x158099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000206a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x158099600;  1 drivers
v0x60000206a760_0 .net *"_ivl_6", 0 0, L_0x600002358f00;  1 drivers
v0x60000206a7f0_0 .net "do_clear", 0 0, L_0x60000394f720;  1 drivers
v0x60000206a880_0 .net "load_weight", 0 0, L_0x60000394f560;  1 drivers
v0x60000206a910_0 .net "weight_in", 7 0, L_0x600002358d20;  1 drivers
L_0x600002358e60 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x1580995b8;
L_0x600002358f00 .cmp/eq 3, L_0x600002358e60, L_0x158099600;
L_0x600002358dc0 .cmp/eq 3, v0x600002064990_0, L_0x158099648;
L_0x600002358be0 .cmp/eq 3, v0x600002064990_0, L_0x158099690;
L_0x600002358c80 .concat [ 16 16 0 0], v0x600002064090_0, L_0x1580996d8;
L_0x600002358aa0 .cmp/eq 32, L_0x600002358c80, L_0x158099720;
S_0x150f8a200 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f8a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002069440_0 .net *"_ivl_11", 0 0, L_0x60000235a4e0;  1 drivers
v0x6000020694d0_0 .net *"_ivl_12", 15 0, L_0x60000235a580;  1 drivers
v0x600002069560_0 .net/s *"_ivl_4", 15 0, L_0x600002358b40;  1 drivers
v0x6000020695f0_0 .net/s *"_ivl_6", 15 0, L_0x600002358960;  1 drivers
v0x600002069680_0 .net/s "a_signed", 7 0, v0x600002069830_0;  1 drivers
v0x600002069710_0 .net "act_in", 7 0, v0x600002068240_0;  alias, 1 drivers
v0x6000020697a0_0 .var "act_out", 7 0;
v0x600002069830_0 .var "act_reg", 7 0;
v0x6000020698c0_0 .net "clear_acc", 0 0, L_0x60000394f720;  alias, 1 drivers
v0x600002069950_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x6000020699e0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002069a70_0 .net "load_weight", 0 0, L_0x60000394f560;  alias, 1 drivers
v0x600002069b00_0 .net/s "product", 15 0, L_0x600002358a00;  1 drivers
v0x600002069b90_0 .net/s "product_ext", 31 0, L_0x60000235a3a0;  1 drivers
v0x600002069c20_0 .net "psum_in", 31 0, v0x6000020746c0_0;  alias, 1 drivers
v0x600002069cb0_0 .var "psum_out", 31 0;
v0x600002069d40_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002069dd0_0 .net/s "w_signed", 7 0, v0x600002069ef0_0;  1 drivers
v0x600002069e60_0 .net "weight_in", 7 0, L_0x600002358d20;  alias, 1 drivers
v0x600002069ef0_0 .var "weight_reg", 7 0;
L_0x600002358b40 .extend/s 16, v0x600002069830_0;
L_0x600002358960 .extend/s 16, v0x600002069ef0_0;
L_0x600002358a00 .arith/mult 16, L_0x600002358b40, L_0x600002358960;
L_0x60000235a4e0 .part L_0x600002358a00, 15, 1;
LS_0x60000235a580_0_0 .concat [ 1 1 1 1], L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0;
LS_0x60000235a580_0_4 .concat [ 1 1 1 1], L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0;
LS_0x60000235a580_0_8 .concat [ 1 1 1 1], L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0;
LS_0x60000235a580_0_12 .concat [ 1 1 1 1], L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0, L_0x60000235a4e0;
L_0x60000235a580 .concat [ 4 4 4 4], LS_0x60000235a580_0_0, LS_0x60000235a580_0_4, LS_0x60000235a580_0_8, LS_0x60000235a580_0_12;
L_0x60000235a3a0 .concat [ 16 16 0 0], L_0x600002358a00, L_0x60000235a580;
S_0x150f87a40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150f8eea0;
 .timescale 0 0;
P_0x600000738300 .param/l "col" 1 7 214, +C4<010>;
L_0x60000394f870 .functor AND 1, v0x60000201ebe0_0, L_0x60000235a260, C4<1>, C4<1>;
L_0x60000394f8e0 .functor AND 1, L_0x600002358820, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394f950 .functor OR 1, L_0x6000023586e0, L_0x60000394f8e0, C4<0>, C4<0>;
L_0x60000394f9c0 .functor AND 1, L_0x15809a4a0, L_0x60000394f950, C4<1>, C4<1>;
L_0x60000394fa30 .functor AND 1, L_0x60000394f9c0, L_0x60000235b8e0, C4<1>, C4<1>;
v0x60000206b4e0_0 .net *"_ivl_0", 3 0, L_0x60000235a440;  1 drivers
L_0x1580997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000206b570_0 .net/2u *"_ivl_11", 2 0, L_0x1580997f8;  1 drivers
v0x60000206b600_0 .net *"_ivl_13", 0 0, L_0x6000023586e0;  1 drivers
L_0x158099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206b690_0 .net/2u *"_ivl_15", 2 0, L_0x158099840;  1 drivers
v0x60000206b720_0 .net *"_ivl_17", 0 0, L_0x600002358820;  1 drivers
v0x60000206b7b0_0 .net *"_ivl_20", 0 0, L_0x60000394f8e0;  1 drivers
v0x60000206b840_0 .net *"_ivl_22", 0 0, L_0x60000394f950;  1 drivers
v0x60000206b8d0_0 .net *"_ivl_24", 0 0, L_0x60000394f9c0;  1 drivers
v0x60000206b960_0 .net *"_ivl_25", 31 0, L_0x6000023588c0;  1 drivers
L_0x158099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206b9f0_0 .net *"_ivl_28", 15 0, L_0x158099888;  1 drivers
L_0x1580998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1580998d0;  1 drivers
L_0x158099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000206bb10_0 .net *"_ivl_3", 1 0, L_0x158099768;  1 drivers
v0x60000206bba0_0 .net *"_ivl_31", 0 0, L_0x60000235b8e0;  1 drivers
L_0x1580997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000206bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1580997b0;  1 drivers
v0x60000206bcc0_0 .net *"_ivl_6", 0 0, L_0x60000235a260;  1 drivers
v0x60000206bd50_0 .net "do_clear", 0 0, L_0x60000394fa30;  1 drivers
v0x60000206bde0_0 .net "load_weight", 0 0, L_0x60000394f870;  1 drivers
v0x60000206be70_0 .net "weight_in", 7 0, L_0x60000235a300;  1 drivers
L_0x60000235a440 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158099768;
L_0x60000235a260 .cmp/eq 4, L_0x60000235a440, L_0x1580997b0;
L_0x6000023586e0 .cmp/eq 3, v0x600002064990_0, L_0x1580997f8;
L_0x600002358820 .cmp/eq 3, v0x600002064990_0, L_0x158099840;
L_0x6000023588c0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099888;
L_0x60000235b8e0 .cmp/eq 32, L_0x6000023588c0, L_0x1580998d0;
S_0x150f87bb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000206a9a0_0 .net *"_ivl_11", 0 0, L_0x6000023501e0;  1 drivers
v0x60000206aa30_0 .net *"_ivl_12", 15 0, L_0x600002350280;  1 drivers
v0x60000206aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002350000;  1 drivers
v0x60000206ab50_0 .net/s *"_ivl_6", 15 0, L_0x6000023500a0;  1 drivers
v0x60000206abe0_0 .net/s "a_signed", 7 0, v0x60000206ad90_0;  1 drivers
v0x60000206ac70_0 .net "act_in", 7 0, v0x6000020697a0_0;  alias, 1 drivers
v0x60000206ad00_0 .var "act_out", 7 0;
v0x60000206ad90_0 .var "act_reg", 7 0;
v0x60000206ae20_0 .net "clear_acc", 0 0, L_0x60000394fa30;  alias, 1 drivers
v0x60000206aeb0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000206af40_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000206afd0_0 .net "load_weight", 0 0, L_0x60000394f870;  alias, 1 drivers
v0x60000206b060_0 .net/s "product", 15 0, L_0x600002350140;  1 drivers
v0x60000206b0f0_0 .net/s "product_ext", 31 0, L_0x600002350320;  1 drivers
v0x60000206b180_0 .net "psum_in", 31 0, v0x600002075c20_0;  alias, 1 drivers
v0x60000206b210_0 .var "psum_out", 31 0;
v0x60000206b2a0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000206b330_0 .net/s "w_signed", 7 0, v0x60000206b450_0;  1 drivers
v0x60000206b3c0_0 .net "weight_in", 7 0, L_0x60000235a300;  alias, 1 drivers
v0x60000206b450_0 .var "weight_reg", 7 0;
L_0x600002350000 .extend/s 16, v0x60000206ad90_0;
L_0x6000023500a0 .extend/s 16, v0x60000206b450_0;
L_0x600002350140 .arith/mult 16, L_0x600002350000, L_0x6000023500a0;
L_0x6000023501e0 .part L_0x600002350140, 15, 1;
LS_0x600002350280_0_0 .concat [ 1 1 1 1], L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0;
LS_0x600002350280_0_4 .concat [ 1 1 1 1], L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0;
LS_0x600002350280_0_8 .concat [ 1 1 1 1], L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0;
LS_0x600002350280_0_12 .concat [ 1 1 1 1], L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0, L_0x6000023501e0;
L_0x600002350280 .concat [ 4 4 4 4], LS_0x600002350280_0_0, LS_0x600002350280_0_4, LS_0x600002350280_0_8, LS_0x600002350280_0_12;
L_0x600002350320 .concat [ 16 16 0 0], L_0x600002350140, L_0x600002350280;
S_0x150f853f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150f8eea0;
 .timescale 0 0;
P_0x600000738400 .param/l "col" 1 7 214, +C4<011>;
L_0x60000394fb80 .functor AND 1, v0x60000201ebe0_0, L_0x600002350460, C4<1>, C4<1>;
L_0x60000394fbf0 .functor AND 1, L_0x600002350640, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394fc60 .functor OR 1, L_0x6000023505a0, L_0x60000394fbf0, C4<0>, C4<0>;
L_0x60000394fcd0 .functor AND 1, L_0x15809a4a0, L_0x60000394fc60, C4<1>, C4<1>;
L_0x60000394fd40 .functor AND 1, L_0x60000394fcd0, L_0x600002350780, C4<1>, C4<1>;
v0x60000206cab0_0 .net *"_ivl_0", 3 0, L_0x6000023503c0;  1 drivers
L_0x1580999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000206cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1580999a8;  1 drivers
v0x60000206cbd0_0 .net *"_ivl_13", 0 0, L_0x6000023505a0;  1 drivers
L_0x1580999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1580999f0;  1 drivers
v0x60000206ccf0_0 .net *"_ivl_17", 0 0, L_0x600002350640;  1 drivers
v0x60000206cd80_0 .net *"_ivl_20", 0 0, L_0x60000394fbf0;  1 drivers
v0x60000206ce10_0 .net *"_ivl_22", 0 0, L_0x60000394fc60;  1 drivers
v0x60000206cea0_0 .net *"_ivl_24", 0 0, L_0x60000394fcd0;  1 drivers
v0x60000206cf30_0 .net *"_ivl_25", 31 0, L_0x6000023506e0;  1 drivers
L_0x158099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206cfc0_0 .net *"_ivl_28", 15 0, L_0x158099a38;  1 drivers
L_0x158099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206d050_0 .net/2u *"_ivl_29", 31 0, L_0x158099a80;  1 drivers
L_0x158099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000206d0e0_0 .net *"_ivl_3", 1 0, L_0x158099918;  1 drivers
v0x60000206d170_0 .net *"_ivl_31", 0 0, L_0x600002350780;  1 drivers
L_0x158099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000206d200_0 .net/2u *"_ivl_4", 3 0, L_0x158099960;  1 drivers
v0x60000206d290_0 .net *"_ivl_6", 0 0, L_0x600002350460;  1 drivers
v0x60000206d320_0 .net "do_clear", 0 0, L_0x60000394fd40;  1 drivers
v0x60000206d3b0_0 .net "load_weight", 0 0, L_0x60000394fb80;  1 drivers
v0x60000206d440_0 .net "weight_in", 7 0, L_0x600002350500;  1 drivers
L_0x6000023503c0 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158099918;
L_0x600002350460 .cmp/eq 4, L_0x6000023503c0, L_0x158099960;
L_0x6000023505a0 .cmp/eq 3, v0x600002064990_0, L_0x1580999a8;
L_0x600002350640 .cmp/eq 3, v0x600002064990_0, L_0x1580999f0;
L_0x6000023506e0 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099a38;
L_0x600002350780 .cmp/eq 32, L_0x6000023506e0, L_0x158099a80;
S_0x150f85560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c467c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000206bf00_0 .net *"_ivl_11", 0 0, L_0x600002350a00;  1 drivers
v0x60000206c000_0 .net *"_ivl_12", 15 0, L_0x600002350aa0;  1 drivers
v0x60000206c090_0 .net/s *"_ivl_4", 15 0, L_0x600002350820;  1 drivers
v0x60000206c120_0 .net/s *"_ivl_6", 15 0, L_0x6000023508c0;  1 drivers
v0x60000206c1b0_0 .net/s "a_signed", 7 0, v0x60000206c360_0;  1 drivers
v0x60000206c240_0 .net "act_in", 7 0, v0x60000206ad00_0;  alias, 1 drivers
v0x60000206c2d0_0 .var "act_out", 7 0;
v0x60000206c360_0 .var "act_reg", 7 0;
v0x60000206c3f0_0 .net "clear_acc", 0 0, L_0x60000394fd40;  alias, 1 drivers
v0x60000206c480_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000206c510_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000206c5a0_0 .net "load_weight", 0 0, L_0x60000394fb80;  alias, 1 drivers
v0x60000206c630_0 .net/s "product", 15 0, L_0x600002350960;  1 drivers
v0x60000206c6c0_0 .net/s "product_ext", 31 0, L_0x600002350b40;  1 drivers
v0x60000206c750_0 .net "psum_in", 31 0, v0x600002077180_0;  alias, 1 drivers
v0x60000206c7e0_0 .var "psum_out", 31 0;
v0x60000206c870_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000206c900_0 .net/s "w_signed", 7 0, v0x60000206ca20_0;  1 drivers
v0x60000206c990_0 .net "weight_in", 7 0, L_0x600002350500;  alias, 1 drivers
v0x60000206ca20_0 .var "weight_reg", 7 0;
L_0x600002350820 .extend/s 16, v0x60000206c360_0;
L_0x6000023508c0 .extend/s 16, v0x60000206ca20_0;
L_0x600002350960 .arith/mult 16, L_0x600002350820, L_0x6000023508c0;
L_0x600002350a00 .part L_0x600002350960, 15, 1;
LS_0x600002350aa0_0_0 .concat [ 1 1 1 1], L_0x600002350a00, L_0x600002350a00, L_0x600002350a00, L_0x600002350a00;
LS_0x600002350aa0_0_4 .concat [ 1 1 1 1], L_0x600002350a00, L_0x600002350a00, L_0x600002350a00, L_0x600002350a00;
LS_0x600002350aa0_0_8 .concat [ 1 1 1 1], L_0x600002350a00, L_0x600002350a00, L_0x600002350a00, L_0x600002350a00;
LS_0x600002350aa0_0_12 .concat [ 1 1 1 1], L_0x600002350a00, L_0x600002350a00, L_0x600002350a00, L_0x600002350a00;
L_0x600002350aa0 .concat [ 4 4 4 4], LS_0x600002350aa0_0_0, LS_0x600002350aa0_0_4, LS_0x600002350aa0_0_8, LS_0x600002350aa0_0_12;
L_0x600002350b40 .concat [ 16 16 0 0], L_0x600002350960, L_0x600002350aa0;
S_0x150f82da0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738500 .param/l "row" 1 7 213, +C4<011>;
S_0x150f82f10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x150f82da0;
 .timescale 0 0;
P_0x600000738580 .param/l "col" 1 7 214, +C4<00>;
L_0x60000394fe90 .functor AND 1, v0x60000201ebe0_0, L_0x600002350c80, C4<1>, C4<1>;
L_0x60000394ff00 .functor AND 1, L_0x600002350e60, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394ff70 .functor OR 1, L_0x600002350dc0, L_0x60000394ff00, C4<0>, C4<0>;
L_0x60000394bcd0 .functor AND 1, L_0x15809a4a0, L_0x60000394ff70, C4<1>, C4<1>;
L_0x60000394b870 .functor AND 1, L_0x60000394bcd0, L_0x600002350fa0, C4<1>, C4<1>;
v0x60000206e010_0 .net *"_ivl_0", 2 0, L_0x600002350be0;  1 drivers
L_0x158099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000206e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x158099b58;  1 drivers
v0x60000206e130_0 .net *"_ivl_13", 0 0, L_0x600002350dc0;  1 drivers
L_0x158099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x158099ba0;  1 drivers
v0x60000206e250_0 .net *"_ivl_17", 0 0, L_0x600002350e60;  1 drivers
v0x60000206e2e0_0 .net *"_ivl_20", 0 0, L_0x60000394ff00;  1 drivers
v0x60000206e370_0 .net *"_ivl_22", 0 0, L_0x60000394ff70;  1 drivers
v0x60000206e400_0 .net *"_ivl_24", 0 0, L_0x60000394bcd0;  1 drivers
v0x60000206e490_0 .net *"_ivl_25", 31 0, L_0x600002350f00;  1 drivers
L_0x158099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206e520_0 .net *"_ivl_28", 15 0, L_0x158099be8;  1 drivers
L_0x158099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x158099c30;  1 drivers
L_0x158099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000206e640_0 .net *"_ivl_3", 0 0, L_0x158099ac8;  1 drivers
v0x60000206e6d0_0 .net *"_ivl_31", 0 0, L_0x600002350fa0;  1 drivers
L_0x158099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206e760_0 .net/2u *"_ivl_4", 2 0, L_0x158099b10;  1 drivers
v0x60000206e7f0_0 .net *"_ivl_6", 0 0, L_0x600002350c80;  1 drivers
v0x60000206e880_0 .net "do_clear", 0 0, L_0x60000394b870;  1 drivers
v0x60000206e910_0 .net "load_weight", 0 0, L_0x60000394fe90;  1 drivers
v0x60000206e9a0_0 .net "weight_in", 7 0, L_0x600002350d20;  1 drivers
L_0x600002350be0 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158099ac8;
L_0x600002350c80 .cmp/eq 3, L_0x600002350be0, L_0x158099b10;
L_0x600002350dc0 .cmp/eq 3, v0x600002064990_0, L_0x158099b58;
L_0x600002350e60 .cmp/eq 3, v0x600002064990_0, L_0x158099ba0;
L_0x600002350f00 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099be8;
L_0x600002350fa0 .cmp/eq 32, L_0x600002350f00, L_0x158099c30;
S_0x150f80750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f82f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000206d4d0_0 .net *"_ivl_11", 0 0, L_0x600002351220;  1 drivers
v0x60000206d560_0 .net *"_ivl_12", 15 0, L_0x6000023512c0;  1 drivers
v0x60000206d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002351040;  1 drivers
v0x60000206d680_0 .net/s *"_ivl_6", 15 0, L_0x6000023510e0;  1 drivers
v0x60000206d710_0 .net/s "a_signed", 7 0, v0x60000206d8c0_0;  1 drivers
v0x60000206d7a0_0 .net "act_in", 7 0, L_0x60000394cd90;  alias, 1 drivers
v0x60000206d830_0 .var "act_out", 7 0;
v0x60000206d8c0_0 .var "act_reg", 7 0;
v0x60000206d950_0 .net "clear_acc", 0 0, L_0x60000394b870;  alias, 1 drivers
v0x60000206d9e0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000206da70_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000206db00_0 .net "load_weight", 0 0, L_0x60000394fe90;  alias, 1 drivers
v0x60000206db90_0 .net/s "product", 15 0, L_0x600002351180;  1 drivers
v0x60000206dc20_0 .net/s "product_ext", 31 0, L_0x600002351360;  1 drivers
v0x60000206dcb0_0 .net "psum_in", 31 0, v0x600002068750_0;  alias, 1 drivers
v0x60000206dd40_0 .var "psum_out", 31 0;
v0x60000206ddd0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000206de60_0 .net/s "w_signed", 7 0, v0x60000206df80_0;  1 drivers
v0x60000206def0_0 .net "weight_in", 7 0, L_0x600002350d20;  alias, 1 drivers
v0x60000206df80_0 .var "weight_reg", 7 0;
L_0x600002351040 .extend/s 16, v0x60000206d8c0_0;
L_0x6000023510e0 .extend/s 16, v0x60000206df80_0;
L_0x600002351180 .arith/mult 16, L_0x600002351040, L_0x6000023510e0;
L_0x600002351220 .part L_0x600002351180, 15, 1;
LS_0x6000023512c0_0_0 .concat [ 1 1 1 1], L_0x600002351220, L_0x600002351220, L_0x600002351220, L_0x600002351220;
LS_0x6000023512c0_0_4 .concat [ 1 1 1 1], L_0x600002351220, L_0x600002351220, L_0x600002351220, L_0x600002351220;
LS_0x6000023512c0_0_8 .concat [ 1 1 1 1], L_0x600002351220, L_0x600002351220, L_0x600002351220, L_0x600002351220;
LS_0x6000023512c0_0_12 .concat [ 1 1 1 1], L_0x600002351220, L_0x600002351220, L_0x600002351220, L_0x600002351220;
L_0x6000023512c0 .concat [ 4 4 4 4], LS_0x6000023512c0_0_0, LS_0x6000023512c0_0_4, LS_0x6000023512c0_0_8, LS_0x6000023512c0_0_12;
L_0x600002351360 .concat [ 16 16 0 0], L_0x600002351180, L_0x6000023512c0;
S_0x150f808c0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x150f82da0;
 .timescale 0 0;
P_0x600000738680 .param/l "col" 1 7 214, +C4<01>;
L_0x60000394ab50 .functor AND 1, v0x60000201ebe0_0, L_0x6000023514a0, C4<1>, C4<1>;
L_0x60000394a6f0 .functor AND 1, L_0x600002351680, v0x60000201d680_0, C4<1>, C4<1>;
L_0x60000394a290 .functor OR 1, L_0x6000023515e0, L_0x60000394a6f0, C4<0>, C4<0>;
L_0x600003949e30 .functor AND 1, L_0x15809a4a0, L_0x60000394a290, C4<1>, C4<1>;
L_0x6000039499d0 .functor AND 1, L_0x600003949e30, L_0x6000023517c0, C4<1>, C4<1>;
v0x60000206f570_0 .net *"_ivl_0", 2 0, L_0x600002351400;  1 drivers
L_0x158099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000206f600_0 .net/2u *"_ivl_11", 2 0, L_0x158099d08;  1 drivers
v0x60000206f690_0 .net *"_ivl_13", 0 0, L_0x6000023515e0;  1 drivers
L_0x158099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000206f720_0 .net/2u *"_ivl_15", 2 0, L_0x158099d50;  1 drivers
v0x60000206f7b0_0 .net *"_ivl_17", 0 0, L_0x600002351680;  1 drivers
v0x60000206f840_0 .net *"_ivl_20", 0 0, L_0x60000394a6f0;  1 drivers
v0x60000206f8d0_0 .net *"_ivl_22", 0 0, L_0x60000394a290;  1 drivers
v0x60000206f960_0 .net *"_ivl_24", 0 0, L_0x600003949e30;  1 drivers
v0x60000206f9f0_0 .net *"_ivl_25", 31 0, L_0x600002351720;  1 drivers
L_0x158099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206fa80_0 .net *"_ivl_28", 15 0, L_0x158099d98;  1 drivers
L_0x158099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000206fb10_0 .net/2u *"_ivl_29", 31 0, L_0x158099de0;  1 drivers
L_0x158099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000206fba0_0 .net *"_ivl_3", 0 0, L_0x158099c78;  1 drivers
v0x60000206fc30_0 .net *"_ivl_31", 0 0, L_0x6000023517c0;  1 drivers
L_0x158099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000206fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x158099cc0;  1 drivers
v0x60000206fd50_0 .net *"_ivl_6", 0 0, L_0x6000023514a0;  1 drivers
v0x60000206fde0_0 .net "do_clear", 0 0, L_0x6000039499d0;  1 drivers
v0x60000206fe70_0 .net "load_weight", 0 0, L_0x60000394ab50;  1 drivers
v0x60000206ff00_0 .net "weight_in", 7 0, L_0x600002351540;  1 drivers
L_0x600002351400 .concat [ 2 1 0 0], v0x60000201eb50_0, L_0x158099c78;
L_0x6000023514a0 .cmp/eq 3, L_0x600002351400, L_0x158099cc0;
L_0x6000023515e0 .cmp/eq 3, v0x600002064990_0, L_0x158099d08;
L_0x600002351680 .cmp/eq 3, v0x600002064990_0, L_0x158099d50;
L_0x600002351720 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099d98;
L_0x6000023517c0 .cmp/eq 32, L_0x600002351720, L_0x158099de0;
S_0x150f7e100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c468c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000206ea30_0 .net *"_ivl_11", 0 0, L_0x600002351a40;  1 drivers
v0x60000206eac0_0 .net *"_ivl_12", 15 0, L_0x600002351ae0;  1 drivers
v0x60000206eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002351860;  1 drivers
v0x60000206ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002351900;  1 drivers
v0x60000206ec70_0 .net/s "a_signed", 7 0, v0x60000206ee20_0;  1 drivers
v0x60000206ed00_0 .net "act_in", 7 0, v0x60000206d830_0;  alias, 1 drivers
v0x60000206ed90_0 .var "act_out", 7 0;
v0x60000206ee20_0 .var "act_reg", 7 0;
v0x60000206eeb0_0 .net "clear_acc", 0 0, L_0x6000039499d0;  alias, 1 drivers
v0x60000206ef40_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x60000206efd0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x60000206f060_0 .net "load_weight", 0 0, L_0x60000394ab50;  alias, 1 drivers
v0x60000206f0f0_0 .net/s "product", 15 0, L_0x6000023519a0;  1 drivers
v0x60000206f180_0 .net/s "product_ext", 31 0, L_0x600002351b80;  1 drivers
v0x60000206f210_0 .net "psum_in", 31 0, v0x600002069cb0_0;  alias, 1 drivers
v0x60000206f2a0_0 .var "psum_out", 31 0;
v0x60000206f330_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x60000206f3c0_0 .net/s "w_signed", 7 0, v0x60000206f4e0_0;  1 drivers
v0x60000206f450_0 .net "weight_in", 7 0, L_0x600002351540;  alias, 1 drivers
v0x60000206f4e0_0 .var "weight_reg", 7 0;
L_0x600002351860 .extend/s 16, v0x60000206ee20_0;
L_0x600002351900 .extend/s 16, v0x60000206f4e0_0;
L_0x6000023519a0 .arith/mult 16, L_0x600002351860, L_0x600002351900;
L_0x600002351a40 .part L_0x6000023519a0, 15, 1;
LS_0x600002351ae0_0_0 .concat [ 1 1 1 1], L_0x600002351a40, L_0x600002351a40, L_0x600002351a40, L_0x600002351a40;
LS_0x600002351ae0_0_4 .concat [ 1 1 1 1], L_0x600002351a40, L_0x600002351a40, L_0x600002351a40, L_0x600002351a40;
LS_0x600002351ae0_0_8 .concat [ 1 1 1 1], L_0x600002351a40, L_0x600002351a40, L_0x600002351a40, L_0x600002351a40;
LS_0x600002351ae0_0_12 .concat [ 1 1 1 1], L_0x600002351a40, L_0x600002351a40, L_0x600002351a40, L_0x600002351a40;
L_0x600002351ae0 .concat [ 4 4 4 4], LS_0x600002351ae0_0_0, LS_0x600002351ae0_0_4, LS_0x600002351ae0_0_8, LS_0x600002351ae0_0_12;
L_0x600002351b80 .concat [ 16 16 0 0], L_0x6000023519a0, L_0x600002351ae0;
S_0x150f7e270 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x150f82da0;
 .timescale 0 0;
P_0x600000738780 .param/l "col" 1 7 214, +C4<010>;
L_0x600003948cb0 .functor AND 1, v0x60000201ebe0_0, L_0x600002351cc0, C4<1>, C4<1>;
L_0x600003948850 .functor AND 1, L_0x600002351ea0, v0x60000201d680_0, C4<1>, C4<1>;
L_0x6000039483f0 .functor OR 1, L_0x600002351e00, L_0x600003948850, C4<0>, C4<0>;
L_0x60000394be20 .functor AND 1, L_0x15809a4a0, L_0x6000039483f0, C4<1>, C4<1>;
L_0x60000394bdb0 .functor AND 1, L_0x60000394be20, L_0x600002351fe0, C4<1>, C4<1>;
v0x600002060b40_0 .net *"_ivl_0", 3 0, L_0x600002351c20;  1 drivers
L_0x158099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002060bd0_0 .net/2u *"_ivl_11", 2 0, L_0x158099eb8;  1 drivers
v0x600002060c60_0 .net *"_ivl_13", 0 0, L_0x600002351e00;  1 drivers
L_0x158099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002060cf0_0 .net/2u *"_ivl_15", 2 0, L_0x158099f00;  1 drivers
v0x600002060d80_0 .net *"_ivl_17", 0 0, L_0x600002351ea0;  1 drivers
v0x600002060e10_0 .net *"_ivl_20", 0 0, L_0x600003948850;  1 drivers
v0x600002060ea0_0 .net *"_ivl_22", 0 0, L_0x6000039483f0;  1 drivers
v0x600002060f30_0 .net *"_ivl_24", 0 0, L_0x60000394be20;  1 drivers
v0x600002060fc0_0 .net *"_ivl_25", 31 0, L_0x600002351f40;  1 drivers
L_0x158099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002061050_0 .net *"_ivl_28", 15 0, L_0x158099f48;  1 drivers
L_0x158099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020610e0_0 .net/2u *"_ivl_29", 31 0, L_0x158099f90;  1 drivers
L_0x158099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002061170_0 .net *"_ivl_3", 1 0, L_0x158099e28;  1 drivers
v0x600002061200_0 .net *"_ivl_31", 0 0, L_0x600002351fe0;  1 drivers
L_0x158099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002061290_0 .net/2u *"_ivl_4", 3 0, L_0x158099e70;  1 drivers
v0x600002061320_0 .net *"_ivl_6", 0 0, L_0x600002351cc0;  1 drivers
v0x6000020613b0_0 .net "do_clear", 0 0, L_0x60000394bdb0;  1 drivers
v0x600002061440_0 .net "load_weight", 0 0, L_0x600003948cb0;  1 drivers
v0x6000020614d0_0 .net "weight_in", 7 0, L_0x600002351d60;  1 drivers
L_0x600002351c20 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158099e28;
L_0x600002351cc0 .cmp/eq 4, L_0x600002351c20, L_0x158099e70;
L_0x600002351e00 .cmp/eq 3, v0x600002064990_0, L_0x158099eb8;
L_0x600002351ea0 .cmp/eq 3, v0x600002064990_0, L_0x158099f00;
L_0x600002351f40 .concat [ 16 16 0 0], v0x600002064090_0, L_0x158099f48;
L_0x600002351fe0 .cmp/eq 32, L_0x600002351f40, L_0x158099f90;
S_0x150f7bab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f7e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c46940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002060000_0 .net *"_ivl_11", 0 0, L_0x600002352260;  1 drivers
v0x600002060090_0 .net *"_ivl_12", 15 0, L_0x600002352300;  1 drivers
v0x600002060120_0 .net/s *"_ivl_4", 15 0, L_0x600002352080;  1 drivers
v0x6000020601b0_0 .net/s *"_ivl_6", 15 0, L_0x600002352120;  1 drivers
v0x600002060240_0 .net/s "a_signed", 7 0, v0x6000020603f0_0;  1 drivers
v0x6000020602d0_0 .net "act_in", 7 0, v0x60000206ed90_0;  alias, 1 drivers
v0x600002060360_0 .var "act_out", 7 0;
v0x6000020603f0_0 .var "act_reg", 7 0;
v0x600002060480_0 .net "clear_acc", 0 0, L_0x60000394bdb0;  alias, 1 drivers
v0x600002060510_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x6000020605a0_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002060630_0 .net "load_weight", 0 0, L_0x600003948cb0;  alias, 1 drivers
v0x6000020606c0_0 .net/s "product", 15 0, L_0x6000023521c0;  1 drivers
v0x600002060750_0 .net/s "product_ext", 31 0, L_0x6000023523a0;  1 drivers
v0x6000020607e0_0 .net "psum_in", 31 0, v0x60000206b210_0;  alias, 1 drivers
v0x600002060870_0 .var "psum_out", 31 0;
v0x600002060900_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002060990_0 .net/s "w_signed", 7 0, v0x600002060ab0_0;  1 drivers
v0x600002060a20_0 .net "weight_in", 7 0, L_0x600002351d60;  alias, 1 drivers
v0x600002060ab0_0 .var "weight_reg", 7 0;
L_0x600002352080 .extend/s 16, v0x6000020603f0_0;
L_0x600002352120 .extend/s 16, v0x600002060ab0_0;
L_0x6000023521c0 .arith/mult 16, L_0x600002352080, L_0x600002352120;
L_0x600002352260 .part L_0x6000023521c0, 15, 1;
LS_0x600002352300_0_0 .concat [ 1 1 1 1], L_0x600002352260, L_0x600002352260, L_0x600002352260, L_0x600002352260;
LS_0x600002352300_0_4 .concat [ 1 1 1 1], L_0x600002352260, L_0x600002352260, L_0x600002352260, L_0x600002352260;
LS_0x600002352300_0_8 .concat [ 1 1 1 1], L_0x600002352260, L_0x600002352260, L_0x600002352260, L_0x600002352260;
LS_0x600002352300_0_12 .concat [ 1 1 1 1], L_0x600002352260, L_0x600002352260, L_0x600002352260, L_0x600002352260;
L_0x600002352300 .concat [ 4 4 4 4], LS_0x600002352300_0_0, LS_0x600002352300_0_4, LS_0x600002352300_0_8, LS_0x600002352300_0_12;
L_0x6000023523a0 .concat [ 16 16 0 0], L_0x6000023521c0, L_0x600002352300;
S_0x150f7bc20 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x150f82da0;
 .timescale 0 0;
P_0x600000738880 .param/l "col" 1 7 214, +C4<011>;
L_0x600003957b10 .functor AND 1, v0x60000201ebe0_0, L_0x6000023524e0, C4<1>, C4<1>;
L_0x6000039576b0 .functor AND 1, L_0x6000023526c0, v0x60000201d680_0, C4<1>, C4<1>;
L_0x600003957640 .functor OR 1, L_0x600002352620, L_0x6000039576b0, C4<0>, C4<0>;
L_0x6000039575d0 .functor AND 1, L_0x15809a4a0, L_0x600003957640, C4<1>, C4<1>;
L_0x600003957560 .functor AND 1, L_0x6000039575d0, L_0x600002352800, C4<1>, C4<1>;
v0x6000020620a0_0 .net *"_ivl_0", 3 0, L_0x600002352440;  1 drivers
L_0x15809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002062130_0 .net/2u *"_ivl_11", 2 0, L_0x15809a068;  1 drivers
v0x6000020621c0_0 .net *"_ivl_13", 0 0, L_0x600002352620;  1 drivers
L_0x15809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002062250_0 .net/2u *"_ivl_15", 2 0, L_0x15809a0b0;  1 drivers
v0x6000020622e0_0 .net *"_ivl_17", 0 0, L_0x6000023526c0;  1 drivers
v0x600002062370_0 .net *"_ivl_20", 0 0, L_0x6000039576b0;  1 drivers
v0x600002062400_0 .net *"_ivl_22", 0 0, L_0x600003957640;  1 drivers
v0x600002062490_0 .net *"_ivl_24", 0 0, L_0x6000039575d0;  1 drivers
v0x600002062520_0 .net *"_ivl_25", 31 0, L_0x600002352760;  1 drivers
L_0x15809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020625b0_0 .net *"_ivl_28", 15 0, L_0x15809a0f8;  1 drivers
L_0x15809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002062640_0 .net/2u *"_ivl_29", 31 0, L_0x15809a140;  1 drivers
L_0x158099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020626d0_0 .net *"_ivl_3", 1 0, L_0x158099fd8;  1 drivers
v0x600002062760_0 .net *"_ivl_31", 0 0, L_0x600002352800;  1 drivers
L_0x15809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000020627f0_0 .net/2u *"_ivl_4", 3 0, L_0x15809a020;  1 drivers
v0x600002062880_0 .net *"_ivl_6", 0 0, L_0x6000023524e0;  1 drivers
v0x600002062910_0 .net "do_clear", 0 0, L_0x600003957560;  1 drivers
v0x6000020629a0_0 .net "load_weight", 0 0, L_0x600003957b10;  1 drivers
v0x600002062a30_0 .net "weight_in", 7 0, L_0x600002352580;  1 drivers
L_0x600002352440 .concat [ 2 2 0 0], v0x60000201eb50_0, L_0x158099fd8;
L_0x6000023524e0 .cmp/eq 4, L_0x600002352440, L_0x15809a020;
L_0x600002352620 .cmp/eq 3, v0x600002064990_0, L_0x15809a068;
L_0x6000023526c0 .cmp/eq 3, v0x600002064990_0, L_0x15809a0b0;
L_0x600002352760 .concat [ 16 16 0 0], v0x600002064090_0, L_0x15809a0f8;
L_0x600002352800 .cmp/eq 32, L_0x600002352760, L_0x15809a140;
S_0x150f747c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x150f7bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003c46980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003c469c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002061560_0 .net *"_ivl_11", 0 0, L_0x600002352a80;  1 drivers
v0x6000020615f0_0 .net *"_ivl_12", 15 0, L_0x600002352b20;  1 drivers
v0x600002061680_0 .net/s *"_ivl_4", 15 0, L_0x6000023528a0;  1 drivers
v0x600002061710_0 .net/s *"_ivl_6", 15 0, L_0x600002352940;  1 drivers
v0x6000020617a0_0 .net/s "a_signed", 7 0, v0x600002061950_0;  1 drivers
v0x600002061830_0 .net "act_in", 7 0, v0x600002060360_0;  alias, 1 drivers
v0x6000020618c0_0 .var "act_out", 7 0;
v0x600002061950_0 .var "act_reg", 7 0;
v0x6000020619e0_0 .net "clear_acc", 0 0, L_0x600003957560;  alias, 1 drivers
v0x600002061a70_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002061b00_0 .net "enable", 0 0, L_0x600003940690;  alias, 1 drivers
v0x600002061b90_0 .net "load_weight", 0 0, L_0x600003957b10;  alias, 1 drivers
v0x600002061c20_0 .net/s "product", 15 0, L_0x6000023529e0;  1 drivers
v0x600002061cb0_0 .net/s "product_ext", 31 0, L_0x600002352bc0;  1 drivers
v0x600002061d40_0 .net "psum_in", 31 0, v0x60000206c7e0_0;  alias, 1 drivers
v0x600002061dd0_0 .var "psum_out", 31 0;
v0x600002061e60_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002061ef0_0 .net/s "w_signed", 7 0, v0x600002062010_0;  1 drivers
v0x600002061f80_0 .net "weight_in", 7 0, L_0x600002352580;  alias, 1 drivers
v0x600002062010_0 .var "weight_reg", 7 0;
L_0x6000023528a0 .extend/s 16, v0x600002061950_0;
L_0x600002352940 .extend/s 16, v0x600002062010_0;
L_0x6000023529e0 .arith/mult 16, L_0x6000023528a0, L_0x600002352940;
L_0x600002352a80 .part L_0x6000023529e0, 15, 1;
LS_0x600002352b20_0_0 .concat [ 1 1 1 1], L_0x600002352a80, L_0x600002352a80, L_0x600002352a80, L_0x600002352a80;
LS_0x600002352b20_0_4 .concat [ 1 1 1 1], L_0x600002352a80, L_0x600002352a80, L_0x600002352a80, L_0x600002352a80;
LS_0x600002352b20_0_8 .concat [ 1 1 1 1], L_0x600002352a80, L_0x600002352a80, L_0x600002352a80, L_0x600002352a80;
LS_0x600002352b20_0_12 .concat [ 1 1 1 1], L_0x600002352a80, L_0x600002352a80, L_0x600002352a80, L_0x600002352a80;
L_0x600002352b20 .concat [ 4 4 4 4], LS_0x600002352b20_0_0, LS_0x600002352b20_0_4, LS_0x600002352b20_0_8, LS_0x600002352b20_0_12;
L_0x600002352bc0 .concat [ 16 16 0 0], L_0x6000023529e0, L_0x600002352b20;
S_0x150f74930 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738980 .param/l "row" 1 7 198, +C4<00>;
L_0x60000394cfc0 .functor BUFZ 8, v0x60000207c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150f72170 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738a00 .param/l "row" 1 7 198, +C4<01>;
L_0x60000394ce70 .functor BUFZ 8, v0x60000207cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150f722e0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738a80 .param/l "row" 1 7 198, +C4<010>;
L_0x60000394cee0 .functor BUFZ 8, v0x60000207ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150f6fb20 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738b00 .param/l "row" 1 7 198, +C4<011>;
L_0x60000394cd90 .functor BUFZ 8, v0x60000207d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x150f6fc90 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738b80 .param/l "col" 1 7 279, +C4<00>;
L_0x600003940380 .functor BUFZ 32, v0x60000207c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002062ac0_0 .net *"_ivl_2", 31 0, L_0x600003940380;  1 drivers
S_0x150f6d4d0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738c00 .param/l "col" 1 7 279, +C4<01>;
L_0x6000039403f0 .functor BUFZ 32, v0x60000207c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002062b50_0 .net *"_ivl_2", 31 0, L_0x6000039403f0;  1 drivers
S_0x150f6d640 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738c80 .param/l "col" 1 7 279, +C4<010>;
L_0x600003940460 .functor BUFZ 32, v0x60000207c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002062be0_0 .net *"_ivl_2", 31 0, L_0x600003940460;  1 drivers
S_0x150fa5f70 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738d00 .param/l "col" 1 7 279, +C4<011>;
L_0x6000039404d0 .functor BUFZ 32, L_0x600003940310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002062c70_0 .net *"_ivl_2", 31 0, L_0x6000039404d0;  1 drivers
S_0x150fa60e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738d80 .param/l "col" 1 7 206, +C4<00>;
S_0x150f99450 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738e00 .param/l "col" 1 7 206, +C4<01>;
S_0x150f995c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738e80 .param/l "col" 1 7 206, +C4<010>;
S_0x150f99730 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x150f90280;
 .timescale 0 0;
P_0x600000738f00 .param/l "col" 1 7 206, +C4<011>;
S_0x150f68bb0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x150f6ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x150f68d20 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x150f68d60 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x150f68da0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x150f68de0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x150f68e20 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x150f68e60 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003941490 .functor BUFZ 256, v0x6000020673c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003941500 .functor BUFZ 256, v0x600002067f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003941570 .functor BUFZ 256, v0x600002066d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000020662e0_0 .var/i "b", 31 0;
v0x600002066370 .array "bank_addr", 3 0, 7 0;
v0x600002066400_0 .net "bank_dma", 1 0, L_0x600002356760;  1 drivers
v0x600002066490_0 .var "bank_dma_d", 1 0;
v0x600002066520_0 .net "bank_mxu_a", 1 0, L_0x600002356580;  1 drivers
v0x6000020665b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002066640_0 .net "bank_mxu_o", 1 0, L_0x600002356620;  1 drivers
v0x6000020666d0_0 .net "bank_mxu_w", 1 0, L_0x6000023564e0;  1 drivers
v0x600002066760_0 .var "bank_mxu_w_d", 1 0;
v0x6000020667f0 .array "bank_rdata", 3 0;
v0x6000020667f0_0 .net v0x6000020667f0 0, 255 0, v0x600002064f30_0; 1 drivers
v0x6000020667f0_1 .net v0x6000020667f0 1, 255 0, v0x600002065440_0; 1 drivers
v0x6000020667f0_2 .net v0x6000020667f0 2, 255 0, v0x600002065950_0; 1 drivers
v0x6000020667f0_3 .net v0x6000020667f0 3, 255 0, v0x600002065e60_0; 1 drivers
v0x600002066880_0 .var "bank_re", 3 0;
v0x600002066910_0 .net "bank_vpu", 1 0, L_0x6000023566c0;  1 drivers
v0x6000020669a0_0 .var "bank_vpu_d", 1 0;
v0x600002066a30 .array "bank_wdata", 3 0, 255 0;
v0x600002066ac0_0 .var "bank_we", 3 0;
v0x600002066b50_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002066be0_0 .net "dma_addr", 19 0, v0x600002078e10_0;  alias, 1 drivers
v0x600002066c70_0 .net "dma_rdata", 255 0, L_0x600003941570;  alias, 1 drivers
v0x600002066d00_0 .var "dma_rdata_reg", 255 0;
v0x600002066d90_0 .net "dma_re", 0 0, L_0x600003940f50;  alias, 1 drivers
v0x600002066e20_0 .net "dma_ready", 0 0, L_0x600002356da0;  alias, 1 drivers
v0x600002066eb0_0 .net "dma_wdata", 255 0, L_0x600003940e70;  alias, 1 drivers
v0x600002066f40_0 .net "dma_we", 0 0, L_0x600003940ee0;  alias, 1 drivers
v0x600002066fd0_0 .var "grant_dma", 3 0;
v0x600002067060_0 .var "grant_mxu_a", 3 0;
v0x6000020670f0_0 .var "grant_mxu_o", 3 0;
v0x600002067180_0 .var "grant_mxu_w", 3 0;
v0x600002067210_0 .var "grant_vpu", 3 0;
v0x6000020672a0_0 .net "mxu_a_addr", 19 0, L_0x600002353980;  alias, 1 drivers
v0x600002067330_0 .net "mxu_a_rdata", 255 0, L_0x600003941490;  alias, 1 drivers
v0x6000020673c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002067450_0 .net "mxu_a_re", 0 0, L_0x600002353a20;  alias, 1 drivers
v0x6000020674e0_0 .net "mxu_a_ready", 0 0, L_0x600002356c60;  alias, 1 drivers
v0x600002067570_0 .net "mxu_o_addr", 19 0, L_0x600002353c00;  alias, 1 drivers
v0x600002067600_0 .net "mxu_o_ready", 0 0, L_0x600002356d00;  alias, 1 drivers
v0x600002067690_0 .net "mxu_o_wdata", 255 0, L_0x600002353de0;  alias, 1 drivers
v0x600002067720_0 .net "mxu_o_we", 0 0, L_0x600003940930;  alias, 1 drivers
v0x6000020677b0_0 .net "mxu_w_addr", 19 0, L_0x600002353700;  alias, 1 drivers
v0x600002067840_0 .net "mxu_w_rdata", 255 0, v0x6000020678d0_0;  alias, 1 drivers
v0x6000020678d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002067960_0 .net "mxu_w_re", 0 0, L_0x6000023537a0;  alias, 1 drivers
v0x6000020679f0_0 .net "mxu_w_ready", 0 0, L_0x600002356b20;  alias, 1 drivers
v0x600002067a80_0 .var "req_dma", 3 0;
v0x600002067b10_0 .var "req_mxu_a", 3 0;
v0x600002067ba0_0 .var "req_mxu_o", 3 0;
v0x600002067c30_0 .var "req_mxu_w", 3 0;
v0x600002067cc0_0 .var "req_vpu", 3 0;
v0x600002067d50_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002067de0_0 .net "vpu_addr", 19 0, v0x600002019710_0;  alias, 1 drivers
v0x600002067e70_0 .net "vpu_rdata", 255 0, L_0x600003941500;  alias, 1 drivers
v0x600002067f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002018000_0 .net "vpu_re", 0 0, L_0x600003940d20;  alias, 1 drivers
v0x600002018090_0 .net "vpu_ready", 0 0, L_0x600002356bc0;  alias, 1 drivers
v0x600002018120_0 .net "vpu_wdata", 255 0, L_0x600003940c40;  alias, 1 drivers
v0x6000020181b0_0 .net "vpu_we", 0 0, L_0x600003940cb0;  alias, 1 drivers
v0x600002018240_0 .net "word_dma", 7 0, L_0x600002356a80;  1 drivers
v0x6000020182d0_0 .net "word_mxu_a", 7 0, L_0x6000023568a0;  1 drivers
v0x600002018360_0 .net "word_mxu_o", 7 0, L_0x600002356940;  1 drivers
v0x6000020183f0_0 .net "word_mxu_w", 7 0, L_0x600002356800;  1 drivers
v0x600002018480_0 .net "word_vpu", 7 0, L_0x6000023569e0;  1 drivers
E_0x600000739700/0 .event anyedge, v0x600002066760_0, v0x600002064f30_0, v0x600002065440_0, v0x600002065950_0;
E_0x600000739700/1 .event anyedge, v0x600002065e60_0, v0x6000020665b0_0, v0x6000020669a0_0, v0x600002066490_0;
E_0x600000739700 .event/or E_0x600000739700/0, E_0x600000739700/1;
E_0x600000739780/0 .event anyedge, v0x600002067c30_0, v0x600002067b10_0, v0x600002067ba0_0, v0x600002067cc0_0;
E_0x600000739780/1 .event anyedge, v0x600002067a80_0, v0x600002067180_0, v0x6000020183f0_0, v0x600002067060_0;
E_0x600000739780/2 .event anyedge, v0x6000020182d0_0, v0x6000020670f0_0, v0x600002018360_0, v0x600002067690_0;
E_0x600000739780/3 .event anyedge, v0x600002067210_0, v0x600002018480_0, v0x600002018120_0, v0x6000020181b0_0;
E_0x600000739780/4 .event anyedge, v0x600002018000_0, v0x600002066fd0_0, v0x600002018240_0, v0x6000020790e0_0;
E_0x600000739780/5 .event anyedge, v0x600002079200_0, v0x600002078f30_0;
E_0x600000739780 .event/or E_0x600000739780/0, E_0x600000739780/1, E_0x600000739780/2, E_0x600000739780/3, E_0x600000739780/4, E_0x600000739780/5;
E_0x6000007397c0/0 .event anyedge, v0x600002067960_0, v0x6000020666d0_0, v0x600002067450_0, v0x600002066520_0;
E_0x6000007397c0/1 .event anyedge, v0x600002067720_0, v0x600002066640_0, v0x6000020181b0_0, v0x600002018000_0;
E_0x6000007397c0/2 .event anyedge, v0x600002066910_0, v0x600002079200_0, v0x600002078f30_0, v0x600002066400_0;
E_0x6000007397c0 .event/or E_0x6000007397c0/0, E_0x6000007397c0/1, E_0x6000007397c0/2;
L_0x600002355fe0 .part v0x600002066ac0_0, 0, 1;
L_0x600002356080 .part v0x600002066880_0, 0, 1;
L_0x600002356120 .part v0x600002066ac0_0, 1, 1;
L_0x6000023561c0 .part v0x600002066880_0, 1, 1;
L_0x600002356260 .part v0x600002066ac0_0, 2, 1;
L_0x600002356300 .part v0x600002066880_0, 2, 1;
L_0x6000023563a0 .part v0x600002066ac0_0, 3, 1;
L_0x600002356440 .part v0x600002066880_0, 3, 1;
L_0x6000023564e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002353700 (v0x6000020660a0_0) S_0x150f9a510;
L_0x600002356580 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002353980 (v0x6000020660a0_0) S_0x150f9a510;
L_0x600002356620 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, L_0x600002353c00 (v0x6000020660a0_0) S_0x150f9a510;
L_0x6000023566c0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002019710_0 (v0x6000020660a0_0) S_0x150f9a510;
L_0x600002356760 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_bank, 2, v0x600002078e10_0 (v0x6000020660a0_0) S_0x150f9a510;
L_0x600002356800 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002353700 (v0x6000020661c0_0) S_0x150f9a680;
L_0x6000023568a0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002353980 (v0x6000020661c0_0) S_0x150f9a680;
L_0x600002356940 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, L_0x600002353c00 (v0x6000020661c0_0) S_0x150f9a680;
L_0x6000023569e0 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002019710_0 (v0x6000020661c0_0) S_0x150f9a680;
L_0x600002356a80 .ufunc/vec4 TD_tb_e2e_gemm_random.dut.sram_inst.get_word, 8, v0x600002078e10_0 (v0x6000020661c0_0) S_0x150f9a680;
L_0x600002356b20 .part/v v0x600002067180_0, L_0x6000023564e0, 1;
L_0x600002356c60 .part/v v0x600002067060_0, L_0x600002356580, 1;
L_0x600002356d00 .part/v v0x6000020670f0_0, L_0x600002356620, 1;
L_0x600002356bc0 .part/v v0x600002067210_0, L_0x6000023566c0, 1;
L_0x600002356da0 .part/v v0x600002066fd0_0, L_0x600002356760, 1;
S_0x150f69cd0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x150f68bb0;
 .timescale 0 0;
P_0x600000739800 .param/l "i" 1 9 184, +C4<00>;
S_0x150f69e40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150f69cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003c45e80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003c45ec0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002066370_0 .array/port v0x600002066370, 0;
v0x600002064cf0_0 .net "addr", 7 0, v0x600002066370_0;  1 drivers
v0x600002064d80_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002064e10_0 .var/i "i", 31 0;
v0x600002064ea0 .array "mem", 255 0, 255 0;
v0x600002064f30_0 .var "rdata", 255 0;
v0x600002064fc0_0 .net "re", 0 0, L_0x600002356080;  1 drivers
v0x600002066a30_0 .array/port v0x600002066a30, 0;
v0x600002065050_0 .net "wdata", 255 0, v0x600002066a30_0;  1 drivers
v0x6000020650e0_0 .net "we", 0 0, L_0x600002355fe0;  1 drivers
E_0x600000739900 .event posedge, v0x600002078090_0;
S_0x150f9fec0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x150f68bb0;
 .timescale 0 0;
P_0x600000739980 .param/l "i" 1 9 184, +C4<01>;
S_0x150fa0030 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150f9fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003c46a00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003c46a40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002066370_1 .array/port v0x600002066370, 1;
v0x600002065200_0 .net "addr", 7 0, v0x600002066370_1;  1 drivers
v0x600002065290_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002065320_0 .var/i "i", 31 0;
v0x6000020653b0 .array "mem", 255 0, 255 0;
v0x600002065440_0 .var "rdata", 255 0;
v0x6000020654d0_0 .net "re", 0 0, L_0x6000023561c0;  1 drivers
v0x600002066a30_1 .array/port v0x600002066a30, 1;
v0x600002065560_0 .net "wdata", 255 0, v0x600002066a30_1;  1 drivers
v0x6000020655f0_0 .net "we", 0 0, L_0x600002356120;  1 drivers
S_0x150fa01a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x150f68bb0;
 .timescale 0 0;
P_0x600000739ac0 .param/l "i" 1 9 184, +C4<010>;
S_0x150f9a0c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150fa01a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003c46a80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003c46ac0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002066370_2 .array/port v0x600002066370, 2;
v0x600002065710_0 .net "addr", 7 0, v0x600002066370_2;  1 drivers
v0x6000020657a0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002065830_0 .var/i "i", 31 0;
v0x6000020658c0 .array "mem", 255 0, 255 0;
v0x600002065950_0 .var "rdata", 255 0;
v0x6000020659e0_0 .net "re", 0 0, L_0x600002356300;  1 drivers
v0x600002066a30_2 .array/port v0x600002066a30, 2;
v0x600002065a70_0 .net "wdata", 255 0, v0x600002066a30_2;  1 drivers
v0x600002065b00_0 .net "we", 0 0, L_0x600002356260;  1 drivers
S_0x150f9a230 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x150f68bb0;
 .timescale 0 0;
P_0x600000739c00 .param/l "i" 1 9 184, +C4<011>;
S_0x150f9a3a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x150f9a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003c46b00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003c46b40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002066370_3 .array/port v0x600002066370, 3;
v0x600002065c20_0 .net "addr", 7 0, v0x600002066370_3;  1 drivers
v0x600002065cb0_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002065d40_0 .var/i "i", 31 0;
v0x600002065dd0 .array "mem", 255 0, 255 0;
v0x600002065e60_0 .var "rdata", 255 0;
v0x600002065ef0_0 .net "re", 0 0, L_0x600002356440;  1 drivers
v0x600002066a30_3 .array/port v0x600002066a30, 3;
v0x600002065f80_0 .net "wdata", 255 0, v0x600002066a30_3;  1 drivers
v0x600002066010_0 .net "we", 0 0, L_0x6000023563a0;  1 drivers
S_0x150f9a510 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x150f68bb0;
 .timescale 0 0;
v0x6000020660a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x150f9a510
TD_tb_e2e_gemm_random.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000020660a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000020660a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x150f9a680 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x150f68bb0;
 .timescale 0 0;
v0x6000020661c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x150f9a680
TD_tb_e2e_gemm_random.dut.sram_inst.get_word ;
    %load/vec4 v0x6000020661c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x150f9a9f0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x150f6ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15180f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15180f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15180f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x15180f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15180f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x15180f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x15180f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x15180f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x15180f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x15180f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x15180f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x15180f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x15180f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x15180f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x15180f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x15180f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x15180f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x15180f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x15180f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x15180f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x15180f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x15180f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x15180f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x15180f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x15180fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x15180fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x15180fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x15180fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x15180fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003940a80 .functor BUFZ 256, L_0x6000023557c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003940af0 .functor BUFZ 256, L_0x600002355900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003940b60 .functor BUFZ 1, v0x600002018ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003940c40 .functor BUFZ 256, v0x600002019a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003940cb0 .functor BUFZ 1, v0x600002019b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003940d20 .functor BUFZ 1, v0x6000020198c0_0, C4<0>, C4<0>, C4<0>;
v0x600002018510_0 .net *"_ivl_48", 255 0, L_0x6000023557c0;  1 drivers
v0x6000020185a0_0 .net *"_ivl_50", 6 0, L_0x600002355860;  1 drivers
L_0x15809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002018630_0 .net *"_ivl_53", 1 0, L_0x15809a848;  1 drivers
v0x6000020186c0_0 .net *"_ivl_56", 255 0, L_0x600002355900;  1 drivers
v0x600002018750_0 .net *"_ivl_58", 6 0, L_0x6000023559a0;  1 drivers
L_0x15809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020187e0_0 .net *"_ivl_61", 1 0, L_0x15809a890;  1 drivers
L_0x15809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002018870_0 .net/2u *"_ivl_64", 2 0, L_0x15809a8d8;  1 drivers
v0x600002018900_0 .var "addr_reg", 19 0;
v0x600002018990_0 .var "alu_result", 255 0;
v0x600002018a20_0 .net "clk", 0 0, v0x60000201f720_0;  alias, 1 drivers
v0x600002018ab0_0 .net "cmd", 127 0, v0x60000207c240_0;  alias, 1 drivers
v0x600002018b40_0 .net "cmd_done", 0 0, L_0x600003940b60;  alias, 1 drivers
v0x600002018bd0_0 .net "cmd_ready", 0 0, L_0x600002355a40;  alias, 1 drivers
v0x600002018c60_0 .var "cmd_reg", 127 0;
v0x600002018cf0_0 .net "cmd_valid", 0 0, L_0x60000394d500;  alias, 1 drivers
v0x600002018d80_0 .net "count", 15 0, L_0x600002355720;  1 drivers
v0x600002018e10_0 .var "count_reg", 15 0;
v0x600002018ea0_0 .var "done_reg", 0 0;
v0x600002018f30_0 .var "elem_count", 15 0;
v0x600002018fc0_0 .net "imm", 15 0, L_0x6000023555e0;  1 drivers
v0x600002019050_0 .var "imm_reg", 15 0;
v0x6000020190e0_0 .var/i "lane", 31 0;
v0x600002019170 .array "lane_a", 15 0;
v0x600002019170_0 .net v0x600002019170 0, 15 0, L_0x600002353f20; 1 drivers
v0x600002019170_1 .net v0x600002019170 1, 15 0, L_0x600002354000; 1 drivers
v0x600002019170_2 .net v0x600002019170 2, 15 0, L_0x600002354140; 1 drivers
v0x600002019170_3 .net v0x600002019170 3, 15 0, L_0x600002354280; 1 drivers
v0x600002019170_4 .net v0x600002019170 4, 15 0, L_0x6000023543c0; 1 drivers
v0x600002019170_5 .net v0x600002019170 5, 15 0, L_0x600002354500; 1 drivers
v0x600002019170_6 .net v0x600002019170 6, 15 0, L_0x600002354640; 1 drivers
v0x600002019170_7 .net v0x600002019170 7, 15 0, L_0x600002354780; 1 drivers
v0x600002019170_8 .net v0x600002019170 8, 15 0, L_0x6000023548c0; 1 drivers
v0x600002019170_9 .net v0x600002019170 9, 15 0, L_0x600002354a00; 1 drivers
v0x600002019170_10 .net v0x600002019170 10, 15 0, L_0x600002354be0; 1 drivers
v0x600002019170_11 .net v0x600002019170 11, 15 0, L_0x600002354c80; 1 drivers
v0x600002019170_12 .net v0x600002019170 12, 15 0, L_0x600002354dc0; 1 drivers
v0x600002019170_13 .net v0x600002019170 13, 15 0, L_0x600002354f00; 1 drivers
v0x600002019170_14 .net v0x600002019170 14, 15 0, L_0x600002355040; 1 drivers
v0x600002019170_15 .net v0x600002019170 15, 15 0, L_0x600002355180; 1 drivers
v0x600002019200 .array "lane_b", 15 0;
v0x600002019200_0 .net v0x600002019200 0, 15 0, L_0x600002358640; 1 drivers
v0x600002019200_1 .net v0x600002019200 1, 15 0, L_0x6000023540a0; 1 drivers
v0x600002019200_2 .net v0x600002019200 2, 15 0, L_0x6000023541e0; 1 drivers
v0x600002019200_3 .net v0x600002019200 3, 15 0, L_0x600002354320; 1 drivers
v0x600002019200_4 .net v0x600002019200 4, 15 0, L_0x600002354460; 1 drivers
v0x600002019200_5 .net v0x600002019200 5, 15 0, L_0x6000023545a0; 1 drivers
v0x600002019200_6 .net v0x600002019200 6, 15 0, L_0x6000023546e0; 1 drivers
v0x600002019200_7 .net v0x600002019200 7, 15 0, L_0x600002354820; 1 drivers
v0x600002019200_8 .net v0x600002019200 8, 15 0, L_0x600002354960; 1 drivers
v0x600002019200_9 .net v0x600002019200 9, 15 0, L_0x600002354b40; 1 drivers
v0x600002019200_10 .net v0x600002019200 10, 15 0, L_0x600002354aa0; 1 drivers
v0x600002019200_11 .net v0x600002019200 11, 15 0, L_0x600002354d20; 1 drivers
v0x600002019200_12 .net v0x600002019200 12, 15 0, L_0x600002354e60; 1 drivers
v0x600002019200_13 .net v0x600002019200 13, 15 0, L_0x600002354fa0; 1 drivers
v0x600002019200_14 .net v0x600002019200 14, 15 0, L_0x6000023550e0; 1 drivers
v0x600002019200_15 .net v0x600002019200 15, 15 0, L_0x600002355220; 1 drivers
v0x600002019290 .array "lane_result", 15 0, 15 0;
v0x600002019320_0 .net "mem_addr", 19 0, L_0x600002355680;  1 drivers
v0x6000020193b0_0 .var "mem_addr_reg", 19 0;
v0x600002019440_0 .net "opcode", 7 0, L_0x6000023552c0;  1 drivers
v0x6000020194d0_0 .var "reduce_result", 15 0;
v0x600002019560 .array "reduce_tree", 79 0, 15 0;
v0x6000020195f0_0 .net "rst_n", 0 0, v0x600002010120_0;  alias, 1 drivers
v0x600002019680_0 .net "sram_addr", 19 0, v0x600002019710_0;  alias, 1 drivers
v0x600002019710_0 .var "sram_addr_reg", 19 0;
v0x6000020197a0_0 .net "sram_rdata", 255 0, L_0x600003941500;  alias, 1 drivers
v0x600002019830_0 .net "sram_re", 0 0, L_0x600003940d20;  alias, 1 drivers
v0x6000020198c0_0 .var "sram_re_reg", 0 0;
v0x600002019950_0 .net "sram_ready", 0 0, L_0x600002356bc0;  alias, 1 drivers
v0x6000020199e0_0 .net "sram_wdata", 255 0, L_0x600003940c40;  alias, 1 drivers
v0x600002019a70_0 .var "sram_wdata_reg", 255 0;
v0x600002019b00_0 .net "sram_we", 0 0, L_0x600003940cb0;  alias, 1 drivers
v0x600002019b90_0 .var "sram_we_reg", 0 0;
v0x600002019c20_0 .var/i "stage", 31 0;
v0x600002019cb0_0 .var "state", 2 0;
v0x600002019d40_0 .net "subop", 7 0, L_0x600002355360;  1 drivers
v0x600002019dd0_0 .var "subop_reg", 7 0;
v0x600002019e60_0 .net "vd", 4 0, L_0x600002355400;  1 drivers
v0x600002019ef0_0 .var "vd_reg", 4 0;
v0x600002019f80 .array "vrf", 31 0, 255 0;
v0x60000201a010_0 .net "vs1", 4 0, L_0x6000023554a0;  1 drivers
v0x60000201a0a0_0 .net "vs1_data", 255 0, L_0x600003940a80;  1 drivers
v0x60000201a130_0 .var "vs1_reg", 4 0;
v0x60000201a1c0_0 .net "vs2", 4 0, L_0x600002355540;  1 drivers
v0x60000201a250_0 .net "vs2_data", 255 0, L_0x600003940af0;  1 drivers
v0x60000201a2e0_0 .var "vs2_reg", 4 0;
E_0x60000073a500/0 .event anyedge, v0x600002019170_0, v0x600002019170_1, v0x600002019170_2, v0x600002019170_3;
E_0x60000073a500/1 .event anyedge, v0x600002019170_4, v0x600002019170_5, v0x600002019170_6, v0x600002019170_7;
E_0x60000073a500/2 .event anyedge, v0x600002019170_8, v0x600002019170_9, v0x600002019170_10, v0x600002019170_11;
E_0x60000073a500/3 .event anyedge, v0x600002019170_12, v0x600002019170_13, v0x600002019170_14, v0x600002019170_15;
v0x600002019560_0 .array/port v0x600002019560, 0;
v0x600002019560_1 .array/port v0x600002019560, 1;
v0x600002019560_2 .array/port v0x600002019560, 2;
E_0x60000073a500/4 .event anyedge, v0x600002019dd0_0, v0x600002019560_0, v0x600002019560_1, v0x600002019560_2;
v0x600002019560_3 .array/port v0x600002019560, 3;
v0x600002019560_4 .array/port v0x600002019560, 4;
v0x600002019560_5 .array/port v0x600002019560, 5;
v0x600002019560_6 .array/port v0x600002019560, 6;
E_0x60000073a500/5 .event anyedge, v0x600002019560_3, v0x600002019560_4, v0x600002019560_5, v0x600002019560_6;
v0x600002019560_7 .array/port v0x600002019560, 7;
v0x600002019560_8 .array/port v0x600002019560, 8;
v0x600002019560_9 .array/port v0x600002019560, 9;
v0x600002019560_10 .array/port v0x600002019560, 10;
E_0x60000073a500/6 .event anyedge, v0x600002019560_7, v0x600002019560_8, v0x600002019560_9, v0x600002019560_10;
v0x600002019560_11 .array/port v0x600002019560, 11;
v0x600002019560_12 .array/port v0x600002019560, 12;
v0x600002019560_13 .array/port v0x600002019560, 13;
v0x600002019560_14 .array/port v0x600002019560, 14;
E_0x60000073a500/7 .event anyedge, v0x600002019560_11, v0x600002019560_12, v0x600002019560_13, v0x600002019560_14;
v0x600002019560_15 .array/port v0x600002019560, 15;
v0x600002019560_16 .array/port v0x600002019560, 16;
v0x600002019560_17 .array/port v0x600002019560, 17;
v0x600002019560_18 .array/port v0x600002019560, 18;
E_0x60000073a500/8 .event anyedge, v0x600002019560_15, v0x600002019560_16, v0x600002019560_17, v0x600002019560_18;
v0x600002019560_19 .array/port v0x600002019560, 19;
v0x600002019560_20 .array/port v0x600002019560, 20;
v0x600002019560_21 .array/port v0x600002019560, 21;
v0x600002019560_22 .array/port v0x600002019560, 22;
E_0x60000073a500/9 .event anyedge, v0x600002019560_19, v0x600002019560_20, v0x600002019560_21, v0x600002019560_22;
v0x600002019560_23 .array/port v0x600002019560, 23;
v0x600002019560_24 .array/port v0x600002019560, 24;
v0x600002019560_25 .array/port v0x600002019560, 25;
v0x600002019560_26 .array/port v0x600002019560, 26;
E_0x60000073a500/10 .event anyedge, v0x600002019560_23, v0x600002019560_24, v0x600002019560_25, v0x600002019560_26;
v0x600002019560_27 .array/port v0x600002019560, 27;
v0x600002019560_28 .array/port v0x600002019560, 28;
v0x600002019560_29 .array/port v0x600002019560, 29;
v0x600002019560_30 .array/port v0x600002019560, 30;
E_0x60000073a500/11 .event anyedge, v0x600002019560_27, v0x600002019560_28, v0x600002019560_29, v0x600002019560_30;
v0x600002019560_31 .array/port v0x600002019560, 31;
v0x600002019560_32 .array/port v0x600002019560, 32;
v0x600002019560_33 .array/port v0x600002019560, 33;
v0x600002019560_34 .array/port v0x600002019560, 34;
E_0x60000073a500/12 .event anyedge, v0x600002019560_31, v0x600002019560_32, v0x600002019560_33, v0x600002019560_34;
v0x600002019560_35 .array/port v0x600002019560, 35;
v0x600002019560_36 .array/port v0x600002019560, 36;
v0x600002019560_37 .array/port v0x600002019560, 37;
v0x600002019560_38 .array/port v0x600002019560, 38;
E_0x60000073a500/13 .event anyedge, v0x600002019560_35, v0x600002019560_36, v0x600002019560_37, v0x600002019560_38;
v0x600002019560_39 .array/port v0x600002019560, 39;
v0x600002019560_40 .array/port v0x600002019560, 40;
v0x600002019560_41 .array/port v0x600002019560, 41;
v0x600002019560_42 .array/port v0x600002019560, 42;
E_0x60000073a500/14 .event anyedge, v0x600002019560_39, v0x600002019560_40, v0x600002019560_41, v0x600002019560_42;
v0x600002019560_43 .array/port v0x600002019560, 43;
v0x600002019560_44 .array/port v0x600002019560, 44;
v0x600002019560_45 .array/port v0x600002019560, 45;
v0x600002019560_46 .array/port v0x600002019560, 46;
E_0x60000073a500/15 .event anyedge, v0x600002019560_43, v0x600002019560_44, v0x600002019560_45, v0x600002019560_46;
v0x600002019560_47 .array/port v0x600002019560, 47;
v0x600002019560_48 .array/port v0x600002019560, 48;
v0x600002019560_49 .array/port v0x600002019560, 49;
v0x600002019560_50 .array/port v0x600002019560, 50;
E_0x60000073a500/16 .event anyedge, v0x600002019560_47, v0x600002019560_48, v0x600002019560_49, v0x600002019560_50;
v0x600002019560_51 .array/port v0x600002019560, 51;
v0x600002019560_52 .array/port v0x600002019560, 52;
v0x600002019560_53 .array/port v0x600002019560, 53;
v0x600002019560_54 .array/port v0x600002019560, 54;
E_0x60000073a500/17 .event anyedge, v0x600002019560_51, v0x600002019560_52, v0x600002019560_53, v0x600002019560_54;
v0x600002019560_55 .array/port v0x600002019560, 55;
v0x600002019560_56 .array/port v0x600002019560, 56;
v0x600002019560_57 .array/port v0x600002019560, 57;
v0x600002019560_58 .array/port v0x600002019560, 58;
E_0x60000073a500/18 .event anyedge, v0x600002019560_55, v0x600002019560_56, v0x600002019560_57, v0x600002019560_58;
v0x600002019560_59 .array/port v0x600002019560, 59;
v0x600002019560_60 .array/port v0x600002019560, 60;
v0x600002019560_61 .array/port v0x600002019560, 61;
v0x600002019560_62 .array/port v0x600002019560, 62;
E_0x60000073a500/19 .event anyedge, v0x600002019560_59, v0x600002019560_60, v0x600002019560_61, v0x600002019560_62;
v0x600002019560_63 .array/port v0x600002019560, 63;
v0x600002019560_64 .array/port v0x600002019560, 64;
v0x600002019560_65 .array/port v0x600002019560, 65;
v0x600002019560_66 .array/port v0x600002019560, 66;
E_0x60000073a500/20 .event anyedge, v0x600002019560_63, v0x600002019560_64, v0x600002019560_65, v0x600002019560_66;
v0x600002019560_67 .array/port v0x600002019560, 67;
v0x600002019560_68 .array/port v0x600002019560, 68;
v0x600002019560_69 .array/port v0x600002019560, 69;
v0x600002019560_70 .array/port v0x600002019560, 70;
E_0x60000073a500/21 .event anyedge, v0x600002019560_67, v0x600002019560_68, v0x600002019560_69, v0x600002019560_70;
v0x600002019560_71 .array/port v0x600002019560, 71;
v0x600002019560_72 .array/port v0x600002019560, 72;
v0x600002019560_73 .array/port v0x600002019560, 73;
v0x600002019560_74 .array/port v0x600002019560, 74;
E_0x60000073a500/22 .event anyedge, v0x600002019560_71, v0x600002019560_72, v0x600002019560_73, v0x600002019560_74;
v0x600002019560_75 .array/port v0x600002019560, 75;
v0x600002019560_76 .array/port v0x600002019560, 76;
v0x600002019560_77 .array/port v0x600002019560, 77;
v0x600002019560_78 .array/port v0x600002019560, 78;
E_0x60000073a500/23 .event anyedge, v0x600002019560_75, v0x600002019560_76, v0x600002019560_77, v0x600002019560_78;
v0x600002019560_79 .array/port v0x600002019560, 79;
E_0x60000073a500/24 .event anyedge, v0x600002019560_79;
E_0x60000073a500 .event/or E_0x60000073a500/0, E_0x60000073a500/1, E_0x60000073a500/2, E_0x60000073a500/3, E_0x60000073a500/4, E_0x60000073a500/5, E_0x60000073a500/6, E_0x60000073a500/7, E_0x60000073a500/8, E_0x60000073a500/9, E_0x60000073a500/10, E_0x60000073a500/11, E_0x60000073a500/12, E_0x60000073a500/13, E_0x60000073a500/14, E_0x60000073a500/15, E_0x60000073a500/16, E_0x60000073a500/17, E_0x60000073a500/18, E_0x60000073a500/19, E_0x60000073a500/20, E_0x60000073a500/21, E_0x60000073a500/22, E_0x60000073a500/23, E_0x60000073a500/24;
L_0x600002353f20 .part L_0x600003940a80, 0, 16;
L_0x600002358640 .part L_0x600003940af0, 0, 16;
L_0x600002354000 .part L_0x600003940a80, 16, 16;
L_0x6000023540a0 .part L_0x600003940af0, 16, 16;
L_0x600002354140 .part L_0x600003940a80, 32, 16;
L_0x6000023541e0 .part L_0x600003940af0, 32, 16;
L_0x600002354280 .part L_0x600003940a80, 48, 16;
L_0x600002354320 .part L_0x600003940af0, 48, 16;
L_0x6000023543c0 .part L_0x600003940a80, 64, 16;
L_0x600002354460 .part L_0x600003940af0, 64, 16;
L_0x600002354500 .part L_0x600003940a80, 80, 16;
L_0x6000023545a0 .part L_0x600003940af0, 80, 16;
L_0x600002354640 .part L_0x600003940a80, 96, 16;
L_0x6000023546e0 .part L_0x600003940af0, 96, 16;
L_0x600002354780 .part L_0x600003940a80, 112, 16;
L_0x600002354820 .part L_0x600003940af0, 112, 16;
L_0x6000023548c0 .part L_0x600003940a80, 128, 16;
L_0x600002354960 .part L_0x600003940af0, 128, 16;
L_0x600002354a00 .part L_0x600003940a80, 144, 16;
L_0x600002354b40 .part L_0x600003940af0, 144, 16;
L_0x600002354be0 .part L_0x600003940a80, 160, 16;
L_0x600002354aa0 .part L_0x600003940af0, 160, 16;
L_0x600002354c80 .part L_0x600003940a80, 176, 16;
L_0x600002354d20 .part L_0x600003940af0, 176, 16;
L_0x600002354dc0 .part L_0x600003940a80, 192, 16;
L_0x600002354e60 .part L_0x600003940af0, 192, 16;
L_0x600002354f00 .part L_0x600003940a80, 208, 16;
L_0x600002354fa0 .part L_0x600003940af0, 208, 16;
L_0x600002355040 .part L_0x600003940a80, 224, 16;
L_0x6000023550e0 .part L_0x600003940af0, 224, 16;
L_0x600002355180 .part L_0x600003940a80, 240, 16;
L_0x600002355220 .part L_0x600003940af0, 240, 16;
L_0x6000023552c0 .part v0x60000207c240_0, 120, 8;
L_0x600002355360 .part v0x60000207c240_0, 112, 8;
L_0x600002355400 .part v0x60000207c240_0, 107, 5;
L_0x6000023554a0 .part v0x60000207c240_0, 102, 5;
L_0x600002355540 .part v0x60000207c240_0, 97, 5;
L_0x6000023555e0 .part v0x60000207c240_0, 32, 16;
L_0x600002355680 .part v0x60000207c240_0, 76, 20;
L_0x600002355720 .part v0x60000207c240_0, 48, 16;
L_0x6000023557c0 .array/port v0x600002019f80, L_0x600002355860;
L_0x600002355860 .concat [ 5 2 0 0], v0x60000201a130_0, L_0x15809a848;
L_0x600002355900 .array/port v0x600002019f80, L_0x6000023559a0;
L_0x6000023559a0 .concat [ 5 2 0 0], v0x60000201a2e0_0, L_0x15809a890;
L_0x600002355a40 .cmp/eq 3, v0x600002019cb0_0, L_0x15809a8d8;
S_0x150f9ae70 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a540 .param/l "i" 1 10 137, +C4<00>;
v0x600002019290_0 .array/port v0x600002019290, 0;
v0x600002019290_1 .array/port v0x600002019290, 1;
v0x600002019290_2 .array/port v0x600002019290, 2;
v0x600002019290_3 .array/port v0x600002019290, 3;
E_0x60000073a5c0/0 .event anyedge, v0x600002019290_0, v0x600002019290_1, v0x600002019290_2, v0x600002019290_3;
v0x600002019290_4 .array/port v0x600002019290, 4;
v0x600002019290_5 .array/port v0x600002019290, 5;
v0x600002019290_6 .array/port v0x600002019290, 6;
v0x600002019290_7 .array/port v0x600002019290, 7;
E_0x60000073a5c0/1 .event anyedge, v0x600002019290_4, v0x600002019290_5, v0x600002019290_6, v0x600002019290_7;
v0x600002019290_8 .array/port v0x600002019290, 8;
v0x600002019290_9 .array/port v0x600002019290, 9;
v0x600002019290_10 .array/port v0x600002019290, 10;
v0x600002019290_11 .array/port v0x600002019290, 11;
E_0x60000073a5c0/2 .event anyedge, v0x600002019290_8, v0x600002019290_9, v0x600002019290_10, v0x600002019290_11;
v0x600002019290_12 .array/port v0x600002019290, 12;
v0x600002019290_13 .array/port v0x600002019290, 13;
v0x600002019290_14 .array/port v0x600002019290, 14;
v0x600002019290_15 .array/port v0x600002019290, 15;
E_0x60000073a5c0/3 .event anyedge, v0x600002019290_12, v0x600002019290_13, v0x600002019290_14, v0x600002019290_15;
E_0x60000073a5c0 .event/or E_0x60000073a5c0/0, E_0x60000073a5c0/1, E_0x60000073a5c0/2, E_0x60000073a5c0/3;
E_0x60000073a600/0 .event anyedge, v0x600002019dd0_0, v0x600002019170_0, v0x600002019170_1, v0x600002019170_2;
E_0x60000073a600/1 .event anyedge, v0x600002019170_3, v0x600002019170_4, v0x600002019170_5, v0x600002019170_6;
E_0x60000073a600/2 .event anyedge, v0x600002019170_7, v0x600002019170_8, v0x600002019170_9, v0x600002019170_10;
E_0x60000073a600/3 .event anyedge, v0x600002019170_11, v0x600002019170_12, v0x600002019170_13, v0x600002019170_14;
E_0x60000073a600/4 .event anyedge, v0x600002019170_15, v0x600002019200_0, v0x600002019200_1, v0x600002019200_2;
E_0x60000073a600/5 .event anyedge, v0x600002019200_3, v0x600002019200_4, v0x600002019200_5, v0x600002019200_6;
E_0x60000073a600/6 .event anyedge, v0x600002019200_7, v0x600002019200_8, v0x600002019200_9, v0x600002019200_10;
E_0x60000073a600/7 .event anyedge, v0x600002019200_11, v0x600002019200_12, v0x600002019200_13, v0x600002019200_14;
E_0x60000073a600/8 .event anyedge, v0x600002019200_15, v0x600002019050_0;
E_0x60000073a600 .event/or E_0x60000073a600/0, E_0x60000073a600/1, E_0x60000073a600/2, E_0x60000073a600/3, E_0x60000073a600/4, E_0x60000073a600/5, E_0x60000073a600/6, E_0x60000073a600/7, E_0x60000073a600/8;
S_0x150f9afe0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a640 .param/l "i" 1 10 137, +C4<01>;
S_0x150f9b150 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a6c0 .param/l "i" 1 10 137, +C4<010>;
S_0x150f9b2c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a740 .param/l "i" 1 10 137, +C4<011>;
S_0x150f9b430 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a800 .param/l "i" 1 10 137, +C4<0100>;
S_0x150f9b5a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a880 .param/l "i" 1 10 137, +C4<0101>;
S_0x150f9b710 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a900 .param/l "i" 1 10 137, +C4<0110>;
S_0x150f9b880 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a980 .param/l "i" 1 10 137, +C4<0111>;
S_0x150f9b9f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073a7c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x150f9bb60 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073aa40 .param/l "i" 1 10 137, +C4<01001>;
S_0x150f9bcd0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073aac0 .param/l "i" 1 10 137, +C4<01010>;
S_0x150f9be40 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073ab40 .param/l "i" 1 10 137, +C4<01011>;
S_0x150f9bfb0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073abc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x150f9c120 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073ac40 .param/l "i" 1 10 137, +C4<01101>;
S_0x150f9c290 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073acc0 .param/l "i" 1 10 137, +C4<01110>;
S_0x150f9c400 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x150f9a9f0;
 .timescale 0 0;
P_0x60000073ad40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x150f6a830;
T_2 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000207bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000207b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000207ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000207ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000207ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x60000207c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000207bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000207bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000207bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x60000207a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000207b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000207b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000207b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x60000207b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000207b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000207ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000207ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x60000207c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000207c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000207bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000207bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x60000207ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000207aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000207b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000207b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150f6a830;
T_3 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000207bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000207b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000207af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000207b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000207c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000207a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207a760_0, 0;
    %fork t_1, S_0x150f6a3f0;
    %jmp t_0;
    .scope S_0x150f6a3f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002079440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002079440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002079440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002079440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207b330, 0, 4;
    %load/vec4 v0x600002079440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002079440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x150f6a830;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000207b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000207b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207b840_0, 0;
T_3.4 ;
    %load/vec4 v0x60000207c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000207c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207c480_0, 0;
T_3.7 ;
    %load/vec4 v0x60000207ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000207aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207b0f0_0, 0;
    %load/vec4 v0x60000207bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000207bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000207bcc0_0;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000207b960_0;
    %assign/vec4 v0x60000207af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000207b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000207afd0_0;
    %assign/vec4 v0x60000207b210_0, 0;
    %load/vec4 v0x60000207afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000207a6d0_0, 0;
    %load/vec4 v0x60000207afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000207a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000207a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207b450, 0, 4;
    %load/vec4 v0x60000207b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207b330, 0, 4;
    %load/vec4 v0x60000207b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000207b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000207b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207b330, 0, 4;
    %load/vec4 v0x60000207b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000207b450, 4;
    %assign/vec4 v0x60000207b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000207b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000207a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000207a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000207a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000207b210_0;
    %assign/vec4 v0x60000207b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207b840_0, 0;
    %load/vec4 v0x60000207b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000207b210_0;
    %assign/vec4 v0x60000207c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207c480_0, 0;
    %load/vec4 v0x60000207c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000207b210_0;
    %assign/vec4 v0x60000207a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000207ab50_0, 0;
    %load/vec4 v0x60000207aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000207a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000207b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000207c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000207a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000207a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000207be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207c090_0, 0;
    %load/vec4 v0x60000207b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000207bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000207bcc0_0;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000207bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000207ad90_0, 0;
    %load/vec4 v0x60000207bcc0_0;
    %assign/vec4 v0x60000207b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000207b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000207bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150f736c0;
T_4 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002064750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020647e0, 4;
    %assign/vec4 v0x60000207c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x150f6ea20;
T_5 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000207cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000207cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ca20, 0, 4;
    %load/vec4 v0x60000207cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002064750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020647e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000207cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000207cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207ca20, 4;
    %ix/getv/s 3, v0x60000207cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ca20, 0, 4;
    %load/vec4 v0x60000207cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000207ca20, 4;
    %assign/vec4 v0x60000207cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150f1c660;
T_6 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000207cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000207cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ccf0, 0, 4;
    %load/vec4 v0x60000207cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002064750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020647e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000207cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000207cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207ccf0, 4;
    %ix/getv/s 3, v0x60000207cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207ccf0, 0, 4;
    %load/vec4 v0x60000207cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000207ccf0, 4;
    %assign/vec4 v0x60000207ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x150f20190;
T_7 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000207d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000207d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207cfc0, 0, 4;
    %load/vec4 v0x60000207d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002064750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020647e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000207d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000207d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207cfc0, 4;
    %ix/getv/s 3, v0x60000207d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207cfc0, 0, 4;
    %load/vec4 v0x60000207d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000207cfc0, 4;
    %assign/vec4 v0x60000207d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x150f0b510;
T_8 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000207db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000207db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000207d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000207dcb0_0;
    %assign/vec4 v0x60000207dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x60000207d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000207d560_0;
    %assign/vec4 v0x60000207d680_0, 0;
    %load/vec4 v0x60000207d680_0;
    %assign/vec4 v0x60000207d5f0_0, 0;
    %load/vec4 v0x60000207d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000207d9e0_0;
    %assign/vec4 v0x60000207db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000207da70_0;
    %load/vec4 v0x60000207d9e0_0;
    %add;
    %assign/vec4 v0x60000207db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150f196b0;
T_9 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000207f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000207eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000207f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000207ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000207f210_0;
    %assign/vec4 v0x60000207f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000207ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000207eac0_0;
    %assign/vec4 v0x60000207ebe0_0, 0;
    %load/vec4 v0x60000207ebe0_0;
    %assign/vec4 v0x60000207eb50_0, 0;
    %load/vec4 v0x60000207ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000207ef40_0;
    %assign/vec4 v0x60000207f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000207efd0_0;
    %load/vec4 v0x60000207ef40_0;
    %add;
    %assign/vec4 v0x60000207f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x150f1bb10;
T_10 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020706c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002070870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020701b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002070120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002070630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000020703f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000020707e0_0;
    %assign/vec4 v0x600002070870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002070360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002070090_0;
    %assign/vec4 v0x6000020701b0_0, 0;
    %load/vec4 v0x6000020701b0_0;
    %assign/vec4 v0x600002070120_0, 0;
    %load/vec4 v0x600002070240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002070510_0;
    %assign/vec4 v0x600002070630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000020705a0_0;
    %load/vec4 v0x600002070510_0;
    %add;
    %assign/vec4 v0x600002070630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x150f0f9b0;
T_11 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002071c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002071dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002071710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002071680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002071b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002071950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002071d40_0;
    %assign/vec4 v0x600002071dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000020718c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000020715f0_0;
    %assign/vec4 v0x600002071710_0, 0;
    %load/vec4 v0x600002071710_0;
    %assign/vec4 v0x600002071680_0, 0;
    %load/vec4 v0x6000020717a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002071a70_0;
    %assign/vec4 v0x600002071b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002071b00_0;
    %load/vec4 v0x600002071a70_0;
    %add;
    %assign/vec4 v0x600002071b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x150f15a00;
T_12 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002073180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002073330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002072c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002072be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020730f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002072eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000020732a0_0;
    %assign/vec4 v0x600002073330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002072e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002072b50_0;
    %assign/vec4 v0x600002072c70_0, 0;
    %load/vec4 v0x600002072c70_0;
    %assign/vec4 v0x600002072be0_0, 0;
    %load/vec4 v0x600002072d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002072fd0_0;
    %assign/vec4 v0x6000020730f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002073060_0;
    %load/vec4 v0x600002072fd0_0;
    %add;
    %assign/vec4 v0x6000020730f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x150f96d40;
T_13 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002074750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002074900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002074240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020741b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020746c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002074480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002074870_0;
    %assign/vec4 v0x600002074900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000020743f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002074120_0;
    %assign/vec4 v0x600002074240_0, 0;
    %load/vec4 v0x600002074240_0;
    %assign/vec4 v0x6000020741b0_0, 0;
    %load/vec4 v0x6000020742d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000020745a0_0;
    %assign/vec4 v0x6000020746c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002074630_0;
    %load/vec4 v0x6000020745a0_0;
    %add;
    %assign/vec4 v0x6000020746c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x150f91380;
T_14 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002075cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002075e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020757a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002075710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002075c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000020759e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002075dd0_0;
    %assign/vec4 v0x600002075e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002075950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002075680_0;
    %assign/vec4 v0x6000020757a0_0, 0;
    %load/vec4 v0x6000020757a0_0;
    %assign/vec4 v0x600002075710_0, 0;
    %load/vec4 v0x600002075830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002075b00_0;
    %assign/vec4 v0x600002075c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002075b90_0;
    %load/vec4 v0x600002075b00_0;
    %add;
    %assign/vec4 v0x600002075c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x150f8ed30;
T_15 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002077210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020773c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002076d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002076c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002077180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002076f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002077330_0;
    %assign/vec4 v0x6000020773c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002076eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002076be0_0;
    %assign/vec4 v0x600002076d00_0, 0;
    %load/vec4 v0x600002076d00_0;
    %assign/vec4 v0x600002076c70_0, 0;
    %load/vec4 v0x600002076d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002077060_0;
    %assign/vec4 v0x600002077180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000020770f0_0;
    %load/vec4 v0x600002077060_0;
    %add;
    %assign/vec4 v0x600002077180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x150f8c850;
T_16 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020687e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002068990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020682d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002068240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002068750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002068510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002068900_0;
    %assign/vec4 v0x600002068990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002068480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000020681b0_0;
    %assign/vec4 v0x6000020682d0_0, 0;
    %load/vec4 v0x6000020682d0_0;
    %assign/vec4 v0x600002068240_0, 0;
    %load/vec4 v0x600002068360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002068630_0;
    %assign/vec4 v0x600002068750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000020686c0_0;
    %load/vec4 v0x600002068630_0;
    %add;
    %assign/vec4 v0x600002068750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x150f8a200;
T_17 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002069d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002069ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002069830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020697a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002069cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002069a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002069e60_0;
    %assign/vec4 v0x600002069ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000020699e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002069710_0;
    %assign/vec4 v0x600002069830_0, 0;
    %load/vec4 v0x600002069830_0;
    %assign/vec4 v0x6000020697a0_0, 0;
    %load/vec4 v0x6000020698c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002069b90_0;
    %assign/vec4 v0x600002069cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002069c20_0;
    %load/vec4 v0x600002069b90_0;
    %add;
    %assign/vec4 v0x600002069cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x150f87bb0;
T_18 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000206b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000206b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000206afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000206b3c0_0;
    %assign/vec4 v0x60000206b450_0, 0;
T_18.2 ;
    %load/vec4 v0x60000206af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000206ac70_0;
    %assign/vec4 v0x60000206ad90_0, 0;
    %load/vec4 v0x60000206ad90_0;
    %assign/vec4 v0x60000206ad00_0, 0;
    %load/vec4 v0x60000206ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000206b0f0_0;
    %assign/vec4 v0x60000206b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000206b180_0;
    %load/vec4 v0x60000206b0f0_0;
    %add;
    %assign/vec4 v0x60000206b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x150f85560;
T_19 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000206c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000206c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000206c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000206c990_0;
    %assign/vec4 v0x60000206ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x60000206c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000206c240_0;
    %assign/vec4 v0x60000206c360_0, 0;
    %load/vec4 v0x60000206c360_0;
    %assign/vec4 v0x60000206c2d0_0, 0;
    %load/vec4 v0x60000206c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000206c6c0_0;
    %assign/vec4 v0x60000206c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000206c750_0;
    %load/vec4 v0x60000206c6c0_0;
    %add;
    %assign/vec4 v0x60000206c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x150f80750;
T_20 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000206ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000206dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000206db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000206def0_0;
    %assign/vec4 v0x60000206df80_0, 0;
T_20.2 ;
    %load/vec4 v0x60000206da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000206d7a0_0;
    %assign/vec4 v0x60000206d8c0_0, 0;
    %load/vec4 v0x60000206d8c0_0;
    %assign/vec4 v0x60000206d830_0, 0;
    %load/vec4 v0x60000206d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000206dc20_0;
    %assign/vec4 v0x60000206dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000206dcb0_0;
    %load/vec4 v0x60000206dc20_0;
    %add;
    %assign/vec4 v0x60000206dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x150f7e100;
T_21 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000206f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000206ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000206f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000206f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000206f450_0;
    %assign/vec4 v0x60000206f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x60000206efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000206ed00_0;
    %assign/vec4 v0x60000206ee20_0, 0;
    %load/vec4 v0x60000206ee20_0;
    %assign/vec4 v0x60000206ed90_0, 0;
    %load/vec4 v0x60000206eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000206f180_0;
    %assign/vec4 v0x60000206f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000206f210_0;
    %load/vec4 v0x60000206f180_0;
    %add;
    %assign/vec4 v0x60000206f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x150f7bab0;
T_22 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002060900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002060ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020603f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002060360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002060870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002060630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002060a20_0;
    %assign/vec4 v0x600002060ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000020605a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000020602d0_0;
    %assign/vec4 v0x6000020603f0_0, 0;
    %load/vec4 v0x6000020603f0_0;
    %assign/vec4 v0x600002060360_0, 0;
    %load/vec4 v0x600002060480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002060750_0;
    %assign/vec4 v0x600002060870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000020607e0_0;
    %load/vec4 v0x600002060750_0;
    %add;
    %assign/vec4 v0x600002060870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x150f747c0;
T_23 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002061e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002062010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002061950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020618c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002061dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002061b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002061f80_0;
    %assign/vec4 v0x600002062010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002061b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002061830_0;
    %assign/vec4 v0x600002061950_0, 0;
    %load/vec4 v0x600002061950_0;
    %assign/vec4 v0x6000020618c0_0, 0;
    %load/vec4 v0x6000020619e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002061cb0_0;
    %assign/vec4 v0x600002061dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002061d40_0;
    %load/vec4 v0x600002061cb0_0;
    %add;
    %assign/vec4 v0x600002061dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x150f86940;
T_24 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000207c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000207c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c510, 0, 4;
    %load/vec4 v0x60000207c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002064360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020643f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000207c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000207c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207c510, 4;
    %ix/getv/s 3, v0x60000207c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c510, 0, 4;
    %load/vec4 v0x60000207c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x150f81ca0;
T_25 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000207c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000207c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c630, 0, 4;
    %load/vec4 v0x60000207c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002064360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020643f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000207c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000207c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207c630, 4;
    %ix/getv/s 3, v0x60000207c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c630, 0, 4;
    %load/vec4 v0x60000207c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x150f7d000;
T_26 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000207c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000207c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000207c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c750, 0, 4;
    %load/vec4 v0x60000207c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002064360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020643f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000207c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000207c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000207c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000207c750, 4;
    %ix/getv/s 3, v0x60000207c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000207c750, 0, 4;
    %load/vec4 v0x60000207c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000207c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x150f90280;
T_27 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020646c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002064990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002064090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002064a20_0;
    %assign/vec4 v0x600002064990_0, 0;
    %load/vec4 v0x600002064120_0;
    %assign/vec4 v0x600002064090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x150f90280;
T_28 ;
    %wait E_0x6000007073c0;
    %load/vec4 v0x600002064990_0;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %load/vec4 v0x600002064090_0;
    %store/vec4 v0x600002064120_0, 0, 16;
    %load/vec4 v0x600002064990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002064900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002064bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002064bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002064090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
    %load/vec4 v0x600002063e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002064090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002064090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
    %load/vec4 v0x6000020642d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002064090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002064120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002064a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x150f9ae70;
T_29 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x150f9ae70;
T_30 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x150f9afe0;
T_31 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x150f9afe0;
T_32 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x150f9b150;
T_33 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x150f9b150;
T_34 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x150f9b2c0;
T_35 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x150f9b2c0;
T_36 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x150f9b430;
T_37 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x150f9b430;
T_38 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x150f9b5a0;
T_39 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x150f9b5a0;
T_40 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x150f9b710;
T_41 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x150f9b710;
T_42 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x150f9b880;
T_43 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x150f9b880;
T_44 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x150f9b9f0;
T_45 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x150f9b9f0;
T_46 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x150f9bb60;
T_47 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x150f9bb60;
T_48 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x150f9bcd0;
T_49 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x150f9bcd0;
T_50 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x150f9be40;
T_51 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x150f9be40;
T_52 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x150f9bfb0;
T_53 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x150f9bfb0;
T_54 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x150f9c120;
T_55 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x150f9c120;
T_56 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x150f9c290;
T_57 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x150f9c290;
T_58 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x150f9c400;
T_59 ;
    %wait E_0x60000073a600;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002019050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002019290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x150f9c400;
T_60 ;
    %wait E_0x60000073a5c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002018990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x150f9a9f0;
T_61 ;
    %wait E_0x60000073a500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020190e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000020190e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000020190e0_0;
    %load/vec4a v0x600002019170, 4;
    %ix/getv/s 4, v0x6000020190e0_0;
    %store/vec4a v0x600002019560, 4, 0;
    %load/vec4 v0x6000020190e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020190e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002019c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002019c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020190e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000020190e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002019c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %load/vec4 v0x600002019c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002019560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %add;
    %load/vec4 v0x600002019c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002019560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002019c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002019560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002019c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002019560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002019c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020190e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002019560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000020190e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020190e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002019c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002019c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002019560, 4;
    %store/vec4 v0x6000020194d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x150f9a9f0;
T_62 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x6000020195f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002018c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002018f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002018900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002019b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020198c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002018ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002019dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002019ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000201a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000201a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002019050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000020193b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002018e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002019b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020198c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002018ea0_0, 0;
    %load/vec4 v0x600002019cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002018cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002018ab0_0;
    %assign/vec4 v0x600002018c60_0, 0;
    %load/vec4 v0x600002019d40_0;
    %assign/vec4 v0x600002019dd0_0, 0;
    %load/vec4 v0x600002019e60_0;
    %assign/vec4 v0x600002019ef0_0, 0;
    %load/vec4 v0x60000201a010_0;
    %assign/vec4 v0x60000201a130_0, 0;
    %load/vec4 v0x60000201a1c0_0;
    %assign/vec4 v0x60000201a2e0_0, 0;
    %load/vec4 v0x600002018fc0_0;
    %assign/vec4 v0x600002019050_0, 0;
    %load/vec4 v0x600002019320_0;
    %assign/vec4 v0x6000020193b0_0, 0;
    %load/vec4 v0x600002018d80_0;
    %assign/vec4 v0x600002018e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002018e10_0;
    %assign/vec4 v0x600002018f30_0, 0;
    %load/vec4 v0x6000020193b0_0;
    %assign/vec4 v0x600002018900_0, 0;
    %load/vec4 v0x600002019dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020198c0_0, 0;
    %load/vec4 v0x6000020193b0_0;
    %assign/vec4 v0x600002019710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002019b90_0, 0;
    %load/vec4 v0x6000020193b0_0;
    %assign/vec4 v0x600002019710_0, 0;
    %load/vec4 v0x60000201a0a0_0;
    %assign/vec4 v0x600002019a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002018990_0;
    %load/vec4 v0x600002019ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002019f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002019950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002019dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000020197a0_0;
    %load/vec4 v0x600002019ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002019f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000020194d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002019ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002019f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002018ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002019cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x150f94ad0;
T_63 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x600002078cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002078b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020783f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000020787e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002078630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000020786c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002078900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002078990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002078480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002078e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002079170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002079290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002078fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002047450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002047060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002047570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002047180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002047cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020406c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002078510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002079290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002078fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002078510_0, 0;
    %load/vec4 v0x600002079320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000020782d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000020793b0_0;
    %assign/vec4 v0x600002078b40_0, 0;
    %load/vec4 v0x6000020785a0_0;
    %assign/vec4 v0x600002078630_0, 0;
    %load/vec4 v0x600002078870_0;
    %assign/vec4 v0x600002078900_0, 0;
    %load/vec4 v0x600002078000_0;
    %assign/vec4 v0x600002078c60_0, 0;
    %load/vec4 v0x600002040630_0;
    %assign/vec4 v0x6000020783f0_0, 0;
    %load/vec4 v0x600002078750_0;
    %assign/vec4 v0x6000020787e0_0, 0;
    %load/vec4 v0x600002078a20_0;
    %assign/vec4 v0x600002078ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002078630_0;
    %assign/vec4 v0x6000020786c0_0, 0;
    %load/vec4 v0x600002078900_0;
    %assign/vec4 v0x600002078990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078360_0, 0;
    %load/vec4 v0x600002078b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000020786c0_0;
    %assign/vec4 v0x600002047060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002047180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002047330_0, 0;
    %load/vec4 v0x600002047210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002047330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002047b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002047ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002047b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002047960_0;
    %assign/vec4 v0x600002078480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002078990_0;
    %assign/vec4 v0x600002078e10_0, 0;
    %load/vec4 v0x600002078480_0;
    %assign/vec4 v0x600002079170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002079290_0, 0;
    %load/vec4 v0x600002079050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002078990_0;
    %assign/vec4 v0x600002078e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002078fc0_0, 0;
    %load/vec4 v0x600002079050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002078ea0_0;
    %assign/vec4 v0x600002078480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000020786c0_0;
    %assign/vec4 v0x600002047450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002047570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002047720_0, 0;
    %load/vec4 v0x600002047600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002047720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002078480_0;
    %assign/vec4 v0x600002047cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002047de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020406c0_0, 0;
    %load/vec4 v0x600002047e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000020406c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020406c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002047de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000020478d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002078360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002078360_0, 0;
    %load/vec4 v0x6000020786c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000020786c0_0, 0;
    %load/vec4 v0x600002078990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002078990_0, 0;
    %load/vec4 v0x6000020783f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002078360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002078b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002078bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002078bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002078360_0, 0;
    %load/vec4 v0x600002078c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002078bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002078630_0;
    %load/vec4 v0x600002078bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000020787e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000020786c0_0, 0;
    %load/vec4 v0x600002078900_0;
    %load/vec4 v0x600002078bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002078ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002078990_0, 0;
    %load/vec4 v0x600002078b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002078510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002079320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x150f69e40;
T_64 ;
    %wait E_0x600000739900;
    %load/vec4 v0x6000020650e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002065050_0;
    %load/vec4 v0x600002064cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002064ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002064fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002064cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002064ea0, 4;
    %assign/vec4 v0x600002064f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x150f69e40;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002064e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002064e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002064e10_0;
    %store/vec4a v0x600002064ea0, 4, 0;
    %load/vec4 v0x600002064e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002064e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x150fa0030;
T_66 ;
    %wait E_0x600000739900;
    %load/vec4 v0x6000020655f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002065560_0;
    %load/vec4 v0x600002065200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020653b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000020654d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002065200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000020653b0, 4;
    %assign/vec4 v0x600002065440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x150fa0030;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002065320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002065320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002065320_0;
    %store/vec4a v0x6000020653b0, 4, 0;
    %load/vec4 v0x600002065320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002065320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x150f9a0c0;
T_68 ;
    %wait E_0x600000739900;
    %load/vec4 v0x600002065b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002065a70_0;
    %load/vec4 v0x600002065710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020658c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000020659e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002065710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000020658c0, 4;
    %assign/vec4 v0x600002065950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x150f9a0c0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002065830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002065830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002065830_0;
    %store/vec4a v0x6000020658c0, 4, 0;
    %load/vec4 v0x600002065830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002065830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x150f9a3a0;
T_70 ;
    %wait E_0x600000739900;
    %load/vec4 v0x600002066010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002065f80_0;
    %load/vec4 v0x600002065c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002065dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002065ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002065c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002065dd0, 4;
    %assign/vec4 v0x600002065e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x150f9a3a0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002065d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002065d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002065d40_0;
    %store/vec4a v0x600002065dd0, 4, 0;
    %load/vec4 v0x600002065d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002065d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x150f68bb0;
T_72 ;
    %wait E_0x6000007397c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020662e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000020662e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002067960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000020666d0_0;
    %pad/u 32;
    %load/vec4 v0x6000020662e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067c30_0, 4, 1;
    %load/vec4 v0x600002067450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002066520_0;
    %pad/u 32;
    %load/vec4 v0x6000020662e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067b10_0, 4, 1;
    %load/vec4 v0x600002067720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002066640_0;
    %pad/u 32;
    %load/vec4 v0x6000020662e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067ba0_0, 4, 1;
    %load/vec4 v0x6000020181b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002018000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002066910_0;
    %pad/u 32;
    %load/vec4 v0x6000020662e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067cc0_0, 4, 1;
    %load/vec4 v0x600002066f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002066d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002066400_0;
    %pad/u 32;
    %load/vec4 v0x6000020662e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067a80_0, 4, 1;
    %load/vec4 v0x6000020662e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020662e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x150f68bb0;
T_73 ;
    %wait E_0x600000739780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020662e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000020662e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002067c30_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067180_0, 4, 1;
    %load/vec4 v0x600002067b10_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002067c30_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067060_0, 4, 1;
    %load/vec4 v0x600002067ba0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002067c30_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002067b10_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x6000020670f0_0, 4, 1;
    %load/vec4 v0x600002067cc0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002067c30_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002067b10_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002067ba0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002067210_0, 4, 1;
    %load/vec4 v0x600002067a80_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002067c30_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002067b10_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002067ba0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002067cc0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066fd0_0, 4, 1;
    %load/vec4 v0x600002067180_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000020183f0_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002067060_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000020182d0_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000020670f0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002018360_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %load/vec4 v0x600002067690_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002067210_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002018480_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %load/vec4 v0x600002018120_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %load/vec4 v0x6000020181b0_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %load/vec4 v0x600002018000_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002066fd0_0;
    %load/vec4 v0x6000020662e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002018240_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %load/vec4 v0x600002066eb0_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %load/vec4 v0x600002066f40_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %load/vec4 v0x600002066d90_0;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4a v0x600002066a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000020662e0_0;
    %store/vec4 v0x600002066880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000020662e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020662e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x150f68bb0;
T_74 ;
    %wait E_0x600000739900;
    %load/vec4 v0x6000020666d0_0;
    %assign/vec4 v0x600002066760_0, 0;
    %load/vec4 v0x600002066520_0;
    %assign/vec4 v0x6000020665b0_0, 0;
    %load/vec4 v0x600002066910_0;
    %assign/vec4 v0x6000020669a0_0, 0;
    %load/vec4 v0x600002066400_0;
    %assign/vec4 v0x600002066490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x150f68bb0;
T_75 ;
    %wait E_0x600000739700;
    %load/vec4 v0x600002066760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020667f0, 4;
    %store/vec4 v0x6000020678d0_0, 0, 256;
    %load/vec4 v0x6000020665b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020667f0, 4;
    %store/vec4 v0x6000020673c0_0, 0, 256;
    %load/vec4 v0x6000020669a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020667f0, 4;
    %store/vec4 v0x600002067f00_0, 0, 256;
    %load/vec4 v0x600002066490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020667f0, 4;
    %store/vec4 v0x600002066d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x150f6ac70;
T_76 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000201e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000201c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201c3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000201c6c0_0;
    %assign/vec4 v0x60000201c3f0_0, 0;
    %load/vec4 v0x60000201c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000201c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000201c2d0, 4;
    %assign/vec4 v0x60000201c360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x150f6ac70;
T_77 ;
    %wait E_0x600000739900;
    %load/vec4 v0x60000201dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000201dcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000201dc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000201db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000201db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000201c2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x150f6ac70;
T_78 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000201e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000201eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000201b060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000201d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000201ebe0_0, 0;
    %load/vec4 v0x60000201ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000201eb50_0, 0;
    %load/vec4 v0x60000201d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000201b0f0_0, 0;
    %load/vec4 v0x60000201b0f0_0;
    %assign/vec4 v0x60000201b180_0, 0;
    %load/vec4 v0x60000201d5f0_0;
    %assign/vec4 v0x60000201d680_0, 0;
    %load/vec4 v0x60000201cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000201b060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x150f6ac70;
T_79 ;
    %wait E_0x600000706ac0;
    %load/vec4 v0x60000201e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000201cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000201d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000201ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000201d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201cf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201cf30_0, 0;
    %load/vec4 v0x60000201e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000201d200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000201d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000201d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000201d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000201d3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x60000201d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000201d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000201d3b0_0, 0;
    %load/vec4 v0x60000201c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000201d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000201ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000201d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000201ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000201ce10_0, 0;
    %load/vec4 v0x60000201ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000201d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000201cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000201cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000201cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000201cea0_0, 0;
T_79.19 ;
    %load/vec4 v0x60000201e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000201d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000201cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000201d710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x150f99cc0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002010120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002010480_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002010510_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020101b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000201f9f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000201f960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201fba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201fd50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201efd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201ed90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000201f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000201f330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000201f180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000201f2a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x150f99cc0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x60000201f720_0;
    %inv;
    %store/vec4 v0x60000201f720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x150f99cc0;
T_82 ;
    %vpi_call/w 3 75 "$display", "\000" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Random 4\303\2274 GEMM Test                               \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 79 "$display", "A = [[1,2,3,4], [5,6,7,8], [2,3,1,4], [1,1,2,2]]" {0 0 0};
    %vpi_call/w 3 80 "$display", "B = [[1,0,2,1], [0,1,1,2], [2,1,0,1], [1,2,1,0]]" {0 0 0};
    %pushi/vec4 16908289, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002064ea0, 4, 0;
    %pushi/vec4 33620224, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020653b0, 4, 0;
    %pushi/vec4 16777474, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020658c0, 4, 0;
    %pushi/vec4 66049, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002065dd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002064ea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020653b0, 4, 0;
    %pushi/vec4 67175170, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020658c0, 4, 0;
    %pushi/vec4 33685761, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002065dd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000201c2d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000201c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002010120_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002010120_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000706100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002010480_0, 0, 1;
    %wait E_0x600000739900;
    %wait E_0x600000739900;
    %wait E_0x600000706100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002010480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000201f8d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000201f8d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000739900;
    %load/vec4 v0x600002010360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x60000201f8d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000201f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201f8d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002064ea0, 4;
    %store/vec4 v0x60000201fe70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020653b0, 4;
    %store/vec4 v0x60000201ff00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020658c0, 4;
    %store/vec4 v0x600002010000_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002065dd0, 4;
    %store/vec4 v0x600002010090_0, 0, 256;
    %vpi_call/w 3 116 "$display", "\000" {0 0 0};
    %vpi_call/w 3 117 "$display", "Results (C = A \303\227 B):" {0 0 0};
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 118 "$display", "  Row 0: [%0d, %0d, %0d, %0d] expected [11, 13, 8, 8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 120 "$display", "  Row 1: [%0d, %0d, %0d, %0d] expected [27, 29, 24, 24]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 122 "$display", "  Row 2: [%0d, %0d, %0d, %0d] expected [8, 12, 11, 9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 124 "$display", "  Row 3: [%0d, %0d, %0d, %0d] expected [7, 7, 5, 5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000201f7b0_0, 0, 32;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 11, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201fe70_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x60000201f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201f7b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 27, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 29, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000201ff00_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 24, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x60000201f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201f7b0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x60000201f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201f7b0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 7, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600002010090_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x60000201f7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000201f7b0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 133 "$display", "\000" {0 0 0};
    %load/vec4 v0x60000201f7b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 134 "$display", ">>> RANDOM GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 135 "$display", ">>> RANDOM GEMM TEST FAILED (%0d row errors) <<<", v0x60000201f7b0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_gemm_random.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
