// Seed: 1715620736
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3
    , id_8,
    input uwire id_4,
    input wor id_5,
    output uwire id_6
);
  wire [{  1  ,  -1  } : 1] id_9;
  wire [-1 : -1] id_10;
  assign module_1.id_8 = 0;
  logic id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_3 = 32'd93,
    parameter id_6 = 32'd5
) (
    input tri id_0,
    output wor _id_1,
    input wor id_2,
    input tri0 _id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 _id_6,
    input supply0 id_7,
    output supply1 id_8
);
  logic [id_6 : id_1  -  -1 'b0] id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_0,
      id_7,
      id_4,
      id_8
  );
  assign id_11[id_3==-1] = -1;
  wire id_12 = id_7;
endmodule
