Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: testbench.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testbench.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testbench"
Output Format                      : NGC
Target Device                      : xc3s50-4-pq208

---- Source Options
Top Module Name                    : testbench
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../mux2/mux2d.v" in library work
Compiling verilog file "../inverter/invertd.v" in library work
Module <mux2d> compiled
Compiling verilog file "../zerodetect/zero.v" in library work
Module <invertd> compiled
Compiling verilog file "../or/orop.v" in library work
Module <zero> compiled
Compiling verilog file "../mux4/mux4.v" in library work
Module <orop> compiled
Compiling verilog file "../condinv/condinvd.v" in library work
Module <mux4> compiled
Compiling verilog file "../andop/and.v" in library work
Module <condinvd> compiled
Compiling verilog file "../adder/adder.v" in library work
Module <andop> compiled
Compiling verilog file "../statelogic/statelogic.v" in library work
Module <ADDER> compiled
Compiling verilog file "../regfile/regd.v" in library work
Module <statelogic> compiled
Compiling verilog file "../outputlogic/outputlogic.v" in library work
Module <regd> compiled
Compiling verilog file "../mux3/mux33.v" in library work
Module <outputlogic> compiled
Compiling verilog file "../flopenr/flopenrd.v" in library work
Module <mux33> compiled
Compiling verilog file "../flopen/flopen.v" in library work
Module <flopenrd> compiled
Compiling verilog file "../flop/flopd.v" in library work
Module <flopen> compiled
Compiling verilog file "../aludec/aludec.v" in library work
Module <flopd> compiled
Compiling verilog file "../alu1/alu.v" in library work
Module <aludec> compiled
Compiling verilog file "../datapath/datav.v" in library work
Module <alu> compiled
Compiling verilog file "../ccontroller/controller.v" in library work
Module <datav> compiled
Compiling verilog file "../mips/mips.v" in library work
Module <controller> compiled
Compiling verilog file "../exmemory/exmemory.v" in library work
Module <mips> compiled
Compiling verilog file "testbench.v" in library work
Module <exmemory> compiled
Module <testbench> compiled
No errors in compilation
Analysis of file <"testbench.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <testbench> in library <work>.

Analyzing hierarchy for module <mips> in library <work>.

Analyzing hierarchy for module <exmemory> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <controller> in library <work>.

Analyzing hierarchy for module <datav> in library <work>.

Analyzing hierarchy for module <statelogic> in library <work> with parameters.
	BEQ = "00000000000000000000000000000100"
	BEQEX = "00000000000000000000000000001011"
	DECODE = "00000000000000000000000000000100"
	FETCH1 = "00000000000000000000000000000000"
	FETCH2 = "00000000000000000000000000000001"
	FETCH3 = "00000000000000000000000000000010"
	FETCH4 = "00000000000000000000000000000011"
	J = "00000000000000000000000000000010"
	JEX = "00000000000000000000000000001100"
	LB = "100000"
	LBRD = "00000000000000000000000000000110"
	LBWR = "00000000000000000000000000000111"
	MEMADR = "00000000000000000000000000000101"
	RTYPE = "00000000000000000000000000000000"
	RTYPEEX = "00000000000000000000000000001001"
	RTYPEWR = "00000000000000000000000000001010"
	SB = "101000"
	SBWR = "00000000000000000000000000001000"

Analyzing hierarchy for module <outputlogic> in library <work> with parameters.
	BEQEX = "00000000000000000000000000001011"
	DECODE = "00000000000000000000000000000100"
	FETCH1 = "00000000000000000000000000000000"
	FETCH2 = "00000000000000000000000000000001"
	FETCH3 = "00000000000000000000000000000010"
	FETCH4 = "00000000000000000000000000000011"
	JEX = "00000000000000000000000000001100"
	LBRD = "00000000000000000000000000000110"
	LBWR = "00000000000000000000000000000111"
	MEMADR = "00000000000000000000000000000101"
	RTYPEEX = "00000000000000000000000000001001"
	RTYPEWR = "00000000000000000000000000001010"
	SBWR = "00000000000000000000000000001000"

Analyzing hierarchy for module <aludec> in library <work> with parameters.
	ADD = "100000"
	AND = "100100"
	OR = "100101"
	SLT = "101010"
	SUB = "100010"

Analyzing hierarchy for module <mux2d> in library <work>.

Analyzing hierarchy for module <flopen> in library <work>.

Analyzing hierarchy for module <flopenrd> in library <work>.

Analyzing hierarchy for module <flopd> in library <work>.

Analyzing hierarchy for module <mux4> in library <work>.

Analyzing hierarchy for module <mux33> in library <work>.

Analyzing hierarchy for module <regd> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <orop> in library <work>.

Analyzing hierarchy for module <andop> in library <work>.

Analyzing hierarchy for module <condinvd> in library <work>.

Analyzing hierarchy for module <ADDER> in library <work>.

Analyzing hierarchy for module <mux4> in library <work>.

Analyzing hierarchy for module <zero> in library <work>.

Analyzing hierarchy for module <invertd> in library <work>.

Analyzing hierarchy for module <mux2d> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testbench>.
Module <testbench> is correct for synthesis.
 
Analyzing module <mips> in library <work>.
Module <mips> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
Module <controller> is correct for synthesis.
 
Analyzing module <statelogic> in library <work>.
	BEQ = 32'sb00000000000000000000000000000100
	BEQEX = 32'sb00000000000000000000000000001011
	DECODE = 32'sb00000000000000000000000000000100
	FETCH1 = 32'sb00000000000000000000000000000000
	FETCH2 = 32'sb00000000000000000000000000000001
	FETCH3 = 32'sb00000000000000000000000000000010
	FETCH4 = 32'sb00000000000000000000000000000011
	J = 32'sb00000000000000000000000000000010
	JEX = 32'sb00000000000000000000000000001100
	LB = 6'b100000
	LBRD = 32'sb00000000000000000000000000000110
	LBWR = 32'sb00000000000000000000000000000111
	MEMADR = 32'sb00000000000000000000000000000101
	RTYPE = 32'sb00000000000000000000000000000000
	RTYPEEX = 32'sb00000000000000000000000000001001
	RTYPEWR = 32'sb00000000000000000000000000001010
	SB = 6'b101000
	SBWR = 32'sb00000000000000000000000000001000
Module <statelogic> is correct for synthesis.
 
Analyzing module <outputlogic> in library <work>.
	BEQEX = 32'sb00000000000000000000000000001011
	DECODE = 32'sb00000000000000000000000000000100
	FETCH1 = 32'sb00000000000000000000000000000000
	FETCH2 = 32'sb00000000000000000000000000000001
	FETCH3 = 32'sb00000000000000000000000000000010
	FETCH4 = 32'sb00000000000000000000000000000011
	JEX = 32'sb00000000000000000000000000001100
	LBRD = 32'sb00000000000000000000000000000110
	LBWR = 32'sb00000000000000000000000000000111
	MEMADR = 32'sb00000000000000000000000000000101
	RTYPEEX = 32'sb00000000000000000000000000001001
	RTYPEWR = 32'sb00000000000000000000000000001010
	SBWR = 32'sb00000000000000000000000000001000
Module <outputlogic> is correct for synthesis.
 
Analyzing module <aludec> in library <work>.
	ADD = 6'b100000
	AND = 6'b100100
	OR = 6'b100101
	SLT = 6'b101010
	SUB = 6'b100010
Module <aludec> is correct for synthesis.
 
Analyzing module <datav> in library <work>.
Module <datav> is correct for synthesis.
 
Analyzing module <mux2d> in library <work>.
Module <mux2d> is correct for synthesis.
 
Analyzing module <flopen> in library <work>.
Module <flopen> is correct for synthesis.
 
Analyzing module <flopenrd> in library <work>.
Module <flopenrd> is correct for synthesis.
 
Analyzing module <flopd> in library <work>.
Module <flopd> is correct for synthesis.
 
Analyzing module <mux4> in library <work>.
Module <mux4> is correct for synthesis.
 
Analyzing module <mux33> in library <work>.
Module <mux33> is correct for synthesis.
 
Analyzing module <regd> in library <work>.
Module <regd> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <orop> in library <work>.
Module <orop> is correct for synthesis.
 
Analyzing module <andop> in library <work>.
Module <andop> is correct for synthesis.
 
Analyzing module <condinvd> in library <work>.
Module <condinvd> is correct for synthesis.
 
Analyzing module <invertd> in library <work>.
Module <invertd> is correct for synthesis.
 
Analyzing module <ADDER> in library <work>.
Module <ADDER> is correct for synthesis.
 
Analyzing module <zero> in library <work>.
Module <zero> is correct for synthesis.
 
Analyzing module <exmemory> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001000
INFO:Xst:2546 - "../exmemory/exmemory.v" line 34: reading initialization file "memfile.dat".
WARNING:Xst:2319 - "../exmemory/exmemory.v" line 34: Signal mem in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1433 - Contents of array <mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <exmemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <exmemory>.
    Related source file is "../exmemory/exmemory.v".
WARNING:Xst:646 - Signal <wordadr<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <word2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 4-to-1 multiplexer for signal <memdata>.
    Found 32-bit 64-to-1 multiplexer for signal <word>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
Unit <exmemory> synthesized.


Synthesizing Unit <statelogic>.
    Related source file is "../statelogic/statelogic.v".
    Found 6-bit register for signal <state>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <statelogic> synthesized.


Synthesizing Unit <outputlogic>.
    Related source file is "../outputlogic/outputlogic.v".
Unit <outputlogic> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "../aludec/aludec.v".
Unit <aludec> synthesized.


Synthesizing Unit <mux2d>.
    Related source file is "../mux2/mux2d.v".
Unit <mux2d> synthesized.


Synthesizing Unit <flopen>.
    Related source file is "../flopen/flopen.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopen> synthesized.


Synthesizing Unit <flopenrd>.
    Related source file is "../flopenr/flopenrd.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopenrd> synthesized.


Synthesizing Unit <flopd>.
    Related source file is "../flop/flopd.v".
    Found 8-bit register for signal <t1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flopd> synthesized.


Synthesizing Unit <mux4>.
    Related source file is "../mux4/mux4.v".
    Found 8-bit 4-to-1 multiplexer for signal <t1>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux4> synthesized.


Synthesizing Unit <mux33>.
    Related source file is "../mux3/mux33.v".
    Found 8-bit 4-to-1 multiplexer for signal <t1>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux33> synthesized.


Synthesizing Unit <regd>.
    Related source file is "../regfile/regd.v".
WARNING:Xst:647 - Input <ra2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <RAM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <regDst>.
    Found 8-bit register for signal <rd2>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <regd> synthesized.


Synthesizing Unit <orop>.
    Related source file is "../or/orop.v".
Unit <orop> synthesized.


Synthesizing Unit <andop>.
    Related source file is "../andop/and.v".
Unit <andop> synthesized.


Synthesizing Unit <ADDER>.
    Related source file is "../adder/adder.v".
    Found 8-bit adder carry in for signal <t1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER> synthesized.


Synthesizing Unit <zero>.
    Related source file is "../zerodetect/zero.v".
Unit <zero> synthesized.


Synthesizing Unit <invertd>.
    Related source file is "../inverter/invertd.v".
Unit <invertd> synthesized.


Synthesizing Unit <controller>.
    Related source file is "../ccontroller/controller.v".
Unit <controller> synthesized.


Synthesizing Unit <condinvd>.
    Related source file is "../condinv/condinvd.v".
Unit <condinvd> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../alu1/alu.v".
WARNING:Xst:1872 - Variable <i> is used but never assigned.
Unit <alu> synthesized.


Synthesizing Unit <datav>.
    Related source file is "../datapath/datav.v".
WARNING:Xst:1780 - Signal <regDt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <branchcheckand> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CONST_ZERO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <CONST_ONE> is used but never assigned. This sourceless signal will be automatically connected to value 00000001.
Unit <datav> synthesized.


Synthesizing Unit <mips>.
    Related source file is "../mips/mips.v".
WARNING:Xst:1780 - Signal <instr1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mips> synthesized.


Synthesizing Unit <testbench>.
    Related source file is "testbench.v".
WARNING:Xst:1780 - Signal <adr2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <testbench> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder carry in                                  : 1
# Registers                                            : 2061
 1-bit register                                        : 2048
 6-bit register                                        : 1
 8-bit register                                        : 12
# Multiplexers                                         : 5
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <regmux> is unconnected in block <dp>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <state_4> in Unit <statelog> is equivalent to the following FF/Latch, which will be removed : <state_5> 
WARNING:Xst:1710 - FF/Latch <state_4> (without init value) has a constant value of 0 in block <statelog>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state<5:4>> (without init value) have a constant value of 0 in block <statelogic>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder carry in                                  : 1
# Registers                                            : 2148
 Flip-Flops                                            : 2148
# Multiplexers                                         : 5
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testbench> ...

Optimizing unit <exmemory> ...

Optimizing unit <statelogic> ...

Optimizing unit <flopen> ...

Optimizing unit <flopenrd> ...

Optimizing unit <flopd> ...

Optimizing unit <regd> ...

Optimizing unit <datav> ...
WARNING:Xst:524 - All outputs of the instance <datareg> of the block <flopd> are unconnected in block <datav>.
   This instance will be removed from the design along with all underlying logic

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testbench, actual ratio is 236.
Optimizing block <testbench> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <testbench>, final ratio is 236.
FlipFlop mip/cont/statelog/state_0 has been replicated 2 time(s)
FlipFlop mip/cont/statelog/state_1 has been replicated 2 time(s)
FlipFlop mip/cont/statelog/state_2 has been replicated 1 time(s)
FlipFlop mip/cont/statelog/state_3 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_0 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_1 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_2 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_3 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_4 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_5 has been replicated 1 time(s)
FlipFlop mip/dp/wrdreg/t1_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2153
 Flip-Flops                                            : 2153

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testbench.ngr
Top Level Output File Name         : testbench
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 175

Cell Usage :
# BELS                             : 2581
#      GND                         : 1
#      LUT2                        : 4
#      LUT2_D                      : 2
#      LUT3                        : 1441
#      LUT3_D                      : 22
#      LUT4                        : 90
#      LUT4_L                      : 2
#      MUXCY                       : 7
#      MUXF5                       : 548
#      MUXF6                       : 264
#      MUXF7                       : 128
#      MUXF8                       : 64
#      XORCY                       : 8
# FlipFlops/Latches                : 2153
#      FD                          : 39
#      FDE                         : 2096
#      FDR                         : 7
#      FDRE                        : 8
#      FDRS                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 174
#      IBUF                        : 17
#      OBUF                        : 157
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-4 

 Number of Slices:                     1824  out of    768   237% (*) 
 Number of Slice Flip Flops:           2153  out of   1536   140% (*) 
 Number of 4 input LUTs:               1561  out of   1536   101% (*) 
 Number of IOs:                         175
 Number of bonded IOBs:                 175  out of    124   141% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2153  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.271ns (Maximum Frequency: 65.484MHz)
   Minimum input arrival time before clock: 3.264ns
   Maximum output required time after clock: 20.313ns
   Maximum combinational path delay: 9.033ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 15.271ns (frequency: 65.484MHz)
  Total number of paths / destination ports: 199430 / 4260
-------------------------------------------------------------------------
Delay:               15.271ns (Levels of Logic = 14)
  Source:            mip/cont/statelog/state_0_1 (FF)
  Destination:       mip/dp/pcreg/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mip/cont/statelog/state_0_1 to mip/dp/pcreg/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  mip/cont/statelog/state_0_1 (mip/cont/statelog/state_0_1)
     LUT4:I0->O            9   0.551   1.192  mip/cont/outputlog/alusrca1 (alusrca_OBUF)
     LUT3:I2->O            3   0.551   1.246  mip/dp/src1mux/t1<0>1 (src1_0_OBUF)
     LUT3:I0->O            1   0.551   0.000  mip/dp/alunit/addblock/Madd_t1_lut<0> (mip/dp/alunit/addblock/Madd_t1_lut<0>)
     MUXCY:S->O            1   0.500   0.000  mip/dp/alunit/addblock/Madd_t1_cy<0> (mip/dp/alunit/addblock/Madd_t1_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<1> (mip/dp/alunit/addblock/Madd_t1_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<2> (mip/dp/alunit/addblock/Madd_t1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<3> (mip/dp/alunit/addblock/Madd_t1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<4> (mip/dp/alunit/addblock/Madd_t1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<5> (mip/dp/alunit/addblock/Madd_t1_cy<5>)
     XORCY:CI->O           2   0.904   0.903  mip/dp/alunit/addblock/Madd_t1_xor<6> (mip/dp/alunit/sumresult<6>)
     LUT4:I3->O            2   0.551   0.903  mip/dp/alunit/muxresult/Mmux_t112 (mip/dp/aluresult<6>1)
     LUT4:I3->O            1   0.551   0.827  mip/dp/alunit/zd/y16_SW0 (N101)
     LUT4:I3->O            2   0.551   0.877  mip/dp/alunit/zd/y16 (zero_OBUF)
     MUXF5:S->O           10   0.621   1.134  mip/cont/pcen (branch_OBUF)
     FDRE:CE                   0.602          mip/dp/pcreg/q_0
    ----------------------------------------
    Total                     15.271ns (6.973ns logic, 8.298ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       mip/cont/statelog/state_3 (FF)
  Destination Clock: clk rising

  Data Path: reset to mip/cont/statelog/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.821   1.417  reset_IBUF (reset_IBUF)
     FDR:R                     1.026          mip/cont/statelog/state_0
    ----------------------------------------
    Total                      3.264ns (1.847ns logic, 1.417ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24217 / 147
-------------------------------------------------------------------------
Offset:              20.313ns (Levels of Logic = 15)
  Source:            mip/cont/statelog/state_0_1 (FF)
  Destination:       branch (PAD)
  Source Clock:      clk rising

  Data Path: mip/cont/statelog/state_0_1 to branch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  mip/cont/statelog/state_0_1 (mip/cont/statelog/state_0_1)
     LUT4:I0->O            9   0.551   1.192  mip/cont/outputlog/alusrca1 (alusrca_OBUF)
     LUT3:I2->O            3   0.551   1.246  mip/dp/src1mux/t1<0>1 (src1_0_OBUF)
     LUT3:I0->O            1   0.551   0.000  mip/dp/alunit/addblock/Madd_t1_lut<0> (mip/dp/alunit/addblock/Madd_t1_lut<0>)
     MUXCY:S->O            1   0.500   0.000  mip/dp/alunit/addblock/Madd_t1_cy<0> (mip/dp/alunit/addblock/Madd_t1_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<1> (mip/dp/alunit/addblock/Madd_t1_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<2> (mip/dp/alunit/addblock/Madd_t1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<3> (mip/dp/alunit/addblock/Madd_t1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<4> (mip/dp/alunit/addblock/Madd_t1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  mip/dp/alunit/addblock/Madd_t1_cy<5> (mip/dp/alunit/addblock/Madd_t1_cy<5>)
     XORCY:CI->O           2   0.904   0.903  mip/dp/alunit/addblock/Madd_t1_xor<6> (mip/dp/alunit/sumresult<6>)
     LUT4:I3->O            2   0.551   0.903  mip/dp/alunit/muxresult/Mmux_t112 (mip/dp/aluresult<6>1)
     LUT4:I3->O            1   0.551   0.827  mip/dp/alunit/zd/y16_SW0 (N101)
     LUT4:I3->O            2   0.551   0.877  mip/dp/alunit/zd/y16 (zero_OBUF)
     MUXF5:S->O           10   0.621   1.134  mip/cont/pcen (branch_OBUF)
     OBUF:I->O                 5.644          branch_OBUF (branch)
    ----------------------------------------
    Total                     20.313ns (12.015ns logic, 8.298ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               9.033ns (Levels of Logic = 3)
  Source:            a1<7> (PAD)
  Destination:       read1<7> (PAD)

  Data Path: a1<7> to read1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  a1_7_IBUF (a1_7_IBUF)
     LUT4:I0->O            2   0.551   0.877  mip/dp/rf/rd1<7>1 (read1_7_OBUF)
     OBUF:I->O                 5.644          read1_7_OBUF (read1<7>)
    ----------------------------------------
    Total                      9.033ns (7.016ns logic, 2.017ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.31 secs
 
--> 

Total memory usage is 308192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

