
*** Running vivado
    with args -log detect_face.vds -m64 -mode batch -messageDb vivado.pb -notrace -source detect_face.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source detect_face.tcl -notrace
Command: synth_design -top detect_face -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 88605 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1222.680 ; gain = 237.402 ; free physical = 207392 ; free virtual = 258149
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'detect_face' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:128]
INFO: [Synth 8-638] synthesizing module 'detect_face_input_image' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:49]
INFO: [Synth 8-638] synthesizing module 'detect_face_input_image_ram' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:22]
INFO: [Synth 8-3876] $readmem data file './detect_face_input_image_ram.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:25]
INFO: [Synth 8-256] done synthesizing module 'detect_face_input_image_ram' (1#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_input_image' (2#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_input_image.v:49]
INFO: [Synth 8-638] synthesizing module 'detect_face_curr_image' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_curr_image.v:46]
INFO: [Synth 8-638] synthesizing module 'detect_face_curr_image_ram' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_curr_image.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_curr_image.v:22]
INFO: [Synth 8-256] done synthesizing module 'detect_face_curr_image_ram' (3#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_curr_image.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_curr_image' (4#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_curr_image.v:46]
INFO: [Synth 8-638] synthesizing module 'detect_face_integral_image' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_integral_image.v:58]
INFO: [Synth 8-638] synthesizing module 'detect_face_integral_image_ram' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_integral_image.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_integral_image.v:25]
INFO: [Synth 8-256] done synthesizing module 'detect_face_integral_image_ram' (5#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_integral_image.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_integral_image' (6#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_integral_image.v:58]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:162]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_STAGE_THRESH' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_STAGE_THRESH_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:21]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_STAGE_THRESH_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_STAGE_THRESH_rom' (7#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_STAGE_THRESH' (8#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_THRESH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_STAGE_NUM_FEATURE' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_STAGE_NUM_FEATURE_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:21]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_STAGE_NUM_FEATURE_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_STAGE_NUM_FEATURE_rom' (9#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_STAGE_NUM_FEATURE' (10#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_STAGE_NUM_FEATURE.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_THRESH' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_THRESH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_THRESH_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_THRESH.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_FEATURE_THRESH_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_THRESH.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_THRESH_rom' (11#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_THRESH.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_THRESH' (12#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_THRESH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_ABOVE' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_ABOVE.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_ABOVE_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_ABOVE.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_FEATURE_ABOVE_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_ABOVE.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_ABOVE_rom' (13#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_ABOVE.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_ABOVE' (14#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_ABOVE.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_BELOW' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_BELOW.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_FEATURE_BELOW_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_BELOW.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_FEATURE_BELOW_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_BELOW.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_BELOW_rom' (15#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_BELOW.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_FEATURE_BELOW' (16#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_FEATURE_BELOW.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_X' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_X_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_X.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT1_X_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_X.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_X_rom' (17#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_X.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_X' (18#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_Y' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_Y_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_Y.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT1_Y_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_Y.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_Y_rom' (19#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_Y.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_Y' (20#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_WIDTH' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_WIDTH_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WIDTH.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT1_WIDTH_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WIDTH.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_WIDTH_rom' (21#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WIDTH.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_WIDTH' (22#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_HEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_HEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_HEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT1_HEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_HEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_HEIGHT_rom' (23#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_HEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_HEIGHT' (24#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_WEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT1_WEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT1_WEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_WEIGHT_rom' (25#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT1_WEIGHT' (26#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT1_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_X' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_X_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_X.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT2_X_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_X.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_X_rom' (27#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_X.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_X' (28#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_Y' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_Y_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_Y.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT2_Y_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_Y.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_Y_rom' (29#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_Y.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_Y' (30#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_WIDTH' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_WIDTH_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WIDTH.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT2_WIDTH_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WIDTH.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_WIDTH_rom' (31#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WIDTH.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_WIDTH' (32#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_HEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_HEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_HEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT2_HEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_HEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_HEIGHT_rom' (33#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_HEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_HEIGHT' (34#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_WEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT2_WEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT2_WEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_WEIGHT_rom' (35#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT2_WEIGHT' (36#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT2_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_X' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_X_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_X.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT3_X_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_X.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_X_rom' (37#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_X.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_X' (38#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_X.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_Y' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_Y_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_Y.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT3_Y_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_Y.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_Y_rom' (39#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_Y.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_Y' (40#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_Y.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_WIDTH' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_WIDTH_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WIDTH.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT3_WIDTH_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WIDTH.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_WIDTH_rom' (41#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WIDTH.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_WIDTH' (42#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WIDTH.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_HEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_HEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_HEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT3_HEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_HEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_HEIGHT_rom' (43#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_HEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_HEIGHT' (44#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_HEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_WEIGHT' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_cascade_classifier_RECT3_WEIGHT_rom' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WEIGHT.v:9]
INFO: [Synth 8-3876] $readmem data file './detect_face_cascade_classifier_RECT3_WEIGHT_rom.dat' is read successfully [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WEIGHT.v:24]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_WEIGHT_rom' (45#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WEIGHT.v:9]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier_RECT3_WEIGHT' (46#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier_RECT3_WEIGHT.v:43]
INFO: [Synth 8-638] synthesizing module 'detect_face_int_sqrt' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:92]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:476]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:478]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:518]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:830]
INFO: [Synth 8-256] done synthesizing module 'detect_face_int_sqrt' (47#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_int_sqrt.v:10]
INFO: [Synth 8-638] synthesizing module 'detect_face_fmul_32ns_32ns_32_1_max_dsp' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fmul_32ns_32ns_32_1_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_fmul_0_max_dsp_32' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/synth/detect_face_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/synth/detect_face_ap_fmul_0_max_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_fmul_0_max_dsp_32' (63#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/synth/detect_face_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'detect_face_fmul_32ns_32ns_32_1_max_dsp' (64#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fmul_32ns_32ns_32_1_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_uitofp_32ns_32_1' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_uitofp_32ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_uitofp_0_no_dsp_32' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_uitofp_0_no_dsp_32/synth/detect_face_ap_uitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_uitofp_0_no_dsp_32/synth/detect_face_ap_uitofp_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_uitofp_0_no_dsp_32' (74#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_uitofp_0_no_dsp_32/synth/detect_face_ap_uitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'detect_face_uitofp_32ns_32_1' (75#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_uitofp_32ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_mul_mul_8s_16ns_24_1' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_mul_mul_8s_16ns_24_1.v:14]
INFO: [Synth 8-638] synthesizing module 'detect_face_mul_mul_8s_16ns_24_1_DSP48_0' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_mul_mul_8s_16ns_24_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'detect_face_mul_mul_8s_16ns_24_1_DSP48_0' (76#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_mul_mul_8s_16ns_24_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'detect_face_mul_mul_8s_16ns_24_1' (77#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_mul_mul_8s_16ns_24_1.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:2139]
INFO: [Synth 8-256] done synthesizing module 'detect_face_cascade_classifier' (78#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:10]
INFO: [Synth 8-638] synthesizing module 'detect_face_downscale' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:103]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq_div' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:82]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq_div_u' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq_div_u' (79#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq_div' (80#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:82]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_25ns_32ns_32_29_seq' (81#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:155]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq_div' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:82]
INFO: [Synth 8-638] synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq_div_u' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq_div_u' (82#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:10]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq_div' (83#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:82]
INFO: [Synth 8-256] done synthesizing module 'detect_face_udiv_24ns_32ns_32_28_seq' (84#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:586]
INFO: [Synth 8-256] done synthesizing module 'detect_face_downscale' (85#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:10]
INFO: [Synth 8-638] synthesizing module 'detect_face_fdiv_32ns_32ns_32_6' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fdiv_32ns_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_fdiv_4_no_dsp_32' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fdiv_4_no_dsp_32/synth/detect_face_ap_fdiv_4_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fdiv_4_no_dsp_32/synth/detect_face_ap_fdiv_4_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_fdiv_4_no_dsp_32' (90#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fdiv_4_no_dsp_32/synth/detect_face_ap_fdiv_4_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'detect_face_fdiv_32ns_32ns_32_6' (91#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fdiv_32ns_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_fptrunc_64ns_32_1' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fptrunc_64ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_fptrunc_0_no_dsp_64' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fptrunc_0_no_dsp_64/synth/detect_face_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fptrunc_0_no_dsp_64/synth/detect_face_ap_fptrunc_0_no_dsp_64.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_fptrunc_0_no_dsp_64' (95#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fptrunc_0_no_dsp_64/synth/detect_face_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'detect_face_fptrunc_64ns_32_1' (96#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fptrunc_64ns_32_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_fpext_32ns_64_1' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_fpext_0_no_dsp_32' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fpext_0_no_dsp_32/synth/detect_face_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fpext_0_no_dsp_32/synth/detect_face_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_fpext_0_no_dsp_32' (97#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fpext_0_no_dsp_32/synth/detect_face_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'detect_face_fpext_32ns_64_1' (98#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_dmul_64ns_64ns_64_4_max_dsp' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_dmul_64ns_64ns_64_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'detect_face_ap_dmul_2_max_dsp_64' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_dmul_2_max_dsp_64/synth/detect_face_ap_dmul_2_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_2' declared at '/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_fmul_0_max_dsp_32/floating_point_v7_1_2/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_2' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_dmul_2_max_dsp_64/synth/detect_face_ap_dmul_2_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'detect_face_ap_dmul_2_max_dsp_64' (100#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.srcs/sources_1/ip/detect_face_ap_dmul_2_max_dsp_64/synth/detect_face_ap_dmul_2_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'detect_face_dmul_64ns_64ns_64_4_max_dsp' (101#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_dmul_64ns_64ns_64_4_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1214]
INFO: [Synth 8-256] done synthesizing module 'detect_face' (102#1) [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized1 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized847 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized847 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized847 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized847 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized847 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized23 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized845 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized845 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized845 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized845 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized845 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized22 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized843 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized843 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized843 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized843 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized843 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized841 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized841 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized841 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized841 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized841 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized839 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized839 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized839 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized839 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized839 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized837 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized837 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized837 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized837 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized837 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized835 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized835 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized835 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized835 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized835 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized833 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized833 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized833 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized833 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized833 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized831 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized831 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized831 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized831 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized831 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized821 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized821 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized821 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized821 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized821 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized819 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized819 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized819 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized819 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized819 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized817 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized817 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized817 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized817 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized817 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized815 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized815 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized815 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized815 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized815 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized829 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized829 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized829 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized829 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized829 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized191 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized191 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized191 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized191 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized191 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized827 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized827 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized827 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized827 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized827 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized825 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized825 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized825 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.016 ; gain = 410.738 ; free physical = 207205 ; free virtual = 257972
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1396.016 ; gain = 410.738 ; free physical = 207210 ; free virtual = 257972
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1719.023 ; gain = 2.000 ; free physical = 206945 ; free virtual = 257741
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206943 ; free virtual = 257739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206943 ; free virtual = 257739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/detect_face_ap_dmul_2_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for detect_face_fdiv_32ns_32ns_32_6_U43/detect_face_ap_fdiv_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for detect_face_fdiv_32ns_32ns_32_6_U44/detect_face_ap_fdiv_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for detect_face_fmul_32ns_32ns_32_1_max_dsp_U42/detect_face_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for detect_face_fpext_32ns_64_1_U46/detect_face_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for detect_face_fptrunc_64ns_32_1_U45/detect_face_ap_fptrunc_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_detect_face_cascade_classifier_fu_311/detect_face_fmul_32ns_32ns_32_1_max_dsp_U8/detect_face_ap_fmul_0_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for grp_detect_face_cascade_classifier_fu_311/detect_face_uitofp_32ns_32_1_U9/detect_face_ap_uitofp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206943 ; free virtual = 257739
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_6_fu_168_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_96_reg_2223_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1097]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_97_reg_2228_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1098]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_2148_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1090]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_2153_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1091]
WARNING: [Synth 8-3936] Found unconnected internal register 'val_assign_3_mid2_reg_2019_reg' and it is trimmed from '32' to '31' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1003]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_2278_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:965]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_2283_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:966]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_1985_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:989]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_1975_reg' and it is trimmed from '16' to '15' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:988]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_2075_reg' and it is trimmed from '13' to '12' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_cascade_classifier.v:1048]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_44_mid2_v_v_cast_fu_800_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_73_reg_1061_reg[4:0]' into 'tmp_72_reg_1052_reg[4:0]' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:1310]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_1061_reg' and it is trimmed from '11' to '10' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_1052_reg' and it is trimmed from '11' to '10' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face.v:707]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_479_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_581_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206936 ; free virtual = 257732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206936 ; free virtual = 257732
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'detect_face_fdiv_32ns_32ns_32_6_U44/din1_buf1_reg[31:0]' into 'detect_face_fdiv_32ns_32ns_32_6_U43/din1_buf1_reg[31:0]' [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_fdiv_32ns_32ns_32_6.v:54]
INFO: [Synth 8-5545] ROM "tmp_s_fu_479_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_16_fu_581_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/quot_reg' and it is trimmed from '32' to '27' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/remd_tmp_reg' and it is trimmed from '24' to '23' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_24ns_32ns_32_28_seq.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_ratio_reg_389_reg' and it is trimmed from '32' to '31' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_downscale.v:292]
WARNING: [Synth 8-3936] Found unconnected internal register 'detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/quot_reg' and it is trimmed from '32' to '31' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [/afs/ece.cmu.edu/usr/junyec/Private/class/18500/FacialDetection/solution1/impl/verilog/detect_face_udiv_25ns_32ns_32_29_seq.v:42]
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_16_fu_581_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206922 ; free virtual = 257718
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206922 ; free virtual = 257718

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/dividend0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/dividend0_reg[22] )
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[0]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[1]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[2]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[3]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[4]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[5]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[6]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[7]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[8]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[9]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[10]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[11]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[12]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[13]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[14]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[15]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[16]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[17]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[18]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[19]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[20]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[21]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[22]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_25ns_32ns_32_29_seq_U1/detect_face_udiv_25ns_32ns_32_29_seq_div_U/detect_face_udiv_25ns_32ns_32_29_seq_div_u_0/dividend0_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[0]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[1]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[2]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[3]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[4]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[5]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[6]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[7]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[8]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[9]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[10]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[11]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[12]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[13]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[14]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[15]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[16]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[17]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[18]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[19]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[20]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[21]' (FDE) to 'grp_detect_face_downscale_fu_376/detect_face_udiv_24ns_32ns_32_28_seq_U2/detect_face_udiv_24ns_32ns_32_28_seq_div_U/detect_face_udiv_24ns_32ns_32_28_seq_div_u_0/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_detect_face_downscale_fu_376/B[2]' (FDE) to 'grp_detect_face_downscale_fu_376/B[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_detect_face_downscale_fu_376/B[1] )
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[0]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[1]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[2]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[3]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[4]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[5]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[6]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[7]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[8]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[9]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[10]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[11]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[12]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[13]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[14]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[15]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[16]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[17]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[18]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[19]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[20]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[21]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[22]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[23]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[24]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[25]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[26]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[27]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[28]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[29]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[30]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[31]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[32]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[33]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[34]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[35]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[36]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[37]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[38]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[39]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[40]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[41]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[42]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[43]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[44]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[45]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[46]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[47]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[48]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[49]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[50]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[51]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[52]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[53]' (FDE) to 'detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[54]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_dmul_64ns_64ns_64_4_max_dsp_U47/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_1052_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_1052_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_1052_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_1052_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_1052_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U44/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\detect_face_fdiv_32ns_32ns_32_6_U43/din0_buf1_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (tmp_65_reg_1804_reg[26]) is unused and will be removed from module detect_face_int_sqrt.
WARNING: [Synth 8-3332] Sequential element (tmp_65_reg_1804_reg[25]) is unused and will be removed from module detect_face_int_sqrt.
WARNING: [Synth 8-3332] Sequential element (tmp_65_reg_1804_reg[24]) is unused and will be removed from module detect_face_int_sqrt.
WARNING: [Synth 8-3332] Sequential element (tmp_65_reg_1804_reg[23]) is unused and will be removed from module detect_face_int_sqrt.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[47]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[46]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[45]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[44]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[43]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[42]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[41]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[40]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[39]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[38]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[37]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[36]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[35]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[34]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[33]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[32]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[31]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[30]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[29]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[28]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[27]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[26]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[25]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[24]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[23]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[22]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[21]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[20]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[19]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[18]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_57_reg_2328_reg[17]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[47]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[46]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[45]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[44]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[43]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[42]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[41]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[40]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[39]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[38]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[37]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[36]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[35]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[34]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[33]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[32]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[31]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[30]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[29]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[28]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[27]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[26]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[25]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[24]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[23]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[22]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[21]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[20]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[19]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[18]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (tmp_56_reg_2313_reg[17]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[47]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[46]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[45]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[44]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[43]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[42]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[41]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[40]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[39]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[38]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[37]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[36]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[35]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[34]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[33]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[32]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[31]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[30]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[29]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[28]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[27]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[26]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[25]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[24]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[23]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[22]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[21]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[20]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[19]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[18]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[17]) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[47]__0) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[46]__0) is unused and will be removed from module detect_face_cascade_classifier.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1939_reg[45]__0) is unused and will be removed from module detect_face_cascade_classifier.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206921 ; free virtual = 257718
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1719.023 ; gain = 733.746 ; free physical = 206921 ; free virtual = 257718

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1864.008 ; gain = 878.730 ; free physical = 206735 ; free virtual = 257539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 1909.164 ; gain = 923.887 ; free physical = 206691 ; free virtual = 257494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance input_image_U/detect_face_input_image_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance curr_image_U/detect_face_curr_image_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance integral_image_U/detect_face_integral_image_ram_U/ram_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/tmp_43_reg_2075_reg_rep__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/tmp_43_reg_2075_reg_rep__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/tmp_43_reg_2075_reg_rep__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/RECT1_Y_U/detect_face_cascade_classifier_RECT1_Y_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/RECT1_X_U/detect_face_cascade_classifier_RECT1_X_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/RECT1_HEIGHT_U/detect_face_cascade_classifier_RECT1_HEIGHT_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_detect_face_cascade_classifier_fu_311/RECT1_WIDTH_U/detect_face_cascade_classifier_RECT1_WIDTH_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206652 ; free virtual = 257456
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206652 ; free virtual = 257456

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206652 ; free virtual = 257456
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:14 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   578|
|3     |DSP48E1     |     4|
|4     |DSP48E1_1   |     2|
|5     |DSP48E1_10  |     2|
|6     |DSP48E1_11  |     1|
|7     |DSP48E1_12  |     1|
|8     |DSP48E1_13  |     1|
|9     |DSP48E1_14  |     1|
|10    |DSP48E1_15  |     2|
|11    |DSP48E1_16  |     2|
|12    |DSP48E1_17  |     4|
|13    |DSP48E1_2   |     3|
|14    |DSP48E1_6   |    11|
|15    |DSP48E1_7   |     2|
|16    |DSP48E1_8   |     3|
|17    |DSP48E1_9   |     7|
|18    |LUT1        |   666|
|19    |LUT2        |  1396|
|20    |LUT3        |  1941|
|21    |LUT4        |   765|
|22    |LUT5        |   523|
|23    |LUT6        |  1074|
|24    |MUXCY       |  1635|
|25    |MUXF7       |    22|
|26    |RAMB18E1    |     1|
|27    |RAMB18E1_1  |     1|
|28    |RAMB18E1_2  |     1|
|29    |RAMB18E1_3  |     1|
|30    |RAMB36E1    |     8|
|31    |RAMB36E1_1  |     8|
|32    |RAMB36E1_10 |     1|
|33    |RAMB36E1_11 |     1|
|34    |RAMB36E1_12 |     1|
|35    |RAMB36E1_13 |     1|
|36    |RAMB36E1_14 |     1|
|37    |RAMB36E1_15 |     1|
|38    |RAMB36E1_16 |     1|
|39    |RAMB36E1_17 |     1|
|40    |RAMB36E1_18 |     1|
|41    |RAMB36E1_2  |    32|
|42    |RAMB36E1_3  |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_5  |     1|
|45    |RAMB36E1_6  |     1|
|46    |RAMB36E1_7  |     1|
|47    |RAMB36E1_8  |     1|
|48    |RAMB36E1_9  |     1|
|49    |SRL16E      |    36|
|50    |SRLC32E     |     2|
|51    |XORCY       |  1494|
|52    |FDRE        |  2692|
|53    |FDSE        |    21|
|54    |IBUF        |    11|
|55    |OBUF        |   235|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1945.414 ; gain = 960.137 ; free physical = 206653 ; free virtual = 257457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 983 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 1945.414 ; gain = 472.727 ; free physical = 206653 ; free virtual = 257457
Synthesis Optimization Complete : Time (s): cpu = 00:02:08 ; elapsed = 00:02:15 . Memory (MB): peak = 1945.422 ; gain = 960.145 ; free physical = 206653 ; free virtual = 257457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3832 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 479 instances

INFO: [Common 17-83] Releasing license: Synthesis
613 Infos, 254 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 1977.430 ; gain = 904.598 ; free physical = 206654 ; free virtual = 257458
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2009.449 ; gain = 0.000 ; free physical = 206646 ; free virtual = 257454
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 04:04:21 2019...
