

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Jun 24 15:51:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      127|      209| 1.270 us | 2.090 us |  127|  209|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |      126|      208|  14 ~ 16 |          -|          -|  9 ~ 13 |    no    |
        | + loop_width  |       11|       13|         3|          1|          1| 10 ~ 12 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     75|    -|
|Memory           |        0|      -|      48|      6|    0|
|Multiplexer      |        -|      -|       -|    147|    -|
|Register         |        -|      -|     438|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     486|   1368|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Sobel_mux_32_8_1_1_U9   |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U10  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U11  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U12  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U13  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  75|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        0|  48|   6|    0|    30|   24|     3|          240|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_639_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln118_1_fu_590_p2              |     +    |      0|  0|  10|           1|           2|
    |add_ln118_fu_558_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln147_fu_346_p2                |     +    |      0|  0|  15|           3|           7|
    |add_ln443_1_fu_292_p2              |     +    |      0|  0|  15|           2|           6|
    |add_ln443_fu_282_p2                |     +    |      0|  0|  15|           2|           6|
    |add_ln458_fu_356_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln506_1_fu_483_p2              |     +    |      0|  0|  39|           3|          32|
    |add_ln506_fu_421_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln507_fu_310_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_1_fu_961_p2              |     +    |      0|  0|  17|          10|          10|
    |add_ln703_2_fu_989_p2              |     +    |      0|  0|  17|          10|          10|
    |add_ln703_4_fu_995_p2              |     +    |      0|  0|   8|           8|           8|
    |add_ln703_5_fu_1061_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_951_p2                |     +    |      0|  0|  16|           9|           9|
    |i_V_fu_367_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_617_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_Val2_1_fu_1066_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1047_p2                |     +    |      0|  0|   8|          11|          11|
    |sub_ln142_1_fu_522_p2              |     -    |      0|  0|  39|           2|          32|
    |sub_ln142_2_fu_678_p2              |     -    |      0|  0|  39|           1|          32|
    |sub_ln142_fu_460_p2                |     -    |      0|  0|  39|           1|          32|
    |sub_ln144_1_fu_577_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln144_fu_545_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln147_fu_697_p2                |     -    |      0|  0|  39|          32|          32|
    |sub_ln493_1_fu_752_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_2_fu_604_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_fu_572_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln703_1_fu_945_p2              |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_2_fu_967_p2              |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_3_fu_1033_p2             |     -    |      0|  0|   8|          11|          11|
    |sub_ln703_fu_935_p2                |     -    |      0|  0|   8|           1|           8|
    |and_ln118_1_fu_508_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_2_fu_664_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_446_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_722_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_757_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_886                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state4    |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1093_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_503_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_2_fu_659_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_fu_441_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_1_fu_536_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_2_fu_692_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_fu_474_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln443_fu_362_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln444_fu_612_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln785_fu_1087_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_1_fu_406_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln879_fu_400_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln887_fu_373_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln891_fu_633_p2               |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln899_1_fu_412_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln899_fu_394_p2               |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_716_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1107_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_740_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_788_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_806_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_823_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_596_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_2_fu_702_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln118_fu_564_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_528_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_2_fu_684_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_fu_466_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln144_1_fu_582_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln144_fu_550_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln340_fu_1099_p3            |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_4_fu_876_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_5_fu_894_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_728_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln118_1_fu_435_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_2_fu_497_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_653_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_4_fu_710_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln147_fu_328_p2                |    xor   |      0|  0|   3|           2|           3|
    |xor_ln457_fu_378_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_1081_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1140|         720|         944|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_6  |   9|          2|    8|         16|
    |k_buf_0_val_4_d1                       |  15|          3|    8|         24|
    |k_buf_0_val_5_d1                       |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_cols_V_blk_n                     |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_rows_V_blk_n                     |   9|          2|    1|          2|
    |t_V_2_reg_255                          |   9|          2|   32|         64|
    |t_V_reg_244                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 147|         31|   96|        211|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln458_reg_1229                |   2|   0|    2|          0|
    |add_ln507_reg_1212                |   2|   0|    2|          0|
    |add_ln703_1_reg_1351              |  10|   0|   10|          0|
    |add_ln703_2_reg_1356              |  10|   0|   10|          0|
    |add_ln703_4_reg_1361              |   8|   0|    8|          0|
    |and_ln118_2_reg_1296              |   1|   0|    1|          0|
    |and_ln512_reg_1332                |   1|   0|    1|          0|
    |and_ln512_reg_1332_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |cols_reg_1196                     |  32|   0|   32|          0|
    |i_V_reg_1238                      |  32|   0|   32|          0|
    |icmp_ln444_reg_1287               |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1261             |   1|   0|    1|          0|
    |icmp_ln879_reg_1257               |   1|   0|    1|          0|
    |icmp_ln887_reg_1243               |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1265             |   1|   0|    1|          0|
    |icmp_ln899_reg_1252               |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1307       |   4|   0|    4|          0|
    |k_buf_0_val_4_addr_reg_1320       |   4|   0|    4|          0|
    |k_buf_0_val_5_addr_reg_1326       |   4|   0|    4|          0|
    |or_ln457_reg_1300                 |   1|   0|    1|          0|
    |right_border_buf_0_1_fu_134       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_138       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_142       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_146       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_150       |   8|   0|    8|          0|
    |right_border_buf_0_6_reg_1281     |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_130       |   8|   0|    8|          0|
    |sext_ln147_1_reg_1224             |  31|   0|   32|          1|
    |sext_ln443_1_reg_1207             |  32|   0|   32|          0|
    |sext_ln443_reg_1202               |  32|   0|   32|          0|
    |src_kernel_win_0_va_1_fu_118      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_122      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_126      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1336    |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1341    |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1346    |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_114        |   8|   0|    8|          0|
    |stop_row_reg_1186                 |  32|   0|   32|          0|
    |sub_ln493_1_reg_1313              |   2|   0|    2|          0|
    |sub_ln493_2_reg_1276              |   2|   0|    2|          0|
    |sub_ln493_reg_1271                |   2|   0|    2|          0|
    |t_V_2_reg_255                     |  32|   0|   32|          0|
    |t_V_reg_244                       |  32|   0|   32|          0|
    |xor_ln147_reg_1218                |   2|   0|    2|          0|
    |xor_ln457_reg_1247                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 438|   0|  439|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_dout            |  in |    5|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |    5|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

