/* Generated by Yosys 0.40+22 (git sha1 fa0c5c1d4, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

module top(uart_0__tx__io, led_0__io, clk0_0__io, uart_0__rx__io);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire [15:0] _026_;
  wire [15:0] _027_;
  wire [15:0] _028_;
  wire [15:0] _029_;
  wire [15:0] _030_;
  wire [15:0] _031_;
  wire [2:0] _032_;
  wire [2:0] _033_;
  wire _034_;
  wire [3:0] _035_;
  wire [1:0] _036_;
  wire [3:0] _037_;
  wire [3:0] _038_;
  wire [3:0] _039_;
  wire [2:0] _040_;
  wire [3:0] _041_;
  wire [3:0] _042_;
  wire [3:0] _043_;
  wire [1:0] _044_;
  wire [3:0] _045_;
  wire [3:0] _046_;
  wire [3:0] _047_;
  wire [3:0] _048_;
  wire [3:0] _049_;
  wire [3:0] _050_;
  wire [1:0] _051_;
  wire [3:0] _052_;
  wire [3:0] _053_;
  wire [3:0] _054_;
  wire [3:0] _055_;
  wire [1:0] _056_;
  wire [3:0] _057_;
  wire [3:0] _058_;
  wire [3:0] _059_;
  wire [3:0] _060_;
  wire [1:0] _061_;
  wire [3:0] _062_;
  wire [3:0] _063_;
  wire [3:0] _064_;
  wire [3:0] _065_;
  wire \cd_sync.clk ;
  wire \cd_sync.clk0_0__i ;
  wire \cd_sync.reset_sync.rst ;
  wire \cd_sync.reset_sync.stage0 ;
  wire clk0_0__i;
  input clk0_0__io;
  wire clk0_0__io;
  wire i_Rx_Serial;
  output led_0__io;
  wire led_0__io;
  wire led_0__o;
  wire \pin_clk0_0.clk0_0__i ;
  wire \pin_clk0_0.i ;
  input uart_0__rx__io;
  wire uart_0__rx__io;
  output uart_0__tx__io;
  wire uart_0__tx__io;
  wire [3:0] \uart_rx.$11 ;
  wire [16:0] \uart_rx.$13 ;
  wire [2:0] \uart_rx.r_Bit_Index ;
  wire [15:0] \uart_rx.r_Clock_Count ;
  wire [7:0] \uart_rx.r_Rx_Byte ;
  wire \uart_rx.r_Rx_Data ;
  wire \uart_rx.r_Rx_Data_R ;
  wire [2:0] \uart_rx.r_SM_Main ;
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _066_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [14]),
    .I2(_049_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_020_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _067_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [14]),
    .O(_049_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _068_ (
    .I0(_036_[0]),
    .I1(_036_[1]),
    .O(_038_[2])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _069_ (
    .I0(_035_[0]),
    .I1(_035_[1]),
    .I2(_035_[2]),
    .I3(_035_[3]),
    .O(_036_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _070_ (
    .I0(\uart_rx.r_Clock_Count [11]),
    .I1(\uart_rx.r_Clock_Count [12]),
    .I2(\uart_rx.r_Clock_Count [13]),
    .I3(\uart_rx.r_Clock_Count [15]),
    .O(_035_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _071_ (
    .I0(\uart_rx.r_Clock_Count [14]),
    .I1(\uart_rx.r_Clock_Count [8]),
    .I2(\uart_rx.r_Clock_Count [9]),
    .I3(\uart_rx.r_Clock_Count [10]),
    .O(_035_[1])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _072_ (
    .I0(\uart_rx.r_Clock_Count [4]),
    .I1(\uart_rx.r_Clock_Count [2]),
    .I2(\uart_rx.r_Clock_Count [3]),
    .I3(\uart_rx.r_Clock_Count [1]),
    .O(_035_[2])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _073_ (
    .I0(\uart_rx.r_Clock_Count [7]),
    .I1(\uart_rx.r_Clock_Count [6]),
    .I2(\uart_rx.r_Clock_Count [5]),
    .I3(\uart_rx.r_Clock_Count [0]),
    .O(_035_[3])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _074_ (
    .I0(\uart_rx.r_SM_Main [1]),
    .I1(\uart_rx.r_SM_Main [2]),
    .I2(\uart_rx.r_SM_Main [0]),
    .O(_036_[1])
  );
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _075_ (
    .I0(_037_[0]),
    .I1(_037_[1]),
    .I2(_037_[2]),
    .I3(_028_[15]),
    .O(_038_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _076_ (
    .I0(_035_[0]),
    .I1(_035_[1]),
    .O(_037_[0])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _077_ (
    .I0(\uart_rx.r_Clock_Count [3]),
    .I1(\uart_rx.r_Clock_Count [4]),
    .I2(\uart_rx.r_Clock_Count [2]),
    .I3(\uart_rx.r_Clock_Count [1]),
    .O(_037_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _078_ (
    .I0(\uart_rx.r_Clock_Count [0]),
    .I1(\uart_rx.r_Clock_Count [7]),
    .I2(\uart_rx.r_Clock_Count [5]),
    .I3(\uart_rx.r_Clock_Count [6]),
    .O(_037_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _079_ (
    .I0(\uart_rx.r_SM_Main [2]),
    .I1(\uart_rx.r_SM_Main [1]),
    .O(_038_[1])
  );
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _080_ (
    .I0(_036_[0]),
    .I1(_036_[1]),
    .I2(\uart_rx.r_Rx_Data ),
    .I3(\uart_rx.r_SM_Main [2]),
    .O(_039_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _081_ (
    .I0(\cd_sync.reset_sync.rst ),
    .I1(_051_[1]),
    .O(_005_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _082_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(\uart_rx.r_SM_Main [0]),
    .O(_051_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _083_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [0]),
    .I2(_043_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_006_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _084_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [0]),
    .O(_043_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _085_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [7]),
    .I2(_064_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_013_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _086_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [7]),
    .O(_064_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _087_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [8]),
    .I2(_065_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_014_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _088_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [8]),
    .O(_065_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _089_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [9]),
    .I2(_045_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_015_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _090_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [9]),
    .O(_045_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _091_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [10]),
    .I2(_047_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_016_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _092_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [10]),
    .O(_047_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _093_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [11]),
    .I2(_048_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_017_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _094_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [11]),
    .O(_048_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _095_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [12]),
    .I2(_046_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_018_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _096_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [12]),
    .O(_046_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _097_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [13]),
    .I2(_050_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_019_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _098_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [13]),
    .O(_050_[2])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _099_ (
    .I0(_061_[0]),
    .I1(\cd_sync.reset_sync.rst ),
    .O(_004_)
  );
  CC_LUT4 #(
    .INIT(16'h004f)
  ) _100_ (
    .I0(_038_[0]),
    .I1(\uart_rx.r_SM_Main [0]),
    .I2(_038_[1]),
    .I3(_059_[3]),
    .O(_061_[0])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _101_ (
    .I0(\uart_rx.r_Rx_Data ),
    .I1(_036_[1]),
    .I2(_036_[0]),
    .O(_059_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _102_ (
    .I0(\uart_rx.r_SM_Main [0]),
    .I1(_038_[1]),
    .O(_040_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _103_ (
    .I0(\uart_rx.r_Bit_Index [0]),
    .I1(\uart_rx.r_Bit_Index [1]),
    .I2(\uart_rx.r_Bit_Index [2]),
    .O(_044_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _104_ (
    .I0(\uart_rx.r_Rx_Data ),
    .I1(\uart_rx.r_SM_Main [1]),
    .I2(\uart_rx.r_SM_Main [0]),
    .I3(\uart_rx.r_SM_Main [2]),
    .O(_060_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _105_ (
    .I0(_057_[3]),
    .I1(\uart_rx.r_Bit_Index [0]),
    .I2(_063_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_022_)
  );
  CC_LUT4 #(
    .INIT(16'hfff8)
  ) _106_ (
    .I0(\uart_rx.r_SM_Main [1]),
    .I1(_038_[0]),
    .I2(\uart_rx.r_SM_Main [0]),
    .I3(\uart_rx.r_SM_Main [2]),
    .O(_057_[3])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _107_ (
    .I0(_038_[0]),
    .I1(_056_[0]),
    .I2(\uart_rx.$11 [0]),
    .O(_063_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _108_ (
    .I0(_044_[0]),
    .I1(_040_[1]),
    .O(_056_[0])
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _109_ (
    .I0(\cd_sync.reset_sync.rst ),
    .I1(\uart_rx.r_Rx_Data_R ),
    .O(_002_)
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _110_ (
    .I0(\cd_sync.reset_sync.rst ),
    .I1(i_Rx_Serial),
    .O(_001_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _111_ (
    .I0(\uart_rx.r_Rx_Byte [0]),
    .I1(\uart_rx.r_Rx_Data ),
    .I2(\cd_sync.reset_sync.rst ),
    .I3(_041_[3]),
    .O(_000_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _112_ (
    .I0(_038_[0]),
    .I1(_040_[1]),
    .I2(_040_[2]),
    .O(_041_[3])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _113_ (
    .I0(\uart_rx.r_Bit_Index [0]),
    .I1(\uart_rx.r_Bit_Index [1]),
    .I2(\uart_rx.r_Bit_Index [2]),
    .O(_040_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _114_ (
    .I0(led_0__o),
    .I1(\uart_rx.r_Rx_Byte [0]),
    .I2(\cd_sync.reset_sync.rst ),
    .I3(_051_[1]),
    .O(_025_)
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _115_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [5]),
    .I2(_042_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_011_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _116_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [5]),
    .O(_042_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _117_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [6]),
    .I2(_053_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_012_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _118_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [6]),
    .O(_053_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _119_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [4]),
    .I2(_062_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_010_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _120_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [4]),
    .O(_062_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _121_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [3]),
    .I2(_054_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_009_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _122_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [3]),
    .O(_054_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _123_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [2]),
    .I2(_055_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_008_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _124_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [2]),
    .O(_055_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _125_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [1]),
    .I2(_039_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_007_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _126_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [1]),
    .O(_039_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _127_ (
    .I0(_057_[0]),
    .I1(\uart_rx.r_Bit_Index [2]),
    .I2(\cd_sync.reset_sync.rst ),
    .I3(_057_[3]),
    .O(_024_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _128_ (
    .I0(_056_[0]),
    .I1(\uart_rx.$11 [2]),
    .O(_057_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _129_ (
    .I0(_058_[0]),
    .I1(\uart_rx.r_Bit_Index [1]),
    .I2(\cd_sync.reset_sync.rst ),
    .I3(_057_[3]),
    .O(_023_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _130_ (
    .I0(_056_[0]),
    .I1(\uart_rx.$11 [1]),
    .O(_058_[0])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _131_ (
    .I0(_039_[0]),
    .I1(\uart_rx.r_Clock_Count [15]),
    .I2(_052_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_021_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _132_ (
    .I0(_038_[0]),
    .I1(_038_[1]),
    .I2(_038_[2]),
    .I3(\uart_rx.$13 [15]),
    .O(_052_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _133_ (
    .I0(\uart_rx.r_Clock_Count [0]),
    .O(_026_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _134_ (
    .I0(\uart_rx.r_Clock_Count [3]),
    .O(_026_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _135_ (
    .I0(\uart_rx.r_Clock_Count [5]),
    .O(_026_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _136_ (
    .I0(\uart_rx.r_Clock_Count [7]),
    .O(_026_[7])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _137_ (
    .I0(\uart_rx.r_Clock_Count [8]),
    .O(_026_[8])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _138_ (
    .I0(\uart_rx.r_Clock_Count [9]),
    .O(_026_[9])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _139_ (
    .I0(\uart_rx.r_Clock_Count [10]),
    .O(_026_[10])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _140_ (
    .I0(\uart_rx.r_Clock_Count [11]),
    .O(_026_[11])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _141_ (
    .I0(\uart_rx.r_Clock_Count [12]),
    .O(_026_[12])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _142_ (
    .I0(\uart_rx.r_Clock_Count [13]),
    .O(_026_[13])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _143_ (
    .I0(\uart_rx.r_Clock_Count [14]),
    .O(_026_[14])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _144_ (
    .I0(\uart_rx.r_Clock_Count [15]),
    .O(_026_[15])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _145_ (
    .I0(\uart_rx.r_Clock_Count [1]),
    .O(_026_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _146_ (
    .I0(\uart_rx.r_Clock_Count [2]),
    .O(_026_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _147_ (
    .I0(\uart_rx.r_Clock_Count [4]),
    .O(_026_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _148_ (
    .I0(\uart_rx.r_Clock_Count [6]),
    .O(_026_[6])
  );
  CC_LUT4 #(
    .INIT(16'h3dff)
  ) _149_ (
    .I0(_044_[0]),
    .I1(_038_[0]),
    .I2(\uart_rx.r_SM_Main [0]),
    .I3(_038_[1]),
    .O(_060_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _150_ (
    .I0(_038_[2]),
    .I1(_060_[1]),
    .I2(_060_[2]),
    .I3(\cd_sync.reset_sync.rst ),
    .O(_003_)
  );
  CC_ADDF _151_ (
    .A(1'h0),
    .B(_026_[0]),
    .CI(1'h1),
    .CO(_027_[1]),
    .S(_029_[0])
  );
  CC_ADDF _152_ (
    .A(1'h0),
    .B(_026_[10]),
    .CI(_027_[10]),
    .CO(_027_[11]),
    .S(_029_[10])
  );
  CC_ADDF _153_ (
    .A(1'h0),
    .B(_026_[11]),
    .CI(_027_[11]),
    .CO(_027_[12]),
    .S(_029_[11])
  );
  CC_ADDF _154_ (
    .A(1'h0),
    .B(_026_[12]),
    .CI(_027_[12]),
    .CO(_027_[13]),
    .S(_029_[12])
  );
  CC_ADDF _155_ (
    .A(1'h0),
    .B(_026_[13]),
    .CI(_027_[13]),
    .CO(_027_[14]),
    .S(_029_[13])
  );
  CC_ADDF _156_ (
    .A(1'h0),
    .B(_026_[14]),
    .CI(_027_[14]),
    .CO(_027_[15]),
    .S(_029_[14])
  );
  CC_ADDF _157_ (
    .A(1'h0),
    .B(_026_[15]),
    .CI(_027_[15]),
    .CO(_028_[15]),
    .S(_029_[15])
  );
  CC_ADDF _158_ (
    .A(1'h1),
    .B(_026_[1]),
    .CI(_027_[1]),
    .CO(_027_[2]),
    .S(_029_[1])
  );
  CC_ADDF _159_ (
    .A(1'h1),
    .B(_026_[2]),
    .CI(_027_[2]),
    .CO(_027_[3]),
    .S(_029_[2])
  );
  CC_ADDF _160_ (
    .A(1'h0),
    .B(_026_[3]),
    .CI(_027_[3]),
    .CO(_027_[4]),
    .S(_029_[3])
  );
  CC_ADDF _161_ (
    .A(1'h1),
    .B(_026_[4]),
    .CI(_027_[4]),
    .CO(_027_[5]),
    .S(_029_[4])
  );
  CC_ADDF _162_ (
    .A(1'h0),
    .B(_026_[5]),
    .CI(_027_[5]),
    .CO(_027_[6]),
    .S(_029_[5])
  );
  CC_ADDF _163_ (
    .A(1'h1),
    .B(_026_[6]),
    .CI(_027_[6]),
    .CO(_027_[7]),
    .S(_029_[6])
  );
  CC_ADDF _164_ (
    .A(1'h0),
    .B(_026_[7]),
    .CI(_027_[7]),
    .CO(_027_[8]),
    .S(_029_[7])
  );
  CC_ADDF _165_ (
    .A(1'h0),
    .B(_026_[8]),
    .CI(_027_[8]),
    .CO(_027_[9]),
    .S(_029_[8])
  );
  CC_ADDF _166_ (
    .A(1'h0),
    .B(_026_[9]),
    .CI(_027_[9]),
    .CO(_027_[10]),
    .S(_029_[9])
  );
  CC_ADDF _167_ (
    .A(1'h1),
    .B(\uart_rx.r_Clock_Count [0]),
    .CI(1'h0),
    .CO(_030_[1]),
    .S(\uart_rx.$13 [0])
  );
  CC_ADDF _168_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [10]),
    .CI(_030_[10]),
    .CO(_030_[11]),
    .S(\uart_rx.$13 [10])
  );
  CC_ADDF _169_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [11]),
    .CI(_030_[11]),
    .CO(_030_[12]),
    .S(\uart_rx.$13 [11])
  );
  CC_ADDF _170_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [12]),
    .CI(_030_[12]),
    .CO(_030_[13]),
    .S(\uart_rx.$13 [12])
  );
  CC_ADDF _171_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [13]),
    .CI(_030_[13]),
    .CO(_030_[14]),
    .S(\uart_rx.$13 [13])
  );
  CC_ADDF _172_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [14]),
    .CI(_030_[14]),
    .CO(_030_[15]),
    .S(\uart_rx.$13 [14])
  );
  CC_ADDF _173_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [15]),
    .CI(_030_[15]),
    .CO(_031_[15]),
    .S(\uart_rx.$13 [15])
  );
  CC_ADDF _174_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [1]),
    .CI(_030_[1]),
    .CO(_030_[2]),
    .S(\uart_rx.$13 [1])
  );
  CC_ADDF _175_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [2]),
    .CI(_030_[2]),
    .CO(_030_[3]),
    .S(\uart_rx.$13 [2])
  );
  CC_ADDF _176_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [3]),
    .CI(_030_[3]),
    .CO(_030_[4]),
    .S(\uart_rx.$13 [3])
  );
  CC_ADDF _177_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [4]),
    .CI(_030_[4]),
    .CO(_030_[5]),
    .S(\uart_rx.$13 [4])
  );
  CC_ADDF _178_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [5]),
    .CI(_030_[5]),
    .CO(_030_[6]),
    .S(\uart_rx.$13 [5])
  );
  CC_ADDF _179_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [6]),
    .CI(_030_[6]),
    .CO(_030_[7]),
    .S(\uart_rx.$13 [6])
  );
  CC_ADDF _180_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [7]),
    .CI(_030_[7]),
    .CO(_030_[8]),
    .S(\uart_rx.$13 [7])
  );
  CC_ADDF _181_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [8]),
    .CI(_030_[8]),
    .CO(_030_[9]),
    .S(\uart_rx.$13 [8])
  );
  CC_ADDF _182_ (
    .A(1'h0),
    .B(\uart_rx.r_Clock_Count [9]),
    .CI(_030_[9]),
    .CO(_030_[10]),
    .S(\uart_rx.$13 [9])
  );
  CC_ADDF _183_ (
    .A(1'h1),
    .B(\uart_rx.r_Bit_Index [0]),
    .CI(1'h0),
    .CO(_032_[1]),
    .S(\uart_rx.$11 [0])
  );
  CC_ADDF _184_ (
    .A(1'h0),
    .B(\uart_rx.r_Bit_Index [1]),
    .CI(_032_[1]),
    .CO(_032_[2]),
    .S(\uart_rx.$11 [1])
  );
  CC_ADDF _185_ (
    .A(1'h0),
    .B(\uart_rx.r_Bit_Index [2]),
    .CI(_032_[2]),
    .CO(_033_[2]),
    .S(\uart_rx.$11 [2])
  );
  CC_BUFG _186_ (
    .I(_034_),
    .O(\cd_sync.clk )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _187_ (
    .CLK(\cd_sync.clk ),
    .D(1'h0),
    .EN(1'h1),
    .Q(\cd_sync.reset_sync.stage0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _188_ (
    .CLK(\cd_sync.clk ),
    .D(\cd_sync.reset_sync.stage0 ),
    .EN(1'h1),
    .Q(\cd_sync.reset_sync.rst ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _189_ (
    .CLK(\cd_sync.clk ),
    .D(_000_),
    .EN(1'h1),
    .Q(\uart_rx.r_Rx_Byte [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _190_ (
    .CLK(\cd_sync.clk ),
    .D(_001_),
    .EN(1'h1),
    .Q(\uart_rx.r_Rx_Data_R ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _191_ (
    .CLK(\cd_sync.clk ),
    .D(_002_),
    .EN(1'h1),
    .Q(\uart_rx.r_Rx_Data ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _192_ (
    .CLK(\cd_sync.clk ),
    .D(_003_),
    .EN(1'h1),
    .Q(\uart_rx.r_SM_Main [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _193_ (
    .CLK(\cd_sync.clk ),
    .D(_004_),
    .EN(1'h1),
    .Q(\uart_rx.r_SM_Main [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _194_ (
    .CLK(\cd_sync.clk ),
    .D(_005_),
    .EN(1'h1),
    .Q(\uart_rx.r_SM_Main [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _195_ (
    .CLK(\cd_sync.clk ),
    .D(_006_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _196_ (
    .CLK(\cd_sync.clk ),
    .D(_007_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _197_ (
    .CLK(\cd_sync.clk ),
    .D(_008_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _198_ (
    .CLK(\cd_sync.clk ),
    .D(_009_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _199_ (
    .CLK(\cd_sync.clk ),
    .D(_010_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _200_ (
    .CLK(\cd_sync.clk ),
    .D(_011_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _201_ (
    .CLK(\cd_sync.clk ),
    .D(_012_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _202_ (
    .CLK(\cd_sync.clk ),
    .D(_013_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _203_ (
    .CLK(\cd_sync.clk ),
    .D(_014_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _204_ (
    .CLK(\cd_sync.clk ),
    .D(_015_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _205_ (
    .CLK(\cd_sync.clk ),
    .D(_016_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _206_ (
    .CLK(\cd_sync.clk ),
    .D(_017_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _207_ (
    .CLK(\cd_sync.clk ),
    .D(_018_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _208_ (
    .CLK(\cd_sync.clk ),
    .D(_019_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _209_ (
    .CLK(\cd_sync.clk ),
    .D(_020_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _210_ (
    .CLK(\cd_sync.clk ),
    .D(_021_),
    .EN(1'h1),
    .Q(\uart_rx.r_Clock_Count [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _211_ (
    .CLK(\cd_sync.clk ),
    .D(_022_),
    .EN(1'h1),
    .Q(\uart_rx.r_Bit_Index [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _212_ (
    .CLK(\cd_sync.clk ),
    .D(_023_),
    .EN(1'h1),
    .Q(\uart_rx.r_Bit_Index [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _213_ (
    .CLK(\cd_sync.clk ),
    .D(_024_),
    .EN(1'h1),
    .Q(\uart_rx.r_Bit_Index [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _214_ (
    .CLK(\cd_sync.clk ),
    .D(_025_),
    .EN(1'h1),
    .Q(led_0__o),
    .SR(1'h0)
  );
  CC_IBUF _215_ (
    .I(clk0_0__io),
    .Y(_034_)
  );
  CC_OBUF _216_ (
    .A(led_0__o),
    .O(led_0__io)
  );
  CC_IBUF _217_ (
    .I(uart_0__rx__io),
    .Y(i_Rx_Serial)
  );
  CC_OBUF _218_ (
    .A(1'h0),
    .O(uart_0__tx__io)
  );
  assign _033_[1:0] = _032_[2:1];
  assign _037_[3] = _028_[15];
  assign _038_[3] = \uart_rx.$13 [8];
  assign { _039_[3], _039_[1] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [1] };
  assign _040_[0] = _038_[0];
  assign _041_[2:0] = { \cd_sync.reset_sync.rst , \uart_rx.r_Rx_Data , \uart_rx.r_Rx_Byte [0] };
  assign { _042_[3], _042_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [5], _039_[0] };
  assign { _043_[3], _043_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [0], _039_[0] };
  assign _044_[1] = _040_[1];
  assign { _045_[3], _045_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [9], _039_[0] };
  assign { _046_[3], _046_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [12], _039_[0] };
  assign { _047_[3], _047_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [10], _039_[0] };
  assign { _048_[3], _048_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [11], _039_[0] };
  assign { _049_[3], _049_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [14], _039_[0] };
  assign { _050_[3], _050_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [13], _039_[0] };
  assign _051_[0] = \cd_sync.reset_sync.rst ;
  assign { _052_[3], _052_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [15], _039_[0] };
  assign { _053_[3], _053_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [6], _039_[0] };
  assign { _054_[3], _054_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [3], _039_[0] };
  assign { _055_[3], _055_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [2], _039_[0] };
  assign _056_[1] = \uart_rx.$11 [2];
  assign _057_[2:1] = { \cd_sync.reset_sync.rst , \uart_rx.r_Bit_Index [2] };
  assign _058_[3:1] = { _057_[3], \cd_sync.reset_sync.rst , \uart_rx.r_Bit_Index [1] };
  assign _059_[2:0] = { _038_[1], \uart_rx.r_SM_Main [0], _038_[0] };
  assign { _060_[3], _060_[0] } = { \cd_sync.reset_sync.rst , _038_[2] };
  assign _061_[1] = \cd_sync.reset_sync.rst ;
  assign { _062_[3], _062_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [4], _039_[0] };
  assign { _063_[3], _063_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Bit_Index [0], _057_[3] };
  assign { _064_[3], _064_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [7], _039_[0] };
  assign { _065_[3], _065_[1:0] } = { \cd_sync.reset_sync.rst , \uart_rx.r_Clock_Count [8], _039_[0] };
  assign \cd_sync.clk0_0__i  = \cd_sync.clk ;
  assign _032_[0] = 1'h0;
  assign _031_[14:0] = _030_[15:1];
  assign _030_[0] = 1'h0;
  assign _028_[14:0] = _027_[15:1];
  assign _027_[0] = 1'h1;
  assign clk0_0__i = \cd_sync.clk ;
  assign \pin_clk0_0.clk0_0__i  = \cd_sync.clk ;
  assign \pin_clk0_0.i  = \cd_sync.clk ;
  assign \uart_rx.$11 [3] = 1'hx;
  assign \uart_rx.$13 [16] = 1'hx;
  assign \uart_rx.r_Rx_Byte [7:1] = 7'hxx;
endmodule
