
---------- Begin Simulation Statistics ----------
final_tick                                 1221530400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188892                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   339884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.21                       # Real time elapsed on the host
host_tick_rate                               92446433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2495886                       # Number of instructions simulated
sim_ops                                       4491012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1221530400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               504345                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24398                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            531259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             271162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          504345                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           233183                       # Number of indirect misses.
system.cpu.branchPred.lookups                  571662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12197                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2857339                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2188498                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24506                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     425852                       # Number of branches committed
system.cpu.commit.bw_lim_events                751744                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          898640                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2495886                       # Number of instructions committed
system.cpu.commit.committedOps                4491012                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2644505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.698243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.737076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1179545     44.60%     44.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       218826      8.27%     52.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       217960      8.24%     61.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276430     10.45%     71.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       751744     28.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2644505                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     125919                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16455                       # Number of function calls committed.
system.cpu.commit.int_insts                   4394524                       # Number of committed integer instructions.
system.cpu.commit.loads                        605823                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24616      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3482532     77.54%     78.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3552      0.08%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37654      0.84%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4941      0.11%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.14%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           19556      0.44%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           20446      0.46%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          25091      0.56%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          580297     12.92%     93.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         243460      5.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        25526      0.57%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14507      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4491012                       # Class of committed instruction
system.cpu.commit.refs                         863790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2495886                       # Number of Instructions Simulated
system.cpu.committedOps                       4491012                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.223544                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.223544                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8067                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33777                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48855                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4525                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1029541                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5607763                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   357722                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1386761                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24579                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90862                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      689393                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2045                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277480                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.fetch.Branches                      571662                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    294081                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2478190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4703                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3271186                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49158                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.187195                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             385833                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             289552                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.071176                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2889465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.037264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1292063     44.72%     44.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89180      3.09%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71492      2.47%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    92480      3.20%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1344250     46.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2889465                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    209846                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   113250                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    261188400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9014800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9014400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      8243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      8236400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7874400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      8154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     97982400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     98230400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     98154800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     98290000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2013498400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28933                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   456797                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.647112                       # Inst execution rate
system.cpu.iew.exec_refs                       968673                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277466                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693150                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                721868                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                963                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               585                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               287757                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5389609                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                691207                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34854                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5029994                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3369                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9350                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24579                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15693                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            54698                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116043                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29789                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20838                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8095                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6862687                       # num instructions consuming a value
system.cpu.iew.wb_count                       5007991                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572167                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3926604                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.639907                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5014906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7742492                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4236324                       # number of integer regfile writes
system.cpu.ipc                               0.817298                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.817298                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31102      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3917828     77.35%     77.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3592      0.07%     78.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41481      0.82%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6644      0.13%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1288      0.03%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7017      0.14%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                23555      0.47%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22413      0.44%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               25780      0.51%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2506      0.05%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               669575     13.22%     93.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              264161      5.22%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32031      0.63%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15879      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5064852                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  144334                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              290126                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       140665                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             189933                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4889416                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12747548                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4867326                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6098350                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5388451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5064852                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          898586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18509                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            398                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1336688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2889465                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.752868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669697                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1183596     40.96%     40.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              202822      7.02%     47.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              366525     12.68%     60.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              417108     14.44%     75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              719414     24.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2889465                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.658526                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      294208                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           377                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             15036                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8032                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               721868                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              287757                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1924843                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          3053827                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  839084                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5905576                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49247                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   409166                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16936                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4187                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14389583                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5532418                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7319481                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1417573                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74701                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24579                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178776                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1413879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            248567                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8698270                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    213472                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            954                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7282413                       # The number of ROB reads
system.cpu.rob.rob_writes                    11025162                       # The number of ROB writes
system.cpu.timesIdled                            1636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38472                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          723                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            723                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1351                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8143                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1372                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12241                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13613                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11433786                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29545914                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17745                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4163                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24017                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1002                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2131                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2131                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17745                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8559                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49787                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58346                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       187968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1451904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10588                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30462                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014937                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121572                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30008     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30462                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20325597                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19044721                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3527997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       290412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           290412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       290412                       # number of overall hits
system.cpu.icache.overall_hits::total          290412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3668                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3668                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3668                       # number of overall misses
system.cpu.icache.overall_misses::total          3668                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180349600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180349600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180349600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180349600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294080                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012473                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012473                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012473                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012473                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49168.375136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49168.375136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49168.375136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49168.375136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          729                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          729                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          729                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2939                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2939                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2939                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2939                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145420800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145420800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145420800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145420800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009994                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009994                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009994                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009994                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49479.686968                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49479.686968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49479.686968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49479.686968                       # average overall mshr miss latency
system.cpu.icache.replacements                   2683                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       290412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          290412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3668                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3668                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180349600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180349600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012473                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012473                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49168.375136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49168.375136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          729                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145420800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145420800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49479.686968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49479.686968                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.735442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              265535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             98.969437                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.735442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            591099                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           591099                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       856720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           856720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       856720                       # number of overall hits
system.cpu.dcache.overall_hits::total          856720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34797                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34797                       # number of overall misses
system.cpu.dcache.overall_misses::total         34797                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1681434400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1681434400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1681434400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1681434400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       891517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       891517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       891517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       891517                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039031                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039031                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48321.246084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48321.246084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48321.246084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48321.246084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               770                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.067532                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1727                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2812                       # number of writebacks
system.cpu.dcache.writebacks::total              2812                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12635                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4302                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16937                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577624800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577624800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577624800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248691790                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826316590                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014172                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014172                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014172                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45716.248516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45716.248516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45716.248516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57808.412366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48787.659562                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15913                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       600914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          600914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1574313600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1574313600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       633542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       633542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051501                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48250.386171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48250.386171                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473740800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473740800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45092.404340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45092.404340                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107120800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107120800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49387.183034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49387.183034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48794.739314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48794.739314                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4302                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4302                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248691790                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248691790                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57808.412366                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57808.412366                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.684047                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15913                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.180419                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   751.203281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.480766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.733597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225079                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          216                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          723                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1799971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1799971                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             963                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4996                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          870                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6829                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            963                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4996                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          870                       # number of overall hits
system.l2cache.overall_hits::total               6829                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1974                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7639                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3432                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13045                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1974                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7639                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3432                       # number of overall misses
system.l2cache.overall_misses::total            13045                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133772800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520214000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239040001                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    893026801                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133772800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520214000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239040001                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    893026801                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2937                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12635                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4302                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19874                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2937                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12635                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4302                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19874                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672114                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604590                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.797768                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656385                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672114                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604590                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.797768                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656385                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67767.375887                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68099.751276                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69650.349942                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68457.401380                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67767.375887                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68099.751276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69650.349942                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68457.401380                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1351                       # number of writebacks
system.l2cache.writebacks::total                 1351                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1974                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7628                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3415                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13017                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1974                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7628                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3415                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          596                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13613                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117980800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458880400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211042825                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787904025                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117980800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458880400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211042825                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34986614                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822890639                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672114                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603720                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793817                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654976                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672114                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603720                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793817                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684965                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59767.375887                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60157.367593                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61798.777452                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60528.848813                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59767.375887                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60157.367593                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61798.777452                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58702.372483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60448.882612                       # average overall mshr miss latency
system.l2cache.replacements                      9584                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2812                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2812                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2812                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2812                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          596                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          596                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34986614                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34986614                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58702.372483                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58702.372483                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          756                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              756                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1375                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1375                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95056800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95056800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2131                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2131                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645237                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645237                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69132.218182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69132.218182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1372                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1372                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84010000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84010000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.643829                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.643829                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61231.778426                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61231.778426                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          963                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4240                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          870                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6073                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1974                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6264                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3432                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11670                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133772800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425157200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239040001                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797970001                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2937                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17743                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672114                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.797768                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657724                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67767.375887                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67873.116220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69650.349942                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68377.892117                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1974                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6256                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3415                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11645                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117980800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374870400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211042825                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703894025                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672114                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595583                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793817                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59767.375887                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59921.739130                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61798.777452                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60446.030485                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3750.738821                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26205                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9584                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.734245                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.960421                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   364.620145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2307.593155                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.413098                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   148.152003                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003897                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.089019                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.563377                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036170                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.915708                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1155                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2941                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2689                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281982                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718018                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321360                       # Number of tag accesses
system.l2cache.tags.data_accesses              321360                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1221530400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86464                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86464                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1974                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7628                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3415                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          596                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13613                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1351                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1351                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103424360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          399656038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    178923095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31226403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              713229896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103424360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103424360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70783339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70783339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70783339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103424360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         399656038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    178923095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31226403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             784013235                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1238583200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10499938                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                 18897234                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                               69777091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2565360                       # Number of instructions simulated
sim_ops                                       4618023                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000017                       # Number of seconds simulated
sim_ticks                                    17052800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9927                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                84                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10918                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8402                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9927                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1525                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11005                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      32                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    146266                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    77365                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                84                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10615                       # Number of branches committed
system.cpu.commit.bw_lim_events                 24336                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2404                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                69474                       # Number of instructions committed
system.cpu.commit.committedOps                 127011                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.128735                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.288632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3280      8.08%      8.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2478      6.10%     14.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4314     10.63%     24.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6187     15.24%     40.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        24336     59.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40595                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                    125716                       # Number of committed integer instructions.
system.cpu.commit.loads                         17023                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           108272     85.25%     85.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.04%     85.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.02%     85.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.03%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.02%     85.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.04%     85.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.04%     85.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.02%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.03%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16895     13.30%     98.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1262      0.99%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.10%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            127011                       # Class of committed instruction
system.cpu.commit.refs                          18357                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       69474                       # Number of Instructions Simulated
system.cpu.committedOps                        127011                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.613640                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.613640                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2687                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 130092                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      801                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     37566                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                     84                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   150                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       17242                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1377                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       11005                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       486                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    23                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          71325                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     168                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258139                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               8434                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.673039                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              41288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.170534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.433421                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3259      7.89%      7.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6265     15.17%     23.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1147      2.78%     25.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      122      0.30%     26.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    30495     73.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                41288                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       883                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      553                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      7293200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      7293200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      7292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      7292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      7292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      7292800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1865600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1866400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1865600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       51409200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  108                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10729                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.015434                       # Inst execution rate
system.cpu.iew.exec_refs                        18615                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1377                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17334                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 2                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1410                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              129415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 17238                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               122                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                128554                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                     84                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    17                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               55                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          311                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           77                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             26                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    200359                       # num instructions consuming a value
system.cpu.iew.wb_count                        128505                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566498                       # average fanout of values written-back
system.cpu.iew.wb_producers                    113503                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.014285                       # insts written-back per cycle
system.cpu.iew.wb_sent                         128529                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   205632                       # number of integer regfile reads
system.cpu.int_regfile_writes                  114833                       # number of integer regfile writes
system.cpu.ipc                               1.629621                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.629621                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               153      0.12%      0.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                109394     85.02%     85.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.04%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.04%     85.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.03%     85.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.07%     85.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   96      0.07%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.03%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 68      0.05%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                17043     13.24%     98.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1308      1.02%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             235      0.18%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 128675                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     732                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1473                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          683                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1340                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 127790                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             297225                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       127822                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            130479                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     129394                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    128675                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         41288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.116523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.208519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3349      8.11%      8.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 474      1.15%      9.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6509     15.76%     25.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8641     20.93%     45.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22315     54.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           41288                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.018273                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         486                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17334                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1410                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   40053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            42632                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2129                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                191040                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     32                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                      889                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                396654                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 129851                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              194460                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     37614                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                     84                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   228                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3422                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1355                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           207591                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       323                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       145674                       # The number of ROB reads
system.cpu.rob.rob_writes                      259523                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            132                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           24                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            52                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 28                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            28                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                28                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      28    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  28                       # Request fanout histogram
system.membus.reqLayer2.occupancy               24000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              60600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  66                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                81                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             66                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                28                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 94                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042553                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202930                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       90     95.74%     95.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      4.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   94                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        17052800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          447                       # number of overall hits
system.cpu.icache.overall_hits::total             447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             39                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            39                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1375600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1375600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1375600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1375600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          486                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          486                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080247                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080247                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080247                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080247                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35271.794872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35271.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35271.794872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35271.794872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1131200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1131200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1131200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1131200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059671                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059671                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059671                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059671                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39006.896552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39006.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39006.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39006.896552                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1375600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1375600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080247                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35271.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35271.794872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1131200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1131200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059671                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39006.896552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39006.896552                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             77.034483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1001                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1001                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18445                       # number of overall hits
system.cpu.dcache.overall_hits::total           18445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2501600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2501600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2501600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2501600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004050                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33354.666667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33354.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33354.666667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33354.666667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1073600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1073600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1073600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1092796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30674.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30674.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30674.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29535.027027                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        17111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17111                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2501600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2501600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        17186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33354.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33354.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1073600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1073600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30674.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30674.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1334                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19196                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9598                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               16716                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            451.783784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.742775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   211.257225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.206306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             37077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            37077                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  38                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             22                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 38                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                28                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           15                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               28                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       978800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       845600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1824400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       978800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       845600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1824400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517241                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.371429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.424242                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517241                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.371429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.424242                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65253.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65046.153846                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65157.142857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65253.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65046.153846                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65157.142857                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       858800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       741600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1600400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       858800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       741600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1600400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.371429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.424242                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.371429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.424242                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57253.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57046.153846                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57157.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57253.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57046.153846                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57157.142857                       # average overall mshr miss latency
system.l2cache.replacements                        28                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       978800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       845600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1824400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517241                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.371429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.424242                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65253.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65046.153846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65157.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       858800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       741600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1600400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517241                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.371429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.424242                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57253.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57046.153846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57157.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     89                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   28                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.178571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1053.500328                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1857.701304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1008.770384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.027984                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453540                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246282                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033210                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1146                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2950                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2666                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279785                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720215                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1084                       # Number of tag accesses
system.l2cache.tags.data_accesses                1084                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     17052800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           56295740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           48789642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              105085382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      56295740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          56295740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7506099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7506099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7506099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          56295740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          48789642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             112591481                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1267385200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9113251                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 16425889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              101290814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2590522                       # Number of instructions simulated
sim_ops                                       4670390                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    28802000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9331                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8943                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9331                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6186                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9963                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          847                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     36126                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    23428                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1032                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5948                       # Number of branches committed
system.cpu.commit.bw_lim_events                  8964                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           21197                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25162                       # Number of instructions committed
system.cpu.commit.committedOps                  52367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        44773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.169611                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26987     60.28%     60.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3620      8.09%     68.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2715      6.06%     74.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2487      5.55%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         8964     20.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        44773                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     51168                       # Number of committed integer instructions.
system.cpu.commit.loads                          7019                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            40243     76.85%     77.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.03%     77.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.43%     77.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.27%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.43%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.21%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.40%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.59%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.50%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.19%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6169     11.78%     92.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2647      5.05%     97.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.62%     98.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             52367                       # Class of committed instruction
system.cpu.commit.refs                          10228                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25162                       # Number of Instructions Simulated
system.cpu.committedOps                         52367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.861656                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.861656                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           84                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          157                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          288                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17417                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  81409                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11194                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19755                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1042                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1428                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9005                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4127                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9963                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4461                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         36659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   383                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          43113                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2084                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.138365                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.598750                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              50836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.747994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26959     53.03%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1085      2.13%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1166      2.29%     57.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1060      2.09%     59.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20566     40.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                50836                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4229                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2565                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      3378400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      3378400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      3378800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      3378800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      3378800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      3378400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       144800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       146800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       144800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       146400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1362400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1364800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1358800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1365200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       26608000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1271                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6859                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.911659                       # Inst execution rate
system.cpu.iew.exec_refs                        13105                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4120                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10019                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                27                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4730                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               73554                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1558                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 65644                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   113                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1042                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   185                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              467                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1521                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1116                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     76564                       # num instructions consuming a value
system.cpu.iew.wb_count                         64937                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.615172                       # average fanout of values written-back
system.cpu.iew.wb_producers                     47100                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.901840                       # insts written-back per cycle
system.cpu.iew.wb_sent                          65216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92125                       # number of integer regfile reads
system.cpu.int_regfile_writes                   51565                       # number of integer regfile writes
system.cpu.ipc                               0.349448                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.349448                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               682      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 50677     75.41%     76.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   261      0.39%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 231      0.34%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.37%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  151      0.22%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  405      0.60%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  429      0.64%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 299      0.44%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                173      0.26%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8135     12.11%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3653      5.44%     97.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1195      1.78%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            644      0.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  67199                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3829                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7695                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3633                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5936                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  62688                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             177955                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        61304                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             88829                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      73237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     67199                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 317                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           21197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               413                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        26770                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         50836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.321878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.656876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28171     55.42%     55.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3667      7.21%     62.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3984      7.84%     70.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4492      8.84%     79.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10522     20.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           50836                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.933255                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4486                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               168                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              150                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10019                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4730                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28004                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            72005                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   12484                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 64146                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    383                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12168                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    288                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                198677                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  78730                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               93348                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     20097                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1502                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1042                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2610                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29226                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5851                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           113096                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2435                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2701                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       109373                       # The number of ROB reads
system.cpu.rob.rob_writes                      153233                       # The number of ROB writes
system.cpu.timesIdled                             247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1461                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               43                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           739                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              332                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           367                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 382                       # Request fanout histogram
system.membus.reqLayer2.occupancy              335627                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             826273                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 711                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           107                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1015                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 19                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                19                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            712                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1369                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2191                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               392                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1123                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039181                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.194111                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1079     96.08%     96.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                       44      3.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1123                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              328800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               661164                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              547200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3902                       # number of overall hits
system.cpu.icache.overall_hits::total            3902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          559                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            559                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          559                       # number of overall misses
system.cpu.icache.overall_misses::total           559                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22599600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22599600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22599600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22599600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.125308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.125308                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40428.622540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40428.622540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40428.622540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40428.622540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17859600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17859600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17859600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17859600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.102443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.102443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.102443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102443                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39080.087527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39080.087527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39080.087527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39080.087527                       # average overall mshr miss latency
system.cpu.icache.replacements                    456                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          559                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           559                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22599600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22599600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.125308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40428.622540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40428.622540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17859600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17859600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.102443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.102443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39080.087527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39080.087527                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               30416                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               712                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.719101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9378                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11261                       # number of overall hits
system.cpu.dcache.overall_hits::total           11261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          456                       # number of overall misses
system.cpu.dcache.overall_misses::total           456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18633200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18633200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18633200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18633200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11717                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11717                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40862.280702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40862.280702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40862.280702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40862.280702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                28                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           82                       # number of writebacks
system.cpu.dcache.writebacks::total                82                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9703200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9703200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9703200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1793963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11497163                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        40430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        40430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        40430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52763.617647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41960.448905                       # average overall mshr miss latency
system.cpu.dcache.replacements                    274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17547600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17547600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8503                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051394                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051394                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40154.691076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40154.691076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8632800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8632800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39062.443439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39062.443439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           19                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1085600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1085600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57136.842105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57136.842105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1070400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1070400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56336.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56336.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           34                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1793963                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1793963                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52763.617647                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52763.617647                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              247567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            190.729584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.659635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.340365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             23708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            23708                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             226                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             112                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 348                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            226                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            112                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                348                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           231                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           128                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               383                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          231                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          128                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           24                       # number of overall misses
system.l2cache.overall_misses::total              383                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15408800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8465600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1689973                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25564373                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15408800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8465600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1689973                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25564373                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          457                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          240                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             731                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          457                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          240                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            731                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.505470                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.533333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.523940                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.505470                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.533333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.523940                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66704.761905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66137.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70415.541667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66747.710183                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66704.761905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66137.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70415.541667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66747.710183                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          231                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          128                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          231                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          128                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13568800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7441600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1497973                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22508373                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13568800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7441600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1497973                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22508373                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.505470                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.523940                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.505470                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.523940                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58739.393939                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58137.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62415.541667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58768.597911                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58739.393939                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58137.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62415.541667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58768.597911                       # average overall mshr miss latency
system.l2cache.replacements                       392                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           82                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           82                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           82                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           82                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1014000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1014000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           19                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.789474                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.789474                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       894000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       894000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.789474                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.789474                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          226                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          108                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          344                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          368                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15408800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7451600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1689973                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     24550373                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          457                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          221                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.505470                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.511312                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.705882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.516854                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66704.761905                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65943.362832                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70415.541667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66712.970109                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          368                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13568800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6547600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1497973                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     21614373                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.505470                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.511312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.705882                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.516854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58739.393939                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57943.362832                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62415.541667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58734.709239                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13965                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4488                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.111631                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.361281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1122.399379                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1823.197943                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   977.704074                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.337324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445117                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238697                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031821                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1055                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3041                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2392                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.257568                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.742432                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12072                       # Number of tag accesses
system.l2cache.tags.data_accesses               12072                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28802000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14720                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              230                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              128                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  382                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          511075620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          284424693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     53329630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              848829942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     511075620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         511075620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        55551698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              55551698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        55551698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         511075620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         284424693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     53329630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             904381640                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
