vendor_name = ModelSim
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello-adc.bdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div1Hz1s.bsf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div05Hz2s.bsf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div02Hz5s.bsf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/detect.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarmeClock.smf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Div2Hz05s.bdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/SEVSEG_ETAGE.smf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ETAGE.smf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AlarMaintenance.smf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge.bdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/DivHorloge Robin.bdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/Quartus.bdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/AffichagePorte.smf
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/ADC_to_12bits.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/adc_sample_to_out.vhd
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_adc_control_core.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_fsm.v
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_modular_adc_control_avrg_fifo.v
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/rqbin/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/scfifo_ds61.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_dpfifo_3o41.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/a_fefifo_c6e.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_337.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/altsyncram_rqn1.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/db/cntr_n2b.tdf
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/chsel_code_converter_sw_to_hw.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/hello_adc_altpll.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_controller.v
source_file = 1, /home/rqbin/Documents/ECE/ECE ING 2/Conception FPGA/Projet_S1/Repo/Quartus/altera_reset_synchronizer.v
design_name = hard_block
design_name = \hello-adc\
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, \hello-adc\, 1
instance = comp, \ADC_CLK_10~input\, ADC_CLK_10~input, \hello-adc\, 1
instance = comp, \MAX10_CLK1_50~input\, MAX10_CLK1_50~input, \hello-adc\, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, \hello-adc\, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, \hello-adc\, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, \hello-adc\, 1
