/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire celloutsig_0_63z;
  wire [15:0] celloutsig_0_64z;
  wire [16:0] celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [21:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_27z ? celloutsig_0_19z : celloutsig_0_0z;
  assign celloutsig_0_41z = celloutsig_0_18z[2] ? celloutsig_0_7z[4] : celloutsig_0_19z;
  assign celloutsig_0_43z = celloutsig_0_19z ? celloutsig_0_15z[8] : celloutsig_0_31z[2];
  assign celloutsig_1_2z = celloutsig_1_0z[6] ? celloutsig_1_1z : in_data[118];
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_3z;
  assign celloutsig_0_9z = celloutsig_0_3z[2] ? celloutsig_0_0z : celloutsig_0_3z[1];
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_7z : celloutsig_1_14z[3];
  assign celloutsig_0_25z = celloutsig_0_2z ? celloutsig_0_18z[0] : celloutsig_0_12z[14];
  assign celloutsig_0_0z = ~(in_data[61] & in_data[20]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[2] & in_data[5]);
  assign celloutsig_0_4z = ~in_data[67];
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_30z = celloutsig_0_24z | ~(celloutsig_0_14z[2]);
  assign celloutsig_0_27z = celloutsig_0_17z[2] | celloutsig_0_23z;
  assign celloutsig_0_19z = celloutsig_0_5z[4] ^ celloutsig_0_17z[7];
  assign celloutsig_0_60z = celloutsig_0_16z[5:3] + celloutsig_0_12z[4:2];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_7z[3:1], celloutsig_0_13z, celloutsig_0_47z };
  reg [10:0] _20_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 11'h000;
    else _20_ <= { celloutsig_0_15z[8:5], celloutsig_0_14z, celloutsig_0_19z };
  assign { _02_[10:5], _00_, _02_[3:0] } = _20_;
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z } >= { in_data[165], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_63z = { celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_57z } > celloutsig_0_3z[3:1];
  assign celloutsig_1_1z = in_data[130:125] > in_data[128:123];
  assign celloutsig_1_5z = in_data[118:108] <= { celloutsig_1_0z[9:0], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[60:56] <= in_data[4:0];
  assign celloutsig_0_6z = celloutsig_0_3z[3:1] && in_data[34:32];
  assign celloutsig_1_8z = in_data[144:133] && { celloutsig_1_0z[4:2], celloutsig_1_6z };
  assign celloutsig_0_34z = { in_data[87:85], celloutsig_0_25z } < celloutsig_0_17z[4:1];
  assign celloutsig_0_13z = in_data[77] & ~(celloutsig_0_7z[6]);
  assign celloutsig_0_68z = celloutsig_0_11z[6:4] % { 1'h1, celloutsig_0_66z[2], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_10z[4:2] % { 1'h1, celloutsig_1_15z[19:18] };
  assign celloutsig_0_67z = - celloutsig_0_56z;
  assign celloutsig_0_7z = - { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_14z = - celloutsig_1_12z[4:1];
  assign celloutsig_0_17z = - { celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_18z = - celloutsig_0_16z;
  assign celloutsig_0_22z = celloutsig_0_12z[11:0] !== { _02_[5], _00_, _02_[3:1], celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_1_15z = ~ { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_14z = ~ { celloutsig_0_12z[13:9], celloutsig_0_0z };
  assign celloutsig_0_32z = ~ in_data[88:76];
  assign celloutsig_0_37z = celloutsig_0_3z[2:0] | celloutsig_0_10z[4:2];
  assign celloutsig_0_5z = { celloutsig_0_3z[1], celloutsig_0_3z } | { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_66z = { celloutsig_0_36z, celloutsig_0_64z } | { celloutsig_0_32z[11:7], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_60z, _01_, celloutsig_0_41z, celloutsig_0_50z };
  assign celloutsig_1_6z = { celloutsig_1_0z[8:1], celloutsig_1_5z } | { celloutsig_1_0z[6:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_16z = celloutsig_0_11z[9:3] | { celloutsig_0_7z[4:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = & celloutsig_0_7z[2:0];
  assign celloutsig_0_50z = celloutsig_0_43z & celloutsig_0_25z;
  assign celloutsig_0_24z = celloutsig_0_16z[4] & celloutsig_0_19z;
  assign celloutsig_0_26z = celloutsig_0_10z[6:3] << celloutsig_0_14z[3:0];
  assign celloutsig_0_35z = { celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_30z } <<< celloutsig_0_3z[3:1];
  assign celloutsig_0_64z = { celloutsig_0_32z[11:1], celloutsig_0_63z, celloutsig_0_26z } <<< { in_data[43:42], celloutsig_0_31z, celloutsig_0_34z, celloutsig_0_41z, celloutsig_0_56z, _01_ };
  assign celloutsig_1_0z = in_data[160:150] <<< in_data[108:98];
  assign celloutsig_1_12z = in_data[168:163] <<< { celloutsig_1_6z[5:2], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_7z[5:0], celloutsig_0_0z } <<< { celloutsig_0_3z[3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[9:3], 1'h1, celloutsig_0_11z[1], 1'h1, celloutsig_0_1z, celloutsig_0_5z } <<< { in_data[77:63], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_9z } <<< celloutsig_0_7z[5:2];
  assign celloutsig_0_56z = { celloutsig_0_14z[4:3], celloutsig_0_30z } - { _01_[1:0], celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[24], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } ~^ { in_data[27:25], celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[116:114], celloutsig_1_7z, celloutsig_1_5z } ^ { celloutsig_1_0z[7:5], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_47z = ~((celloutsig_0_1z & celloutsig_0_14z[3]) | celloutsig_0_4z);
  assign celloutsig_0_57z = ~((celloutsig_0_37z[0] & celloutsig_0_35z[2]) | celloutsig_0_32z[4]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | in_data[89]);
  assign { celloutsig_0_11z[1], celloutsig_0_11z[9:7], celloutsig_0_11z[5], celloutsig_0_11z[3], celloutsig_0_11z[4], celloutsig_0_11z[6] } = { celloutsig_0_8z, celloutsig_0_7z[5:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } ~^ { celloutsig_0_1z, celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z[2], celloutsig_0_3z[0], celloutsig_0_3z[1], celloutsig_0_3z[3] };
  assign { celloutsig_0_15z[8:2], celloutsig_0_15z[0] } = { celloutsig_0_12z[15:12], celloutsig_0_6z, celloutsig_0_3z[3:2], celloutsig_0_3z[0] } ^ { celloutsig_0_11z[9:3], celloutsig_0_11z[1] };
  assign _02_[4] = _00_;
  assign { celloutsig_0_11z[2], celloutsig_0_11z[0] } = 2'h3;
  assign { out_data[130:128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
