// Seed: 1375159981
module module_0 ();
  wire id_1;
  assign module_1.type_6 = 0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  logic id_3
);
  task id_5;
    begin : LABEL_0
      assign id_2.id_1 = id_3;
    end
  endtask
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    output uwire id_0,
    input  uwire id_1
);
  wire id_3;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_4;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
