
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010218                       # Number of seconds simulated
sim_ticks                                 10217586000                       # Number of ticks simulated
final_tick                                10217586000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39153                       # Simulator instruction rate (inst/s)
host_op_rate                                    83077                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106836500                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210196                       # Number of bytes of host memory used
host_seconds                                    95.64                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             24768                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             60608                       # Number of bytes read from this memory
system.physmem.bytes_read::total                85376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        24768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24768                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                387                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                947                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1334                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst              2424056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              5931734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8355790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         2424056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2424056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             2424056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             5931734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8355790                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                             30                       # number of replacements
system.l2.tagsinuse                        818.762828                       # Cycle average of tags in use
system.l2.total_refs                               10                       # Total number of references to valid blocks.
system.l2.sampled_refs                            902                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.011086                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            15.483100                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             330.884457                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             472.395271                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.323129                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.461324                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.799573                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    6                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       7                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               21                       # number of Writeback hits
system.l2.Writeback_hits::total                    21                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     6                       # number of demand (read+write) hits
system.l2.demand_hits::total                        7                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                    6                       # number of overall hits
system.l2.overall_hits::total                       7                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                388                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                497                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   885                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 450                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 388                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 947                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1335                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                388                       # number of overall misses
system.l2.overall_misses::cpu.data                947                       # number of overall misses
system.l2.overall_misses::total                  1335                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     20452000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     25980000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46432000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23627500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      20452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      49607500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70059500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     20452000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     49607500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70059500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 892                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           21                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                21                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               450                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               389                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1342                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              389                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1342                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.997429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.988072                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.992152                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997429                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993704                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994784                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993704                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994784                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52711.340206                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52273.641851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52465.536723                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52505.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52505.555556                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52711.340206                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52383.843717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52479.026217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52711.340206                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52383.843717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52479.026217                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           497                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              885                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            450                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1335                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     15725500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     19983000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     35708500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18057000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18057000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     15725500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     38040000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     53765500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     15725500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     38040000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     53765500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.997429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.988072                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.992152                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994784                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40529.639175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40207.243461                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40348.587571                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40126.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40126.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40529.639175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40168.954593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40273.782772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40529.639175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40168.954593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40273.782772                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                  966588                       # Number of BP lookups
system.cpu.branchPred.condPredicted            966588                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            124693                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               571629                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  553098                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.758212                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                         20443033                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             511614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3910899                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      966588                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             553098                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4449677                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  249388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               15249560                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                    465818                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   364                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           20335545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.408117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.793527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15982666     78.59%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   406485      2.00%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3946394     19.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             20335545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.047282                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.191307                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3542293                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12328438                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3040945                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1299175                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 124694                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8278780                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 124694                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4560859                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10143691                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10866                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1628157                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3867278                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8229205                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2033142                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   107                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             9534953                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20570187                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18600893                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1969294                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   257006                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1344                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1343                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5586154                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               742587                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              759845                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8045335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1352                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8043641                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               167                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           15648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        39147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      20335545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.395546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.614836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13704550     67.39%     67.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5218349     25.66%     93.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1412646      6.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20335545                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 29158    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            196690      2.45%      2.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6121189     76.10%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              223433      2.78%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               742584      9.23%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              759745      9.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8043641                       # Type of FU issued
system.cpu.iq.rate                           0.393466                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       29158                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003625                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           35219299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7457078                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7420834                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1232853                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605257                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       598794                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7245187                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  630922                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             8689                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8509                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1442                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 124694                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3054985                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                477296                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8046687                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17531                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                742587                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               759845                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1344                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 217143                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33610                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        91083                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               124693                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8022535                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                736985                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21106                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1495416                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   956802                       # Number of branches executed
system.cpu.iew.exec_stores                     758431                       # Number of stores executed
system.cpu.iew.exec_rate                     0.392434                       # Inst execution rate
system.cpu.iew.wb_sent                        8019630                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8019628                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1747320                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1813357                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.392291                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.963583                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          101429                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            124693                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     20210851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.393118                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.605455                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13559081     67.09%     67.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5358283     26.51%     93.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1293487      6.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20210851                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1293487                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     26964050                       # The number of ROB reads
system.cpu.rob.rob_writes                    16218066                       # The number of ROB writes
system.cpu.timesIdled                           22126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          107488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               5.459515                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.459515                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.183166                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.183166                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 16325008                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9076629                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    767076                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   210137                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3202974                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                346.651098                       # Cycle average of tags in use
system.cpu.icache.total_refs                   465413                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    388                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1199.518041                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     346.651098                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.338526                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.338526                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       465413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          465413                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        465413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           465413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       465413                       # number of overall hits
system.cpu.icache.overall_hits::total          465413                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          405                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          405                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          405                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     22402500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22402500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     22402500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22402500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     22402500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22402500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       465818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       465818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       465818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       465818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       465818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       465818                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000869                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000869                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000869                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000869                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000869                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55314.814815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55314.814815                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55314.814815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55314.814815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55314.814815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55314.814815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     20851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     20851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     20851000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20851000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000835                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000835                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000835                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000835                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53601.542416                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53601.542416                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53601.542416                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53601.542416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53601.542416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53601.542416                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     78                       # number of replacements
system.cpu.dcache.tagsinuse                860.450867                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1486948                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    953                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1560.281217                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     860.450867                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.840284                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.840284                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       728444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          728444                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758504                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1486948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1486948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1486948                       # number of overall hits
system.cpu.dcache.overall_hits::total         1486948                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          450                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          450                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         1023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1023                       # number of overall misses
system.cpu.dcache.overall_misses::total          1023                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     31347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31347000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24977500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24977500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     56324500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     56324500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     56324500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     56324500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       729017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       729017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1487971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1487971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1487971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1487971                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000786                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000593                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000688                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54706.806283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54706.806283                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55505.555556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55505.555556                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55058.162268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55058.162268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55058.162268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55058.162268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           70                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           70                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          450                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     26545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24077500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     50622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     50622500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50622500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000640                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000640                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52773.359841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52773.359841                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53505.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53505.555556                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53119.097587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53119.097587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53119.097587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53119.097587                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
