Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\ipcore_dir\fifo.v" into library work
Parsing module <fifo>.
Parsing VHDL file "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\okLibrary.vhd" into library work
Parsing entity <okHost>.
Parsing architecture <archHost> of entity <okhost>.
Parsing entity <okWireOR>.
Parsing architecture <archWireOR> of entity <okwireor>.
Parsing package <FRONTPANEL>.
Parsing VHDL file "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <Behavioral> of entity <control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <control> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module fifo

Elaborating module <fifo>.
WARNING:HDLCompiler:1499 - "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\ipcore_dir\fifo.v" Line 39: Empty module <fifo> remains a black box.
Back to vhdl to continue elaboration

Elaborating entity <okHost> (architecture <archHost>) from library <work>.
WARNING:HDLCompiler:89 - "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\okLibrary.vhd" Line 41: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <okWireOR> (architecture <archWireOR>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <control>.
    Related source file is "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\control.vhd".
INFO:Xst:3210 - "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\control.vhd" line 78: Output port <full> of the instance <fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\control.vhd" line 360: Output port <ep_blockstrobe> of the instance <ep82> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_slow>.
    Found 14-bit register for signal <count>.
    Found 1-bit register for signal <clk_1>.
    Found 5-bit register for signal <actual_pos>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <fifo_rd_clk>.
    Found 8-bit register for signal <cnt_serial>.
    Found 5-bit register for signal <cur_pos>.
    Found 10-bit register for signal <cur_set>.
    Found 16-bit register for signal <cur_voltage>.
    Found 2-bit register for signal <rst>.
    Found 2-bit register for signal <clk>.
    Found 2-bit register for signal <dat>.
    Found 14-bit register for signal <_v2>.
    Found 14-bit adder for signal <count[13]_GND_8_o_add_0_OUT> created at line 95.
    Found 14-bit adder for signal <count[13]_GND_8_o_add_4_OUT> created at line 106.
    Found 8-bit adder for signal <cnt_serial[7]_GND_8_o_add_156_OUT> created at line 336.
    Found 5-bit comparator greater for signal <cur_pos[4]_Decoder_146_OUT<0>> created at line 123
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 200 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <okHost>.
    Related source file is "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\okLibrary.vhd".
    Set property "IOB = TRUE" for instance <delays[0].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[0].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[1].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[1].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[2].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[2].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[3].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[3].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[4].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[4].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[5].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[5].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[6].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[6].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[7].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[7].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[8].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[8].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[9].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[9].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[10].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[10].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[11].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[11].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[12].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[12].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[13].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[13].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[14].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[14].fdreout1>.
    Set property "IOB = TRUE" for instance <delays[15].fdrein0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout0>.
    Set property "IOB = TRUE" for instance <delays[15].fdreout1>.
    Summary:
	no macro.
Unit <okHost> synthesized.

Synthesizing Unit <okWireOR>.
    Related source file is "\\psf\home\Documents\Electronics\FPGA_FIRMWARE\DAC_CONTROLLER\DacController\okLibrary.vhd".
        N = 1
    Summary:
	no macro.
Unit <okWireOR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 1
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 200
 1-bit 2-to-1 multiplexer                              : 75
 2-bit 2-to-1 multiplexer                              : 113
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 1-bit xor31                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <okTriggerIn.ngc>.
Reading core <okBTPipeIn.ngc>.
Reading core <ipcore_dir/fifo.ngc>.
Reading core <okCore.ngc>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okBTPipeIn> for timing and area information for instance <ep82>.
Loading core <fifo> for timing and area information for instance <fifo1>.
Loading core <okCore> for timing and area information for instance <core0>.

Synthesizing (advanced) Unit <control>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <_i000009>: 1 register on signal <_i000009>.
Unit <control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 2
 8-bit adder                                           : 1
# Counters                                             : 2
 14-bit up counter                                     : 2
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 200
 1-bit 2-to-1 multiplexer                              : 75
 2-bit 2-to-1 multiplexer                              : 113
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 1-bit xor31                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control> ...

Optimizing unit <okHost> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block control, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo1> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop cnt_serial_1 has been replicated 1 time(s)
FlipFlop cnt_serial_5 has been replicated 1 time(s)
FlipFlop cnt_serial_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 571
#      GND                         : 5
#      INV                         : 20
#      LUT1                        : 53
#      LUT2                        : 88
#      LUT3                        : 26
#      LUT4                        : 37
#      LUT5                        : 42
#      LUT6                        : 135
#      MUXCY                       : 82
#      MUXF7                       : 13
#      VCC                         : 3
#      XORCY                       : 67
# FlipFlops/Latches                : 426
#      FD                          : 33
#      FDC                         : 124
#      FDCE                        : 42
#      FDE                         : 72
#      FDP                         : 13
#      FDPE                        : 3
#      FDR                         : 57
#      FDRE                        : 80
#      FDS                         : 2
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 41
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 17
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 16
#      IODELAY2                    : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             378  out of  18224     2%  
 Number of Slice LUTs:                  401  out of   9112     4%  
    Number used as Logic:               401  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    584
   Number with an unused Flip Flop:     206  out of    584    35%  
   Number with an unused LUT:           183  out of    584    31%  
   Number of fully used LUT-FF pairs:   195  out of    584    33%  
   Number of unique control sets:        37

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    186    22%  
    IOB Flip Flops/Latches:              48

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_slow                           | BUFG                   | 55    |
clk_100                            | BUFGP                  | 30    |
hi_in<0>                           | DCM_SP:CLK0            | 231   |
clk_1                              | BUFG                   | 48    |
fifo_rd_clk                        | BUFG                   | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.487ns (Maximum Frequency: 154.154MHz)
   Minimum input arrival time before clock: 6.352ns
   Maximum output required time after clock: 4.412ns
   Maximum combinational path delay: 1.328ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow'
  Clock period: 6.331ns (frequency: 157.953MHz)
  Total number of paths / destination ports: 976 / 61
-------------------------------------------------------------------------
Delay:               6.331ns (Levels of Logic = 5)
  Source:            cur_pos_0 (FF)
  Destination:       dac_data_1 (FF)
  Source Clock:      clk_slow rising
  Destination Clock: clk_slow rising

  Data Path: cur_pos_0 to dac_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.438  cur_pos_0 (cur_pos_0)
     LUT6:I1->O            2   0.254   0.834  Mmux_actual_pos[4]_cur_pos[4]_mux_28_OUT61 (actual_pos[4]_cur_pos[4]_mux_28_OUT<2>)
     LUT4:I2->O            1   0.250   0.790  Mmux__n092830219_SW1 (N39)
     LUT6:I4->O            2   0.250   0.726  Mmux__n092830219 (Mmux__n092830219)
     LUT6:I5->O            1   0.254   0.682  Mmux__n0928302123 (Mmux__n09283021)
     LUT6:I5->O            1   0.254   0.000  Mmux__n0928309 (_n0928<1>)
     FDE:D                     0.074          dac_data_1
    ----------------------------------------
    Total                      6.331ns (1.861ns logic, 4.470ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 5.950ns (frequency: 168.067MHz)
  Total number of paths / destination ports: 3362 / 58
-------------------------------------------------------------------------
Delay:               5.950ns (Levels of Logic = 9)
  Source:            _i000009_0 (FF)
  Destination:       _i000009_0 (FF)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: _i000009_0 to _i000009_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  _i000009_0 (_i000009_0)
     INV:I->O              1   0.255   0.000  Madd_count[13]_GND_8_o_add_0_OUT_lut<0>_INV_0 (Madd_count[13]_GND_8_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_count[13]_GND_8_o_add_0_OUT_cy<0> (Madd_count[13]_GND_8_o_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count[13]_GND_8_o_add_0_OUT_cy<1> (Madd_count[13]_GND_8_o_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count[13]_GND_8_o_add_0_OUT_cy<2> (Madd_count[13]_GND_8_o_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count[13]_GND_8_o_add_0_OUT_cy<3> (Madd_count[13]_GND_8_o_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_count[13]_GND_8_o_add_0_OUT_cy<4> (Madd_count[13]_GND_8_o_add_0_OUT_cy<4>)
     XORCY:CI->O           2   0.206   1.156  Madd_count[13]_GND_8_o_add_0_OUT_xor<5> (count[13]_GND_8_o_add_0_OUT<5>)
     LUT5:I0->O            1   0.254   0.682  GND_8_o_count[13]_equal_2_o<13>4_SW0 (N33)
     LUT6:I5->O           14   0.254   1.126  GND_8_o_count[13]_equal_2_o<13>4 (GND_8_o_count[13]_equal_2_o)
     FDR:R                     0.459          _i000009_0
    ----------------------------------------
    Total                      5.950ns (2.261ns logic, 3.689ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 6.487ns (frequency: 154.154MHz)
  Total number of paths / destination ports: 1830 / 405
-------------------------------------------------------------------------
Delay:               6.487ns (Levels of Logic = 6)
  Source:            okHI/core0/state_FSM_FFd11 (FF)
  Destination:       okHI/core0/ti_addr_6 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/core0/state_FSM_FFd11 to okHI/core0/ti_addr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.525   1.261  state_FSM_FFd11 (state_FSM_FFd11)
     LUT3:I2->O            1   0.254   0.682  state[31]_ti_dataout[15]_select_91_OUT<0>111_SW0 (N53)
     LUT6:I5->O            2   0.254   0.726  state[31]_ti_dataout[15]_select_91_OUT<0>111 (N39)
     LUT6:I5->O            2   0.254   0.726  state[31]_ti_dataout[15]_select_91_OUT<0>112 (N35)
     LUT5:I4->O            8   0.254   1.052  state[31]_ti_addr[7]_select_87_OUT<0>11 (N20)
     LUT5:I3->O            1   0.250   0.000  state[31]_ti_addr[7]_select_87_OUT<7>32 (state[31]_ti_addr[7]_select_87_OUT<7>3)
     MUXF7:I1->O           1   0.175   0.000  state[31]_ti_addr[7]_select_87_OUT<7>3_f7 (state[31]_ti_addr[7]_select_87_OUT<7>3_f7)
     FDE:D                     0.074          ti_addr_7
    ----------------------------------------
    Total                      6.487ns (2.040ns logic, 4.447ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1'
  Clock period: 1.639ns (frequency: 610.128MHz)
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Delay:               1.639ns (Levels of Logic = 1)
  Source:            ep40/trigff1_0 (FF)
  Destination:       ep40/ep_trigger_0 (FF)
  Source Clock:      clk_1 rising
  Destination Clock: clk_1 rising

  Data Path: ep40/trigff1_0 to ep40/ep_trigger_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.790  trigff1_0 (trigff1<0>)
     LUT2:I0->O            1   0.250   0.000  Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_0_xo<0>1 (trigff0[15]_trigff1[15]_xor_3_OUT<0>)
     FDC:D                     0.074          ep_trigger_0
    ----------------------------------------
    Total                      1.639ns (0.849ns logic, 0.790ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fifo_rd_clk'
  Clock period: 3.452ns (frequency: 289.687MHz)
  Total number of paths / destination ports: 294 / 138
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 7)
  Source:            fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Source Clock:      fifo_rd_clk rising
  Destination Clock: fifo_rd_clk rising

  Data Path: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.525   1.039  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     LUT4:I3->O            1   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT4:I2->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      3.452ns (1.623ns logic, 1.829ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 530 / 119
-------------------------------------------------------------------------
Offset:              6.352ns (Levels of Logic = 5)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/core0/ti_dataout_0 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/core0/ti_dataout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.328   1.562  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI/core0:hi_in<7>'
     LUT4:I0->O           18   0.254   1.463  hi_addr[3]_hi_addr[3]_OR_57_o1 (hi_addr[3]_hi_addr[3]_OR_57_o)
     LUT5:I2->O           16   0.235   1.182  state[31]_ti_dataout[15]_select_91_OUT<0>12 (N2)
     LUT6:I5->O            1   0.254   0.000  state[31]_ti_dataout[15]_select_91_OUT<0>2 (state[31]_ti_dataout[15]_select_91_OUT<0>)
     FDE:D                     0.074          ti_dataout_0
    ----------------------------------------
    Total                      6.352ns (2.145ns logic, 4.207ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fifo_rd_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 2)
  Source:            fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      fifo_rd_clk rising

  Data Path: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.525   0.840  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (empty)
     end scope: 'fifo1:empty'
     OBUF:I->O                 2.912          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 33 / 17
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 2)
  Source:            okHI/core0/hi_busy (FF)
  Destination:       hi_out<0> (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: okHI/core0/hi_busy to hi_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  hi_busy (hi_out<0>)
     end scope: 'okHI/core0:hi_out<0>'
     OBUF:I->O                 2.912          okHI/obuf0 (hi_out<0>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_slow'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 1)
  Source:            dac_data_0 (FF)
  Destination:       dat<0> (PAD)
  Source Clock:      clk_slow rising

  Data Path: dac_data_0 to dat<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   0.975  dac_data_0 (dac_data_0)
     OBUF:I->O                 2.912          dat_0_OBUF (dat<0>)
    ----------------------------------------
    Total                      4.412ns (3.437ns logic, 0.975ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.328ns (Levels of Logic = 1)
  Source:            hi_inout<15> (PAD)
  Destination:       okHI/delays[15].iodelay_inst:IDATAIN (PAD)

  Data Path: hi_inout<15> to okHI/delays[15].iodelay_inst:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           0   1.328   0.000  okHI/delays[15].iobf0 (okHI/iobf0_hi_datain<15>)
    IODELAY2:IDATAIN           0.000          okHI/delays[15].iodelay_inst
    ----------------------------------------
    Total                      1.328ns (1.328ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    1.639|         |         |         |
hi_in<0>       |    3.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    5.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_slow       |    6.331|         |         |         |
fifo_rd_clk    |    2.855|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fifo_rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    1.859|         |         |         |
clk_slow       |    3.197|         |         |         |
fifo_rd_clk    |    3.452|         |         |         |
hi_in<0>       |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1          |    1.859|         |         |         |
fifo_rd_clk    |    1.280|         |         |         |
hi_in<0>       |    6.487|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.52 secs
 
--> 

Total memory usage is 152848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   10 (   0 filtered)

