# do main_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/main/andGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:10 on Jan 26,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/main/andGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity andGate
# -- Compiling architecture struct of andGate
# End time: 19:24:10 on Jan 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/main/notGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:10 on Jan 26,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/main/notGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity notGate
# -- Compiling architecture struct of notGate
# End time: 19:24:10 on Jan 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/main/orGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:10 on Jan 26,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/main/orGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity orGate
# -- Compiling architecture struct of orGate
# End time: 19:24:10 on Jan 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/main/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:10 on Jan 26,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/main/main.vhd 
# -- Loading package STANDARD
# -- Compiling entity main
# -- Compiling architecture ar of main
# End time: 19:24:10 on Jan 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/main/testbench_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:24:10 on Jan 26,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/main/testbench_not.vhd 
# -- Loading package STANDARD
# -- Compiling entity testbench_not
# -- Compiling architecture tb of testbench_not
# End time: 19:24:11 on Jan 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_not
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_not 
# Start time: 19:24:11 on Jan 26,2021
# Loading std.standard
# Loading work.testbench_not(tb)
# Loading work.notgate(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# stdin: <EOF>
# End time: 19:24:56 on Jan 26,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
