// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sqrt_fixed_33_33_s (
        ap_clk,
        ap_rst,
        x_V,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] x_V;
output  [16:0] ap_return;
input   ap_ce;

reg[16:0] ap_return;

wire   [16:0] select_ln488_2_fu_342_p3;
reg   [16:0] select_ln488_2_reg_1494;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [35:0] select_ln488_3_fu_350_p3;
reg   [35:0] select_ln488_3_reg_1500;
wire   [0:0] icmp_ln488_2_fu_390_p2;
reg   [0:0] icmp_ln488_2_reg_1506;
wire   [5:0] sub_ln248_1_fu_396_p2;
reg   [5:0] sub_ln248_1_reg_1512;
wire   [16:0] select_ln488_10_fu_663_p3;
reg   [16:0] select_ln488_10_reg_1517;
wire   [35:0] select_ln488_11_fu_671_p3;
reg   [35:0] select_ln488_11_reg_1523;
wire   [0:0] icmp_ln488_6_fu_711_p2;
reg   [0:0] icmp_ln488_6_reg_1529;
wire   [9:0] sub_ln248_5_fu_717_p2;
reg   [9:0] sub_ln248_5_reg_1535;
wire   [16:0] select_ln488_18_fu_984_p3;
reg   [16:0] select_ln488_18_reg_1540;
wire   [35:0] select_ln488_19_fu_992_p3;
reg   [35:0] select_ln488_19_reg_1546;
wire   [0:0] icmp_ln488_10_fu_1032_p2;
reg   [0:0] icmp_ln488_10_reg_1552;
wire   [13:0] sub_ln248_9_fu_1038_p2;
reg   [13:0] sub_ln248_9_reg_1558;
wire   [16:0] select_ln488_24_fu_1223_p3;
reg   [16:0] select_ln488_24_reg_1563;
wire   [35:0] select_ln488_25_fu_1231_p3;
reg   [35:0] select_ln488_25_reg_1569;
wire   [0:0] icmp_ln488_13_fu_1271_p2;
reg   [0:0] icmp_ln488_13_reg_1575;
wire   [16:0] sub_ln248_12_fu_1277_p2;
reg   [16:0] sub_ln248_12_reg_1581;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_fu_220_p4;
wire   [2:0] zext_ln488_15_fu_230_p1;
wire   [2:0] add_ln248_fu_240_p2;
wire   [35:0] x_l_I_V_fu_216_p1;
wire  signed [3:0] sext_ln248_fu_246_p1;
wire   [0:0] icmp_ln488_fu_234_p2;
wire   [35:0] p_Result_36_1_fu_250_p5;
wire   [1:0] select_ln488_32_fu_278_p3;
wire   [35:0] select_ln488_1_fu_270_p3;
wire   [2:0] tmp_2_fu_286_p3;
wire   [4:0] p_Result_34_2_fu_294_p4;
wire   [4:0] zext_ln488_fu_304_p1;
wire   [4:0] sub_ln248_fu_314_p2;
wire   [16:0] select_ln488_fu_262_p3;
wire   [0:0] icmp_ln488_1_fu_308_p2;
reg   [16:0] tmp_15_fu_332_p4;
wire   [35:0] p_Result_36_2_fu_320_p5;
wire   [3:0] p_Result_31_3_fu_358_p4;
wire   [4:0] tmp_3_fu_368_p3;
wire   [5:0] p_Result_34_3_fu_376_p4;
wire   [5:0] zext_ln488_1_fu_386_p1;
reg   [16:0] tmp_16_fu_412_p4;
wire   [35:0] p_Result_36_3_fu_402_p5;
wire   [16:0] select_ln488_4_fu_421_p3;
wire   [4:0] p_Result_31_4_fu_433_p4;
wire   [35:0] select_ln488_5_fu_427_p3;
wire   [5:0] tmp_4_fu_443_p3;
wire   [6:0] p_Result_34_4_fu_451_p4;
wire   [6:0] zext_ln488_2_fu_461_p1;
wire   [6:0] sub_ln248_2_fu_471_p2;
wire   [0:0] icmp_ln488_3_fu_465_p2;
reg   [16:0] tmp_17_fu_489_p4;
wire   [35:0] p_Result_36_4_fu_477_p5;
wire   [16:0] select_ln488_6_fu_499_p3;
wire   [5:0] p_Result_31_5_fu_515_p4;
wire   [35:0] select_ln488_7_fu_507_p3;
wire   [6:0] tmp_5_fu_525_p3;
wire   [7:0] p_Result_34_5_fu_533_p4;
wire   [7:0] zext_ln488_3_fu_543_p1;
wire   [7:0] sub_ln248_3_fu_553_p2;
wire   [0:0] icmp_ln488_4_fu_547_p2;
reg   [16:0] tmp_18_fu_571_p4;
wire   [35:0] p_Result_36_5_fu_559_p5;
wire   [16:0] select_ln488_8_fu_581_p3;
wire   [6:0] p_Result_31_6_fu_597_p4;
wire   [35:0] select_ln488_9_fu_589_p3;
wire   [7:0] tmp_6_fu_607_p3;
wire   [8:0] p_Result_34_6_fu_615_p4;
wire   [8:0] zext_ln488_4_fu_625_p1;
wire   [8:0] sub_ln248_4_fu_635_p2;
wire   [0:0] icmp_ln488_5_fu_629_p2;
reg   [16:0] tmp_19_fu_653_p4;
wire   [35:0] p_Result_36_6_fu_641_p5;
wire   [7:0] p_Result_31_7_fu_679_p4;
wire   [8:0] tmp_7_fu_689_p3;
wire   [9:0] p_Result_34_7_fu_697_p4;
wire   [9:0] zext_ln488_5_fu_707_p1;
reg   [16:0] tmp_20_fu_733_p4;
wire   [35:0] p_Result_36_7_fu_723_p5;
wire   [16:0] select_ln488_12_fu_742_p3;
wire   [8:0] p_Result_31_8_fu_754_p4;
wire   [35:0] select_ln488_13_fu_748_p3;
wire   [9:0] tmp_8_fu_764_p3;
wire   [10:0] p_Result_34_8_fu_772_p4;
wire   [10:0] zext_ln488_6_fu_782_p1;
wire   [10:0] sub_ln248_6_fu_792_p2;
wire   [0:0] icmp_ln488_7_fu_786_p2;
reg   [16:0] tmp_21_fu_810_p4;
wire   [35:0] p_Result_36_8_fu_798_p5;
wire   [16:0] select_ln488_14_fu_820_p3;
wire   [9:0] p_Result_31_9_fu_836_p4;
wire   [35:0] select_ln488_15_fu_828_p3;
wire   [10:0] tmp_9_fu_846_p3;
wire   [11:0] p_Result_34_9_fu_854_p4;
wire   [11:0] zext_ln488_7_fu_864_p1;
wire   [11:0] sub_ln248_7_fu_874_p2;
wire   [0:0] icmp_ln488_8_fu_868_p2;
reg   [16:0] tmp_22_fu_892_p4;
wire   [35:0] p_Result_36_9_fu_880_p5;
wire   [16:0] select_ln488_16_fu_902_p3;
wire   [10:0] p_Result_31_s_fu_918_p4;
wire   [35:0] select_ln488_17_fu_910_p3;
wire   [11:0] tmp_s_fu_928_p3;
wire   [12:0] p_Result_34_s_fu_936_p4;
wire   [12:0] zext_ln488_8_fu_946_p1;
wire   [12:0] sub_ln248_8_fu_956_p2;
wire   [0:0] icmp_ln488_9_fu_950_p2;
reg   [16:0] tmp_23_fu_974_p4;
wire   [35:0] p_Result_36_s_fu_962_p5;
wire   [11:0] p_Result_31_1_fu_1000_p4;
wire   [12:0] tmp_1_fu_1010_p3;
wire   [13:0] p_Result_34_1_fu_1018_p4;
wire   [13:0] zext_ln488_9_fu_1028_p1;
reg   [16:0] tmp_24_fu_1054_p4;
wire   [35:0] p_Result_36_10_fu_1044_p5;
wire   [16:0] select_ln488_20_fu_1063_p3;
wire   [12:0] p_Result_31_2_fu_1075_p4;
wire   [35:0] select_ln488_21_fu_1069_p3;
wire   [13:0] tmp_10_fu_1085_p3;
wire   [14:0] p_Result_34_10_fu_1093_p4;
wire   [14:0] zext_ln488_10_fu_1103_p1;
wire   [14:0] sub_ln248_10_fu_1113_p2;
wire   [0:0] icmp_ln488_11_fu_1107_p2;
reg   [16:0] tmp_25_fu_1131_p4;
wire   [35:0] p_Result_36_11_fu_1119_p5;
wire   [16:0] select_ln488_22_fu_1141_p3;
wire   [13:0] p_Result_31_10_fu_1157_p4;
wire   [35:0] select_ln488_23_fu_1149_p3;
wire   [14:0] tmp_11_fu_1167_p3;
wire   [15:0] p_Result_34_11_fu_1175_p4;
wire   [15:0] zext_ln488_11_fu_1185_p1;
wire   [15:0] sub_ln248_11_fu_1195_p2;
wire   [0:0] icmp_ln488_12_fu_1189_p2;
reg   [16:0] tmp_26_fu_1213_p4;
wire   [35:0] p_Result_36_12_fu_1201_p5;
wire   [14:0] p_Result_31_11_fu_1239_p4;
wire   [15:0] tmp_12_fu_1249_p3;
wire   [16:0] p_Result_34_12_fu_1257_p4;
wire   [16:0] zext_ln488_12_fu_1267_p1;
reg   [16:0] tmp_27_fu_1293_p4;
wire   [35:0] p_Result_36_13_fu_1283_p5;
wire   [16:0] select_ln488_26_fu_1302_p3;
wire   [15:0] p_Result_31_12_fu_1314_p4;
wire   [35:0] select_ln488_27_fu_1308_p3;
wire   [16:0] tmp_13_fu_1324_p3;
wire   [17:0] p_Result_34_13_fu_1332_p4;
wire   [17:0] zext_ln488_13_fu_1342_p1;
wire   [17:0] sub_ln248_13_fu_1352_p2;
wire   [0:0] icmp_ln488_14_fu_1346_p2;
reg   [16:0] tmp_28_fu_1370_p4;
wire   [35:0] p_Result_36_14_fu_1358_p5;
wire   [16:0] select_ln488_28_fu_1380_p3;
wire   [35:0] select_ln488_29_fu_1388_p3;
wire   [17:0] tmp_14_fu_1396_p3;
wire   [18:0] trunc_ln612_fu_1404_p1;
wire   [18:0] zext_ln488_14_fu_1408_p1;
wire   [18:0] sub_ln248_14_fu_1418_p2;
wire   [0:0] icmp_ln488_15_fu_1412_p2;
reg   [16:0] tmp_29_fu_1436_p4;
wire   [35:0] p_Result_36_15_fu_1424_p5;
wire   [16:0] select_ln488_30_fu_1446_p3;
wire   [33:0] trunc_ln_fu_1462_p3;
wire   [35:0] select_ln488_31_fu_1454_p3;
wire   [35:0] zext_ln1494_fu_1470_p1;
wire   [0:0] icmp_ln1494_fu_1474_p2;
wire   [16:0] res_I_V_fu_1480_p2;
wire   [16:0] p_Val2_s_fu_1486_p3;
reg    ap_ce_reg;
reg   [31:0] x_V_int_reg;
reg   [16:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= p_Val2_s_fu_1486_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln488_10_reg_1552 <= icmp_ln488_10_fu_1032_p2;
        icmp_ln488_13_reg_1575 <= icmp_ln488_13_fu_1271_p2;
        icmp_ln488_2_reg_1506 <= icmp_ln488_2_fu_390_p2;
        icmp_ln488_6_reg_1529 <= icmp_ln488_6_fu_711_p2;
        select_ln488_10_reg_1517 <= select_ln488_10_fu_663_p3;
        select_ln488_11_reg_1523 <= select_ln488_11_fu_671_p3;
        select_ln488_18_reg_1540 <= select_ln488_18_fu_984_p3;
        select_ln488_19_reg_1546 <= select_ln488_19_fu_992_p3;
        select_ln488_24_reg_1563 <= select_ln488_24_fu_1223_p3;
        select_ln488_25_reg_1569 <= select_ln488_25_fu_1231_p3;
        select_ln488_2_reg_1494 <= select_ln488_2_fu_342_p3;
        select_ln488_3_reg_1500 <= select_ln488_3_fu_350_p3;
        sub_ln248_12_reg_1581 <= sub_ln248_12_fu_1277_p2;
        sub_ln248_1_reg_1512 <= sub_ln248_1_fu_396_p2;
        sub_ln248_5_reg_1535 <= sub_ln248_5_fu_717_p2;
        sub_ln248_9_reg_1558 <= sub_ln248_9_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_V_int_reg <= x_V;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = p_Val2_s_fu_1486_p3;
    end
end

assign add_ln248_fu_240_p2 = ($signed(3'd7) + $signed(zext_ln488_15_fu_230_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign icmp_ln1494_fu_1474_p2 = ((select_ln488_31_fu_1454_p3 > zext_ln1494_fu_1470_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_10_fu_1032_p2 = ((p_Result_34_1_fu_1018_p4 < zext_ln488_9_fu_1028_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_11_fu_1107_p2 = ((p_Result_34_10_fu_1093_p4 < zext_ln488_10_fu_1103_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_12_fu_1189_p2 = ((p_Result_34_11_fu_1175_p4 < zext_ln488_11_fu_1185_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_13_fu_1271_p2 = ((p_Result_34_12_fu_1257_p4 < zext_ln488_12_fu_1267_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_14_fu_1346_p2 = ((p_Result_34_13_fu_1332_p4 < zext_ln488_13_fu_1342_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_15_fu_1412_p2 = ((trunc_ln612_fu_1404_p1 < zext_ln488_14_fu_1408_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_1_fu_308_p2 = ((p_Result_34_2_fu_294_p4 < zext_ln488_fu_304_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_2_fu_390_p2 = ((p_Result_34_3_fu_376_p4 < zext_ln488_1_fu_386_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_3_fu_465_p2 = ((p_Result_34_4_fu_451_p4 < zext_ln488_2_fu_461_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_4_fu_547_p2 = ((p_Result_34_5_fu_533_p4 < zext_ln488_3_fu_543_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_5_fu_629_p2 = ((p_Result_34_6_fu_615_p4 < zext_ln488_4_fu_625_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_6_fu_711_p2 = ((p_Result_34_7_fu_697_p4 < zext_ln488_5_fu_707_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_7_fu_786_p2 = ((p_Result_34_8_fu_772_p4 < zext_ln488_6_fu_782_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_8_fu_868_p2 = ((p_Result_34_9_fu_854_p4 < zext_ln488_7_fu_864_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_9_fu_950_p2 = ((p_Result_34_s_fu_936_p4 < zext_ln488_8_fu_946_p1) ? 1'b1 : 1'b0);

assign icmp_ln488_fu_234_p2 = ((tmp_fu_220_p4 == 2'd0) ? 1'b1 : 1'b0);

assign p_Result_31_10_fu_1157_p4 = {{select_ln488_22_fu_1141_p3[16:3]}};

assign p_Result_31_11_fu_1239_p4 = {{select_ln488_24_fu_1223_p3[16:2]}};

assign p_Result_31_12_fu_1314_p4 = {{select_ln488_26_fu_1302_p3[16:1]}};

assign p_Result_31_1_fu_1000_p4 = {{select_ln488_18_fu_984_p3[16:5]}};

assign p_Result_31_2_fu_1075_p4 = {{select_ln488_20_fu_1063_p3[16:4]}};

assign p_Result_31_3_fu_358_p4 = {{select_ln488_2_fu_342_p3[16:13]}};

assign p_Result_31_4_fu_433_p4 = {{select_ln488_4_fu_421_p3[16:12]}};

assign p_Result_31_5_fu_515_p4 = {{select_ln488_6_fu_499_p3[16:11]}};

assign p_Result_31_6_fu_597_p4 = {{select_ln488_8_fu_581_p3[16:10]}};

assign p_Result_31_7_fu_679_p4 = {{select_ln488_10_fu_663_p3[16:9]}};

assign p_Result_31_8_fu_754_p4 = {{select_ln488_12_fu_742_p3[16:8]}};

assign p_Result_31_9_fu_836_p4 = {{select_ln488_14_fu_820_p3[16:7]}};

assign p_Result_31_s_fu_918_p4 = {{select_ln488_16_fu_902_p3[16:6]}};

assign p_Result_34_10_fu_1093_p4 = {{select_ln488_21_fu_1069_p3[22:8]}};

assign p_Result_34_11_fu_1175_p4 = {{select_ln488_23_fu_1149_p3[21:6]}};

assign p_Result_34_12_fu_1257_p4 = {{select_ln488_25_fu_1231_p3[20:4]}};

assign p_Result_34_13_fu_1332_p4 = {{select_ln488_27_fu_1308_p3[19:2]}};

assign p_Result_34_1_fu_1018_p4 = {{select_ln488_19_fu_992_p3[23:10]}};

assign p_Result_34_2_fu_294_p4 = {{select_ln488_1_fu_270_p3[32:28]}};

assign p_Result_34_3_fu_376_p4 = {{select_ln488_3_fu_350_p3[31:26]}};

assign p_Result_34_4_fu_451_p4 = {{select_ln488_5_fu_427_p3[30:24]}};

assign p_Result_34_5_fu_533_p4 = {{select_ln488_7_fu_507_p3[29:22]}};

assign p_Result_34_6_fu_615_p4 = {{select_ln488_9_fu_589_p3[28:20]}};

assign p_Result_34_7_fu_697_p4 = {{select_ln488_11_fu_671_p3[27:18]}};

assign p_Result_34_8_fu_772_p4 = {{select_ln488_13_fu_748_p3[26:16]}};

assign p_Result_34_9_fu_854_p4 = {{select_ln488_15_fu_828_p3[25:14]}};

assign p_Result_34_s_fu_936_p4 = {{select_ln488_17_fu_910_p3[24:12]}};

assign p_Result_36_10_fu_1044_p5 = {{select_ln488_19_reg_1546[35:24]}, {sub_ln248_9_reg_1558}, {select_ln488_19_reg_1546[9:0]}};

assign p_Result_36_11_fu_1119_p5 = {{select_ln488_21_fu_1069_p3[35:23]}, {sub_ln248_10_fu_1113_p2}, {select_ln488_21_fu_1069_p3[7:0]}};

assign p_Result_36_12_fu_1201_p5 = {{select_ln488_23_fu_1149_p3[35:22]}, {sub_ln248_11_fu_1195_p2}, {select_ln488_23_fu_1149_p3[5:0]}};

assign p_Result_36_13_fu_1283_p5 = {{select_ln488_25_reg_1569[35:21]}, {sub_ln248_12_reg_1581}, {select_ln488_25_reg_1569[3:0]}};

assign p_Result_36_14_fu_1358_p5 = {{select_ln488_27_fu_1308_p3[35:20]}, {sub_ln248_13_fu_1352_p2}, {select_ln488_27_fu_1308_p3[1:0]}};

assign p_Result_36_15_fu_1424_p5 = {{select_ln488_29_fu_1388_p3[35:19]}, {sub_ln248_14_fu_1418_p2}};

assign p_Result_36_1_fu_250_p5 = {{x_l_I_V_fu_216_p1[35:34]}, {sext_ln248_fu_246_p1}, {x_l_I_V_fu_216_p1[29:0]}};

assign p_Result_36_2_fu_320_p5 = {{select_ln488_1_fu_270_p3[35:33]}, {sub_ln248_fu_314_p2}, {select_ln488_1_fu_270_p3[27:0]}};

assign p_Result_36_3_fu_402_p5 = {{select_ln488_3_reg_1500[35:32]}, {sub_ln248_1_reg_1512}, {select_ln488_3_reg_1500[25:0]}};

assign p_Result_36_4_fu_477_p5 = {{select_ln488_5_fu_427_p3[35:31]}, {sub_ln248_2_fu_471_p2}, {select_ln488_5_fu_427_p3[23:0]}};

assign p_Result_36_5_fu_559_p5 = {{select_ln488_7_fu_507_p3[35:30]}, {sub_ln248_3_fu_553_p2}, {select_ln488_7_fu_507_p3[21:0]}};

assign p_Result_36_6_fu_641_p5 = {{select_ln488_9_fu_589_p3[35:29]}, {sub_ln248_4_fu_635_p2}, {select_ln488_9_fu_589_p3[19:0]}};

assign p_Result_36_7_fu_723_p5 = {{select_ln488_11_reg_1523[35:28]}, {sub_ln248_5_reg_1535}, {select_ln488_11_reg_1523[17:0]}};

assign p_Result_36_8_fu_798_p5 = {{select_ln488_13_fu_748_p3[35:27]}, {sub_ln248_6_fu_792_p2}, {select_ln488_13_fu_748_p3[15:0]}};

assign p_Result_36_9_fu_880_p5 = {{select_ln488_15_fu_828_p3[35:26]}, {sub_ln248_7_fu_874_p2}, {select_ln488_15_fu_828_p3[13:0]}};

assign p_Result_36_s_fu_962_p5 = {{select_ln488_17_fu_910_p3[35:25]}, {sub_ln248_8_fu_956_p2}, {select_ln488_17_fu_910_p3[11:0]}};

assign p_Val2_s_fu_1486_p3 = ((icmp_ln1494_fu_1474_p2[0:0] === 1'b1) ? res_I_V_fu_1480_p2 : select_ln488_30_fu_1446_p3);

assign res_I_V_fu_1480_p2 = (17'd1 + select_ln488_30_fu_1446_p3);

assign select_ln488_10_fu_663_p3 = ((icmp_ln488_5_fu_629_p2[0:0] === 1'b1) ? select_ln488_8_fu_581_p3 : tmp_19_fu_653_p4);

assign select_ln488_11_fu_671_p3 = ((icmp_ln488_5_fu_629_p2[0:0] === 1'b1) ? select_ln488_9_fu_589_p3 : p_Result_36_6_fu_641_p5);

assign select_ln488_12_fu_742_p3 = ((icmp_ln488_6_reg_1529[0:0] === 1'b1) ? select_ln488_10_reg_1517 : tmp_20_fu_733_p4);

assign select_ln488_13_fu_748_p3 = ((icmp_ln488_6_reg_1529[0:0] === 1'b1) ? select_ln488_11_reg_1523 : p_Result_36_7_fu_723_p5);

assign select_ln488_14_fu_820_p3 = ((icmp_ln488_7_fu_786_p2[0:0] === 1'b1) ? select_ln488_12_fu_742_p3 : tmp_21_fu_810_p4);

assign select_ln488_15_fu_828_p3 = ((icmp_ln488_7_fu_786_p2[0:0] === 1'b1) ? select_ln488_13_fu_748_p3 : p_Result_36_8_fu_798_p5);

assign select_ln488_16_fu_902_p3 = ((icmp_ln488_8_fu_868_p2[0:0] === 1'b1) ? select_ln488_14_fu_820_p3 : tmp_22_fu_892_p4);

assign select_ln488_17_fu_910_p3 = ((icmp_ln488_8_fu_868_p2[0:0] === 1'b1) ? select_ln488_15_fu_828_p3 : p_Result_36_9_fu_880_p5);

assign select_ln488_18_fu_984_p3 = ((icmp_ln488_9_fu_950_p2[0:0] === 1'b1) ? select_ln488_16_fu_902_p3 : tmp_23_fu_974_p4);

assign select_ln488_19_fu_992_p3 = ((icmp_ln488_9_fu_950_p2[0:0] === 1'b1) ? select_ln488_17_fu_910_p3 : p_Result_36_s_fu_962_p5);

assign select_ln488_1_fu_270_p3 = ((icmp_ln488_fu_234_p2[0:0] === 1'b1) ? x_l_I_V_fu_216_p1 : p_Result_36_1_fu_250_p5);

assign select_ln488_20_fu_1063_p3 = ((icmp_ln488_10_reg_1552[0:0] === 1'b1) ? select_ln488_18_reg_1540 : tmp_24_fu_1054_p4);

assign select_ln488_21_fu_1069_p3 = ((icmp_ln488_10_reg_1552[0:0] === 1'b1) ? select_ln488_19_reg_1546 : p_Result_36_10_fu_1044_p5);

assign select_ln488_22_fu_1141_p3 = ((icmp_ln488_11_fu_1107_p2[0:0] === 1'b1) ? select_ln488_20_fu_1063_p3 : tmp_25_fu_1131_p4);

assign select_ln488_23_fu_1149_p3 = ((icmp_ln488_11_fu_1107_p2[0:0] === 1'b1) ? select_ln488_21_fu_1069_p3 : p_Result_36_11_fu_1119_p5);

assign select_ln488_24_fu_1223_p3 = ((icmp_ln488_12_fu_1189_p2[0:0] === 1'b1) ? select_ln488_22_fu_1141_p3 : tmp_26_fu_1213_p4);

assign select_ln488_25_fu_1231_p3 = ((icmp_ln488_12_fu_1189_p2[0:0] === 1'b1) ? select_ln488_23_fu_1149_p3 : p_Result_36_12_fu_1201_p5);

assign select_ln488_26_fu_1302_p3 = ((icmp_ln488_13_reg_1575[0:0] === 1'b1) ? select_ln488_24_reg_1563 : tmp_27_fu_1293_p4);

assign select_ln488_27_fu_1308_p3 = ((icmp_ln488_13_reg_1575[0:0] === 1'b1) ? select_ln488_25_reg_1569 : p_Result_36_13_fu_1283_p5);

assign select_ln488_28_fu_1380_p3 = ((icmp_ln488_14_fu_1346_p2[0:0] === 1'b1) ? select_ln488_26_fu_1302_p3 : tmp_28_fu_1370_p4);

assign select_ln488_29_fu_1388_p3 = ((icmp_ln488_14_fu_1346_p2[0:0] === 1'b1) ? select_ln488_27_fu_1308_p3 : p_Result_36_14_fu_1358_p5);

assign select_ln488_2_fu_342_p3 = ((icmp_ln488_1_fu_308_p2[0:0] === 1'b1) ? select_ln488_fu_262_p3 : tmp_15_fu_332_p4);

assign select_ln488_30_fu_1446_p3 = ((icmp_ln488_15_fu_1412_p2[0:0] === 1'b1) ? select_ln488_28_fu_1380_p3 : tmp_29_fu_1436_p4);

assign select_ln488_31_fu_1454_p3 = ((icmp_ln488_15_fu_1412_p2[0:0] === 1'b1) ? select_ln488_29_fu_1388_p3 : p_Result_36_15_fu_1424_p5);

assign select_ln488_32_fu_278_p3 = ((icmp_ln488_fu_234_p2[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign select_ln488_3_fu_350_p3 = ((icmp_ln488_1_fu_308_p2[0:0] === 1'b1) ? select_ln488_1_fu_270_p3 : p_Result_36_2_fu_320_p5);

assign select_ln488_4_fu_421_p3 = ((icmp_ln488_2_reg_1506[0:0] === 1'b1) ? select_ln488_2_reg_1494 : tmp_16_fu_412_p4);

assign select_ln488_5_fu_427_p3 = ((icmp_ln488_2_reg_1506[0:0] === 1'b1) ? select_ln488_3_reg_1500 : p_Result_36_3_fu_402_p5);

assign select_ln488_6_fu_499_p3 = ((icmp_ln488_3_fu_465_p2[0:0] === 1'b1) ? select_ln488_4_fu_421_p3 : tmp_17_fu_489_p4);

assign select_ln488_7_fu_507_p3 = ((icmp_ln488_3_fu_465_p2[0:0] === 1'b1) ? select_ln488_5_fu_427_p3 : p_Result_36_4_fu_477_p5);

assign select_ln488_8_fu_581_p3 = ((icmp_ln488_4_fu_547_p2[0:0] === 1'b1) ? select_ln488_6_fu_499_p3 : tmp_18_fu_571_p4);

assign select_ln488_9_fu_589_p3 = ((icmp_ln488_4_fu_547_p2[0:0] === 1'b1) ? select_ln488_7_fu_507_p3 : p_Result_36_5_fu_559_p5);

assign select_ln488_fu_262_p3 = ((icmp_ln488_fu_234_p2[0:0] === 1'b1) ? 17'd0 : 17'd32768);

assign sext_ln248_fu_246_p1 = $signed(add_ln248_fu_240_p2);

assign sub_ln248_10_fu_1113_p2 = (p_Result_34_10_fu_1093_p4 - zext_ln488_10_fu_1103_p1);

assign sub_ln248_11_fu_1195_p2 = (p_Result_34_11_fu_1175_p4 - zext_ln488_11_fu_1185_p1);

assign sub_ln248_12_fu_1277_p2 = (p_Result_34_12_fu_1257_p4 - zext_ln488_12_fu_1267_p1);

assign sub_ln248_13_fu_1352_p2 = (p_Result_34_13_fu_1332_p4 - zext_ln488_13_fu_1342_p1);

assign sub_ln248_14_fu_1418_p2 = (trunc_ln612_fu_1404_p1 - zext_ln488_14_fu_1408_p1);

assign sub_ln248_1_fu_396_p2 = (p_Result_34_3_fu_376_p4 - zext_ln488_1_fu_386_p1);

assign sub_ln248_2_fu_471_p2 = (p_Result_34_4_fu_451_p4 - zext_ln488_2_fu_461_p1);

assign sub_ln248_3_fu_553_p2 = (p_Result_34_5_fu_533_p4 - zext_ln488_3_fu_543_p1);

assign sub_ln248_4_fu_635_p2 = (p_Result_34_6_fu_615_p4 - zext_ln488_4_fu_625_p1);

assign sub_ln248_5_fu_717_p2 = (p_Result_34_7_fu_697_p4 - zext_ln488_5_fu_707_p1);

assign sub_ln248_6_fu_792_p2 = (p_Result_34_8_fu_772_p4 - zext_ln488_6_fu_782_p1);

assign sub_ln248_7_fu_874_p2 = (p_Result_34_9_fu_854_p4 - zext_ln488_7_fu_864_p1);

assign sub_ln248_8_fu_956_p2 = (p_Result_34_s_fu_936_p4 - zext_ln488_8_fu_946_p1);

assign sub_ln248_9_fu_1038_p2 = (p_Result_34_1_fu_1018_p4 - zext_ln488_9_fu_1028_p1);

assign sub_ln248_fu_314_p2 = (p_Result_34_2_fu_294_p4 - zext_ln488_fu_304_p1);

assign tmp_10_fu_1085_p3 = {{p_Result_31_2_fu_1075_p4}, {1'd1}};

assign tmp_11_fu_1167_p3 = {{p_Result_31_10_fu_1157_p4}, {1'd1}};

assign tmp_12_fu_1249_p3 = {{p_Result_31_11_fu_1239_p4}, {1'd1}};

assign tmp_13_fu_1324_p3 = {{p_Result_31_12_fu_1314_p4}, {1'd1}};

assign tmp_14_fu_1396_p3 = {{select_ln488_28_fu_1380_p3}, {1'd1}};

always @ (*) begin
    tmp_15_fu_332_p4 = select_ln488_fu_262_p3;
    tmp_15_fu_332_p4[32'd14] = |(1'd1);
end

always @ (*) begin
    tmp_16_fu_412_p4 = select_ln488_2_reg_1494;
    tmp_16_fu_412_p4[32'd13] = |(1'd1);
end

always @ (*) begin
    tmp_17_fu_489_p4 = select_ln488_4_fu_421_p3;
    tmp_17_fu_489_p4[32'd12] = |(1'd1);
end

always @ (*) begin
    tmp_18_fu_571_p4 = select_ln488_6_fu_499_p3;
    tmp_18_fu_571_p4[32'd11] = |(1'd1);
end

always @ (*) begin
    tmp_19_fu_653_p4 = select_ln488_8_fu_581_p3;
    tmp_19_fu_653_p4[32'd10] = |(1'd1);
end

assign tmp_1_fu_1010_p3 = {{p_Result_31_1_fu_1000_p4}, {1'd1}};

always @ (*) begin
    tmp_20_fu_733_p4 = select_ln488_10_reg_1517;
    tmp_20_fu_733_p4[32'd9] = |(1'd1);
end

always @ (*) begin
    tmp_21_fu_810_p4 = select_ln488_12_fu_742_p3;
    tmp_21_fu_810_p4[32'd8] = |(1'd1);
end

always @ (*) begin
    tmp_22_fu_892_p4 = select_ln488_14_fu_820_p3;
    tmp_22_fu_892_p4[32'd7] = |(1'd1);
end

always @ (*) begin
    tmp_23_fu_974_p4 = select_ln488_16_fu_902_p3;
    tmp_23_fu_974_p4[32'd6] = |(1'd1);
end

always @ (*) begin
    tmp_24_fu_1054_p4 = select_ln488_18_reg_1540;
    tmp_24_fu_1054_p4[32'd5] = |(1'd1);
end

always @ (*) begin
    tmp_25_fu_1131_p4 = select_ln488_20_fu_1063_p3;
    tmp_25_fu_1131_p4[32'd4] = |(1'd1);
end

always @ (*) begin
    tmp_26_fu_1213_p4 = select_ln488_22_fu_1141_p3;
    tmp_26_fu_1213_p4[32'd3] = |(1'd1);
end

always @ (*) begin
    tmp_27_fu_1293_p4 = select_ln488_24_reg_1563;
    tmp_27_fu_1293_p4[32'd2] = |(1'd1);
end

always @ (*) begin
    tmp_28_fu_1370_p4 = select_ln488_26_fu_1302_p3;
    tmp_28_fu_1370_p4[32'd1] = |(1'd1);
end

always @ (*) begin
    tmp_29_fu_1436_p4 = select_ln488_28_fu_1380_p3;
    tmp_29_fu_1436_p4[32'd0] = |(1'd1);
end

assign tmp_2_fu_286_p3 = {{select_ln488_32_fu_278_p3}, {1'd1}};

assign tmp_3_fu_368_p3 = {{p_Result_31_3_fu_358_p4}, {1'd1}};

assign tmp_4_fu_443_p3 = {{p_Result_31_4_fu_433_p4}, {1'd1}};

assign tmp_5_fu_525_p3 = {{p_Result_31_5_fu_515_p4}, {1'd1}};

assign tmp_6_fu_607_p3 = {{p_Result_31_6_fu_597_p4}, {1'd1}};

assign tmp_7_fu_689_p3 = {{p_Result_31_7_fu_679_p4}, {1'd1}};

assign tmp_8_fu_764_p3 = {{p_Result_31_8_fu_754_p4}, {1'd1}};

assign tmp_9_fu_846_p3 = {{p_Result_31_9_fu_836_p4}, {1'd1}};

assign tmp_fu_220_p4 = {{x_V_int_reg[31:30]}};

assign tmp_s_fu_928_p3 = {{p_Result_31_s_fu_918_p4}, {1'd1}};

assign trunc_ln612_fu_1404_p1 = select_ln488_29_fu_1388_p3[18:0];

assign trunc_ln_fu_1462_p3 = {{17'd0}, {select_ln488_30_fu_1446_p3}};

assign x_l_I_V_fu_216_p1 = x_V_int_reg;

assign zext_ln1494_fu_1470_p1 = trunc_ln_fu_1462_p3;

assign zext_ln488_10_fu_1103_p1 = tmp_10_fu_1085_p3;

assign zext_ln488_11_fu_1185_p1 = tmp_11_fu_1167_p3;

assign zext_ln488_12_fu_1267_p1 = tmp_12_fu_1249_p3;

assign zext_ln488_13_fu_1342_p1 = tmp_13_fu_1324_p3;

assign zext_ln488_14_fu_1408_p1 = tmp_14_fu_1396_p3;

assign zext_ln488_15_fu_230_p1 = tmp_fu_220_p4;

assign zext_ln488_1_fu_386_p1 = tmp_3_fu_368_p3;

assign zext_ln488_2_fu_461_p1 = tmp_4_fu_443_p3;

assign zext_ln488_3_fu_543_p1 = tmp_5_fu_525_p3;

assign zext_ln488_4_fu_625_p1 = tmp_6_fu_607_p3;

assign zext_ln488_5_fu_707_p1 = tmp_7_fu_689_p3;

assign zext_ln488_6_fu_782_p1 = tmp_8_fu_764_p3;

assign zext_ln488_7_fu_864_p1 = tmp_9_fu_846_p3;

assign zext_ln488_8_fu_946_p1 = tmp_s_fu_928_p3;

assign zext_ln488_9_fu_1028_p1 = tmp_1_fu_1010_p3;

assign zext_ln488_fu_304_p1 = tmp_2_fu_286_p3;

endmodule //sqrt_fixed_33_33_s
