
MPU6500_H743_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8ac  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  0800cb50  0800cb50  0000db50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800cf6c  0800cf6c  0000df6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cf74  0800cf74  0000df74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800cf78  0800cf78  0000df78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  0800cf7c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001e90  240002cc  0800d248  0000e2cc  2**2
                  ALLOC
  8 ._user_heap_stack 00006004  2400215c  0800d248  0000f15c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e2cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016af6  00000000  00000000  0000e2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a55  00000000  00000000  00024df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001148  00000000  00000000  00028848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000cd6  00000000  00000000  00029990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039f30  00000000  00000000  0002a666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001732f  00000000  00000000  00064596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a1a5  00000000  00000000  0007b8c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d5a6a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000054f4  00000000  00000000  001d5ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004f  00000000  00000000  001dafa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002cc 	.word	0x240002cc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800cb34 	.word	0x0800cb34

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002d0 	.word	0x240002d0
 80002dc:	0800cb34 	.word	0x0800cb34

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000396:	f107 030c 	add.w	r3, r7, #12
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ac:	4a18      	ldr	r2, [pc, #96]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003b6:	4b16      	ldr	r3, [pc, #88]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003c0:	60bb      	str	r3, [r7, #8]
 80003c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c4:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003ca:	4a11      	ldr	r2, [pc, #68]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80003d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <MX_GPIO_Init+0x80>)
 80003d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80003da:	f003 0301 	and.w	r3, r3, #1
 80003de:	607b      	str	r3, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2110      	movs	r1, #16
 80003e6:	480b      	ldr	r0, [pc, #44]	@ (8000414 <MX_GPIO_Init+0x84>)
 80003e8:	f001 f8be 	bl	8001568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80003ec:	2310      	movs	r3, #16
 80003ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f0:	2301      	movs	r3, #1
 80003f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f4:	2300      	movs	r3, #0
 80003f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003fc:	f107 030c 	add.w	r3, r7, #12
 8000400:	4619      	mov	r1, r3
 8000402:	4804      	ldr	r0, [pc, #16]	@ (8000414 <MX_GPIO_Init+0x84>)
 8000404:	f000 ff00 	bl	8001208 <HAL_GPIO_Init>

}
 8000408:	bf00      	nop
 800040a:	3720      	adds	r7, #32
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	58024400 	.word	0x58024400
 8000414:	58020000 	.word	0x58020000

08000418 <SPI_Read>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//ham doc 1 thanh ghi qua SPI
uint8_t SPI_Read(uint8_t RegAddr){
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	73fb      	strb	r3, [r7, #15]
	uint8_t tx_data = RegAddr | 0x80; // Bit 0x80 báo hiệu là lệnh ĐỌC (Read)
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800042c:	b2db      	uxtb	r3, r3
 800042e:	73bb      	strb	r3, [r7, #14]

	//keo CS xuong thap de bat dau
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2110      	movs	r1, #16
 8000434:	480d      	ldr	r0, [pc, #52]	@ (800046c <SPI_Read+0x54>)
 8000436:	f001 f897 	bl	8001568 <HAL_GPIO_WritePin>

	//gui dia chi can doc
	HAL_SPI_Transmit(&hspi1, &tx_data, 1, 100);
 800043a:	f107 010e 	add.w	r1, r7, #14
 800043e:	2364      	movs	r3, #100	@ 0x64
 8000440:	2201      	movs	r2, #1
 8000442:	480b      	ldr	r0, [pc, #44]	@ (8000470 <SPI_Read+0x58>)
 8000444:	f004 ffe0 	bl	8005408 <HAL_SPI_Transmit>

	//Nhan du lieu ve
	HAL_SPI_Receive(&hspi1, &rx_data, 1, 100);
 8000448:	f107 010f 	add.w	r1, r7, #15
 800044c:	2364      	movs	r3, #100	@ 0x64
 800044e:	2201      	movs	r2, #1
 8000450:	4807      	ldr	r0, [pc, #28]	@ (8000470 <SPI_Read+0x58>)
 8000452:	f005 f9c7 	bl	80057e4 <HAL_SPI_Receive>

	//Keo CS len cao de ket thuc
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2110      	movs	r1, #16
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <SPI_Read+0x54>)
 800045c:	f001 f884 	bl	8001568 <HAL_GPIO_WritePin>

	return rx_data;
 8000460:	7bfb      	ldrb	r3, [r7, #15]
}
 8000462:	4618      	mov	r0, r3
 8000464:	3710      	adds	r7, #16
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	58020000 	.word	0x58020000
 8000470:	2400039c 	.word	0x2400039c

08000474 <SPI_Write>:

//Ham ghi vaof 1 thanh ghi qua SPI
void SPI_Write(uint8_t RegAddr, uint8_t Value){
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	460a      	mov	r2, r1
 800047e:	71fb      	strb	r3, [r7, #7]
 8000480:	4613      	mov	r3, r2
 8000482:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = RegAddr; // bie dau la 0 bao hieu la GHI
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	733b      	strb	r3, [r7, #12]
	data[1] = Value;
 8000488:	79bb      	ldrb	r3, [r7, #6]
 800048a:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	2110      	movs	r1, #16
 8000490:	4809      	ldr	r0, [pc, #36]	@ (80004b8 <SPI_Write+0x44>)
 8000492:	f001 f869 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, 2, 100);
 8000496:	f107 010c 	add.w	r1, r7, #12
 800049a:	2364      	movs	r3, #100	@ 0x64
 800049c:	2202      	movs	r2, #2
 800049e:	4807      	ldr	r0, [pc, #28]	@ (80004bc <SPI_Write+0x48>)
 80004a0:	f004 ffb2 	bl	8005408 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80004a4:	2201      	movs	r2, #1
 80004a6:	2110      	movs	r1, #16
 80004a8:	4803      	ldr	r0, [pc, #12]	@ (80004b8 <SPI_Write+0x44>)
 80004aa:	f001 f85d 	bl	8001568 <HAL_GPIO_WritePin>
}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	58020000 	.word	0x58020000
 80004bc:	2400039c 	.word	0x2400039c

080004c0 <SPI_Read_Burst>:

//Ham doc nhieu bytes lien tiep - De doc Accel/Gyro
void SPI_Read_Burst(uint8_t RegAddr, uint8_t *pData, uint16_t Size){
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	6039      	str	r1, [r7, #0]
 80004ca:	71fb      	strb	r3, [r7, #7]
 80004cc:	4613      	mov	r3, r2
 80004ce:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_data = RegAddr | 0x80;
 80004d0:	79fb      	ldrb	r3, [r7, #7]
 80004d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80004da:	2200      	movs	r2, #0
 80004dc:	2110      	movs	r1, #16
 80004de:	480c      	ldr	r0, [pc, #48]	@ (8000510 <SPI_Read_Burst+0x50>)
 80004e0:	f001 f842 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx_data, 1, 100);
 80004e4:	f107 010f 	add.w	r1, r7, #15
 80004e8:	2364      	movs	r3, #100	@ 0x64
 80004ea:	2201      	movs	r2, #1
 80004ec:	4809      	ldr	r0, [pc, #36]	@ (8000514 <SPI_Read_Burst+0x54>)
 80004ee:	f004 ff8b 	bl	8005408 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, pData, Size, 100);
 80004f2:	88ba      	ldrh	r2, [r7, #4]
 80004f4:	2364      	movs	r3, #100	@ 0x64
 80004f6:	6839      	ldr	r1, [r7, #0]
 80004f8:	4806      	ldr	r0, [pc, #24]	@ (8000514 <SPI_Read_Burst+0x54>)
 80004fa:	f005 f973 	bl	80057e4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2110      	movs	r1, #16
 8000502:	4803      	ldr	r0, [pc, #12]	@ (8000510 <SPI_Read_Burst+0x50>)
 8000504:	f001 f830 	bl	8001568 <HAL_GPIO_WritePin>
}
 8000508:	bf00      	nop
 800050a:	3710      	adds	r7, #16
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	58020000 	.word	0x58020000
 8000514:	2400039c 	.word	0x2400039c

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08c      	sub	sp, #48	@ 0x30
 800051c:	af0a      	add	r7, sp, #40	@ 0x28
//  MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f000 fca1 	bl	8000e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000522:	f000 f961 	bl	80007e8 <SystemClock_Config>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000526:	f3bf 8f4f 	dsb	sy
}
 800052a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800052c:	f3bf 8f6f 	isb	sy
}
 8000530:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000532:	4b9b      	ldr	r3, [pc, #620]	@ (80007a0 <main+0x288>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	4a9a      	ldr	r2, [pc, #616]	@ (80007a0 <main+0x288>)
 8000538:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800053c:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800053e:	4b98      	ldr	r3, [pc, #608]	@ (80007a0 <main+0x288>)
 8000540:	2200      	movs	r2, #0
 8000542:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000546:	f3bf 8f4f 	dsb	sy
}
 800054a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800054c:	f3bf 8f6f 	isb	sy
}
 8000550:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000552:	bf00      	nop
    SCB_DisableICache();
//    HAL_Delay(1000);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000554:	f7ff ff1c 	bl	8000390 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000558:	f000 f9c6 	bl	80008e8 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800055c:	f008 fff2 	bl	8009544 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // 1. Reset device
  SPI_Write(0x6B, 0x80);
 8000560:	2180      	movs	r1, #128	@ 0x80
 8000562:	206b      	movs	r0, #107	@ 0x6b
 8000564:	f7ff ff86 	bl	8000474 <SPI_Write>
  HAL_Delay(100);
 8000568:	2064      	movs	r0, #100	@ 0x64
 800056a:	f000 fd0d 	bl	8000f88 <HAL_Delay>

  // 2. Disable I2C interface (Quan trọng khi dùng SPI)
  // Thanh ghi USER_CTRL (0x6A), bit 4 = 1 (I2C_IF_DIS)
  SPI_Write(0x6A, 0x10);
 800056e:	2110      	movs	r1, #16
 8000570:	206a      	movs	r0, #106	@ 0x6a
 8000572:	f7ff ff7f 	bl	8000474 <SPI_Write>

  // 3. Đánh thức (Wake up) - Clock Source = PLL Gyro Z
  SPI_Write(0x6B, 0x03);
 8000576:	2103      	movs	r1, #3
 8000578:	206b      	movs	r0, #107	@ 0x6b
 800057a:	f7ff ff7b 	bl	8000474 <SPI_Write>

  // 4. Cấu hình Gyro Range (Ví dụ +/- 500dps)
  SPI_Write(0x1B, 0x08);
 800057e:	2108      	movs	r1, #8
 8000580:	201b      	movs	r0, #27
 8000582:	f7ff ff77 	bl	8000474 <SPI_Write>

  // 5. Cấu hình Accel Range (Ví dụ +/- 8G)
  SPI_Write(0x1C, 0x10);
 8000586:	2110      	movs	r1, #16
 8000588:	201c      	movs	r0, #28
 800058a:	f7ff ff73 	bl	8000474 <SPI_Write>

  //Kiem tra chip (WHO_AM_I - 0x75)
  uint8_t who_am_i = SPI_Read(0x75);
 800058e:	2075      	movs	r0, #117	@ 0x75
 8000590:	f7ff ff42 	bl	8000418 <SPI_Read>
 8000594:	4603      	mov	r3, r0
 8000596:	71fb      	strb	r3, [r7, #7]
  if(who_am_i == 0x70 || who_am_i == 0x71 || who_am_i == 0x73){
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	2b70      	cmp	r3, #112	@ 0x70
 800059c:	d005      	beq.n	80005aa <main+0x92>
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2b71      	cmp	r3, #113	@ 0x71
 80005a2:	d002      	beq.n	80005aa <main+0x92>
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	2b73      	cmp	r3, #115	@ 0x73
 80005a8:	d104      	bne.n	80005b4 <main+0x9c>
	  CDC_Transmit_FS((uint8_t*)"SPI OK! MOU Found!\n", 19);
 80005aa:	2113      	movs	r1, #19
 80005ac:	487d      	ldr	r0, [pc, #500]	@ (80007a4 <main+0x28c>)
 80005ae:	f009 f889 	bl	80096c4 <CDC_Transmit_FS>
 80005b2:	e003      	b.n	80005bc <main+0xa4>
  } else {
	  CDC_Transmit_FS((uint8_t*)"SPI Fail! Check wiring.!\n", 24);
 80005b4:	2118      	movs	r1, #24
 80005b6:	487c      	ldr	r0, [pc, #496]	@ (80007a8 <main+0x290>)
 80005b8:	f009 f884 	bl	80096c4 <CDC_Transmit_FS>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	SPI_Read_Burst(0x3B, Rec_Data, 14);
 80005bc:	220e      	movs	r2, #14
 80005be:	497b      	ldr	r1, [pc, #492]	@ (80007ac <main+0x294>)
 80005c0:	203b      	movs	r0, #59	@ 0x3b
 80005c2:	f7ff ff7d 	bl	80004c0 <SPI_Read_Burst>


	// Ghép dữ liệu (Bit cao << 8 | Bit thấp)
	Accel_X_Raw = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80005c6:	4b79      	ldr	r3, [pc, #484]	@ (80007ac <main+0x294>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	b21b      	sxth	r3, r3
 80005cc:	021b      	lsls	r3, r3, #8
 80005ce:	b21a      	sxth	r2, r3
 80005d0:	4b76      	ldr	r3, [pc, #472]	@ (80007ac <main+0x294>)
 80005d2:	785b      	ldrb	r3, [r3, #1]
 80005d4:	b21b      	sxth	r3, r3
 80005d6:	4313      	orrs	r3, r2
 80005d8:	b21a      	sxth	r2, r3
 80005da:	4b75      	ldr	r3, [pc, #468]	@ (80007b0 <main+0x298>)
 80005dc:	801a      	strh	r2, [r3, #0]
	Accel_Y_Raw = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80005de:	4b73      	ldr	r3, [pc, #460]	@ (80007ac <main+0x294>)
 80005e0:	789b      	ldrb	r3, [r3, #2]
 80005e2:	b21b      	sxth	r3, r3
 80005e4:	021b      	lsls	r3, r3, #8
 80005e6:	b21a      	sxth	r2, r3
 80005e8:	4b70      	ldr	r3, [pc, #448]	@ (80007ac <main+0x294>)
 80005ea:	78db      	ldrb	r3, [r3, #3]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	4313      	orrs	r3, r2
 80005f0:	b21a      	sxth	r2, r3
 80005f2:	4b70      	ldr	r3, [pc, #448]	@ (80007b4 <main+0x29c>)
 80005f4:	801a      	strh	r2, [r3, #0]
	Accel_Z_Raw = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80005f6:	4b6d      	ldr	r3, [pc, #436]	@ (80007ac <main+0x294>)
 80005f8:	791b      	ldrb	r3, [r3, #4]
 80005fa:	b21b      	sxth	r3, r3
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	b21a      	sxth	r2, r3
 8000600:	4b6a      	ldr	r3, [pc, #424]	@ (80007ac <main+0x294>)
 8000602:	795b      	ldrb	r3, [r3, #5]
 8000604:	b21b      	sxth	r3, r3
 8000606:	4313      	orrs	r3, r2
 8000608:	b21a      	sxth	r2, r3
 800060a:	4b6b      	ldr	r3, [pc, #428]	@ (80007b8 <main+0x2a0>)
 800060c:	801a      	strh	r2, [r3, #0]

	Gyro_X_Raw = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800060e:	4b67      	ldr	r3, [pc, #412]	@ (80007ac <main+0x294>)
 8000610:	7a1b      	ldrb	r3, [r3, #8]
 8000612:	b21b      	sxth	r3, r3
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	b21a      	sxth	r2, r3
 8000618:	4b64      	ldr	r3, [pc, #400]	@ (80007ac <main+0x294>)
 800061a:	7a5b      	ldrb	r3, [r3, #9]
 800061c:	b21b      	sxth	r3, r3
 800061e:	4313      	orrs	r3, r2
 8000620:	b21a      	sxth	r2, r3
 8000622:	4b66      	ldr	r3, [pc, #408]	@ (80007bc <main+0x2a4>)
 8000624:	801a      	strh	r2, [r3, #0]
	Gyro_Y_Raw = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8000626:	4b61      	ldr	r3, [pc, #388]	@ (80007ac <main+0x294>)
 8000628:	7a9b      	ldrb	r3, [r3, #10]
 800062a:	b21b      	sxth	r3, r3
 800062c:	021b      	lsls	r3, r3, #8
 800062e:	b21a      	sxth	r2, r3
 8000630:	4b5e      	ldr	r3, [pc, #376]	@ (80007ac <main+0x294>)
 8000632:	7adb      	ldrb	r3, [r3, #11]
 8000634:	b21b      	sxth	r3, r3
 8000636:	4313      	orrs	r3, r2
 8000638:	b21a      	sxth	r2, r3
 800063a:	4b61      	ldr	r3, [pc, #388]	@ (80007c0 <main+0x2a8>)
 800063c:	801a      	strh	r2, [r3, #0]
	Gyro_Z_Raw = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800063e:	4b5b      	ldr	r3, [pc, #364]	@ (80007ac <main+0x294>)
 8000640:	7b1b      	ldrb	r3, [r3, #12]
 8000642:	b21b      	sxth	r3, r3
 8000644:	021b      	lsls	r3, r3, #8
 8000646:	b21a      	sxth	r2, r3
 8000648:	4b58      	ldr	r3, [pc, #352]	@ (80007ac <main+0x294>)
 800064a:	7b5b      	ldrb	r3, [r3, #13]
 800064c:	b21b      	sxth	r3, r3
 800064e:	4313      	orrs	r3, r2
 8000650:	b21a      	sxth	r2, r3
 8000652:	4b5c      	ldr	r3, [pc, #368]	@ (80007c4 <main+0x2ac>)
 8000654:	801a      	strh	r2, [r3, #0]

	// Chuyển đổi đơn vị (Tùy cấu hình Range ở trên)
	// Với +/- 8G thì chia 4096.0
	Ax = Accel_X_Raw / 4096.0;
 8000656:	4b56      	ldr	r3, [pc, #344]	@ (80007b0 <main+0x298>)
 8000658:	f9b3 3000 	ldrsh.w	r3, [r3]
 800065c:	ee07 3a90 	vmov	s15, r3
 8000660:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000664:	ed9f 5b4a 	vldr	d5, [pc, #296]	@ 8000790 <main+0x278>
 8000668:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800066c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000670:	4b55      	ldr	r3, [pc, #340]	@ (80007c8 <main+0x2b0>)
 8000672:	edc3 7a00 	vstr	s15, [r3]
	Ay = Accel_Y_Raw / 4096.0;
 8000676:	4b4f      	ldr	r3, [pc, #316]	@ (80007b4 <main+0x29c>)
 8000678:	f9b3 3000 	ldrsh.w	r3, [r3]
 800067c:	ee07 3a90 	vmov	s15, r3
 8000680:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000684:	ed9f 5b42 	vldr	d5, [pc, #264]	@ 8000790 <main+0x278>
 8000688:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800068c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000690:	4b4e      	ldr	r3, [pc, #312]	@ (80007cc <main+0x2b4>)
 8000692:	edc3 7a00 	vstr	s15, [r3]
	Az = Accel_Z_Raw / 4096.0;
 8000696:	4b48      	ldr	r3, [pc, #288]	@ (80007b8 <main+0x2a0>)
 8000698:	f9b3 3000 	ldrsh.w	r3, [r3]
 800069c:	ee07 3a90 	vmov	s15, r3
 80006a0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006a4:	ed9f 5b3a 	vldr	d5, [pc, #232]	@ 8000790 <main+0x278>
 80006a8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006ac:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006b0:	4b47      	ldr	r3, [pc, #284]	@ (80007d0 <main+0x2b8>)
 80006b2:	edc3 7a00 	vstr	s15, [r3]

	// Với +/- 500dps thì chia 65.5
	Gx = Gyro_X_Raw / 65.5;
 80006b6:	4b41      	ldr	r3, [pc, #260]	@ (80007bc <main+0x2a4>)
 80006b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006bc:	ee07 3a90 	vmov	s15, r3
 80006c0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006c4:	ed9f 5b34 	vldr	d5, [pc, #208]	@ 8000798 <main+0x280>
 80006c8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006cc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006d0:	4b40      	ldr	r3, [pc, #256]	@ (80007d4 <main+0x2bc>)
 80006d2:	edc3 7a00 	vstr	s15, [r3]
	Gy = Gyro_Y_Raw / 65.5;
 80006d6:	4b3a      	ldr	r3, [pc, #232]	@ (80007c0 <main+0x2a8>)
 80006d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006dc:	ee07 3a90 	vmov	s15, r3
 80006e0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80006e4:	ed9f 5b2c 	vldr	d5, [pc, #176]	@ 8000798 <main+0x280>
 80006e8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80006ec:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80006f0:	4b39      	ldr	r3, [pc, #228]	@ (80007d8 <main+0x2c0>)
 80006f2:	edc3 7a00 	vstr	s15, [r3]
	Gz = Gyro_Z_Raw / 65.5;
 80006f6:	4b33      	ldr	r3, [pc, #204]	@ (80007c4 <main+0x2ac>)
 80006f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006fc:	ee07 3a90 	vmov	s15, r3
 8000700:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000704:	ed9f 5b24 	vldr	d5, [pc, #144]	@ 8000798 <main+0x280>
 8000708:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800070c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000710:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <main+0x2c4>)
 8000712:	edc3 7a00 	vstr	s15, [r3]

	// Gửi lên máy tính
	sprintf(usb_msg, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\r\n", Ax, Ay, Az, Gx, Gy, Gz);
 8000716:	4b2c      	ldr	r3, [pc, #176]	@ (80007c8 <main+0x2b0>)
 8000718:	edd3 7a00 	vldr	s15, [r3]
 800071c:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8000720:	4b2a      	ldr	r3, [pc, #168]	@ (80007cc <main+0x2b4>)
 8000722:	edd3 7a00 	vldr	s15, [r3]
 8000726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800072a:	4b29      	ldr	r3, [pc, #164]	@ (80007d0 <main+0x2b8>)
 800072c:	edd3 6a00 	vldr	s13, [r3]
 8000730:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000734:	4b27      	ldr	r3, [pc, #156]	@ (80007d4 <main+0x2bc>)
 8000736:	edd3 5a00 	vldr	s11, [r3]
 800073a:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <main+0x2c0>)
 8000740:	edd3 4a00 	vldr	s9, [r3]
 8000744:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8000748:	4b24      	ldr	r3, [pc, #144]	@ (80007dc <main+0x2c4>)
 800074a:	edd3 3a00 	vldr	s7, [r3]
 800074e:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8000752:	ed8d 3b08 	vstr	d3, [sp, #32]
 8000756:	ed8d 4b06 	vstr	d4, [sp, #24]
 800075a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800075e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000762:	ed8d 7b00 	vstr	d7, [sp]
 8000766:	ec53 2b12 	vmov	r2, r3, d2
 800076a:	491d      	ldr	r1, [pc, #116]	@ (80007e0 <main+0x2c8>)
 800076c:	481d      	ldr	r0, [pc, #116]	@ (80007e4 <main+0x2cc>)
 800076e:	f00a f91f 	bl	800a9b0 <siprintf>

	CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 8000772:	481c      	ldr	r0, [pc, #112]	@ (80007e4 <main+0x2cc>)
 8000774:	f7ff fe04 	bl	8000380 <strlen>
 8000778:	4603      	mov	r3, r0
 800077a:	b29b      	uxth	r3, r3
 800077c:	4619      	mov	r1, r3
 800077e:	4819      	ldr	r0, [pc, #100]	@ (80007e4 <main+0x2cc>)
 8000780:	f008 ffa0 	bl	80096c4 <CDC_Transmit_FS>

	HAL_Delay(20);
 8000784:	2014      	movs	r0, #20
 8000786:	f000 fbff 	bl	8000f88 <HAL_Delay>
	SPI_Read_Burst(0x3B, Rec_Data, 14);
 800078a:	bf00      	nop
 800078c:	e716      	b.n	80005bc <main+0xa4>
 800078e:	bf00      	nop
 8000790:	00000000 	.word	0x00000000
 8000794:	40b00000 	.word	0x40b00000
 8000798:	00000000 	.word	0x00000000
 800079c:	40506000 	.word	0x40506000
 80007a0:	e000ed00 	.word	0xe000ed00
 80007a4:	0800cb50 	.word	0x0800cb50
 80007a8:	0800cb64 	.word	0x0800cb64
 80007ac:	240002e8 	.word	0x240002e8
 80007b0:	240002f6 	.word	0x240002f6
 80007b4:	240002f8 	.word	0x240002f8
 80007b8:	240002fa 	.word	0x240002fa
 80007bc:	240002fc 	.word	0x240002fc
 80007c0:	240002fe 	.word	0x240002fe
 80007c4:	24000300 	.word	0x24000300
 80007c8:	24000304 	.word	0x24000304
 80007cc:	24000308 	.word	0x24000308
 80007d0:	2400030c 	.word	0x2400030c
 80007d4:	24000310 	.word	0x24000310
 80007d8:	24000314 	.word	0x24000314
 80007dc:	24000318 	.word	0x24000318
 80007e0:	0800cb80 	.word	0x0800cb80
 80007e4:	2400031c 	.word	0x2400031c

080007e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b09c      	sub	sp, #112	@ 0x70
 80007ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f2:	224c      	movs	r2, #76	@ 0x4c
 80007f4:	2100      	movs	r1, #0
 80007f6:	4618      	mov	r0, r3
 80007f8:	f00a f93f 	bl	800aa7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	2220      	movs	r2, #32
 8000800:	2100      	movs	r1, #0
 8000802:	4618      	mov	r0, r3
 8000804:	f00a f939 	bl	800aa7a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000808:	2002      	movs	r0, #2
 800080a:	f002 f967 	bl	8002adc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800080e:	2300      	movs	r3, #0
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4b30      	ldr	r3, [pc, #192]	@ (80008d4 <SystemClock_Config+0xec>)
 8000814:	699b      	ldr	r3, [r3, #24]
 8000816:	4a2f      	ldr	r2, [pc, #188]	@ (80008d4 <SystemClock_Config+0xec>)
 8000818:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800081c:	6193      	str	r3, [r2, #24]
 800081e:	4b2d      	ldr	r3, [pc, #180]	@ (80008d4 <SystemClock_Config+0xec>)
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	4b2b      	ldr	r3, [pc, #172]	@ (80008d8 <SystemClock_Config+0xf0>)
 800082a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800082c:	4a2a      	ldr	r2, [pc, #168]	@ (80008d8 <SystemClock_Config+0xf0>)
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000834:	4b28      	ldr	r3, [pc, #160]	@ (80008d8 <SystemClock_Config+0xf0>)
 8000836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	603b      	str	r3, [r7, #0]
 800083e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000840:	bf00      	nop
 8000842:	4b24      	ldr	r3, [pc, #144]	@ (80008d4 <SystemClock_Config+0xec>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800084a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800084e:	d1f8      	bne.n	8000842 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000850:	2301      	movs	r3, #1
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000854:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000858:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085a:	2302      	movs	r3, #2
 800085c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800085e:	2302      	movs	r3, #2
 8000860:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000862:	2305      	movs	r3, #5
 8000864:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000866:	23c0      	movs	r3, #192	@ 0xc0
 8000868:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800086a:	2302      	movs	r3, #2
 800086c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 800086e:	2314      	movs	r3, #20
 8000870:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000872:	2302      	movs	r3, #2
 8000874:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000876:	2308      	movs	r3, #8
 8000878:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800087a:	2300      	movs	r3, #0
 800087c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000886:	4618      	mov	r0, r3
 8000888:	f002 f972 	bl	8002b70 <HAL_RCC_OscConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000892:	f000 f823 	bl	80008dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000896:	233f      	movs	r3, #63	@ 0x3f
 8000898:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089a:	2303      	movs	r3, #3
 800089c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008a2:	2308      	movs	r3, #8
 80008a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008a6:	2340      	movs	r3, #64	@ 0x40
 80008a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008aa:	2340      	movs	r3, #64	@ 0x40
 80008ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008b2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008b4:	2340      	movs	r3, #64	@ 0x40
 80008b6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	2104      	movs	r1, #4
 80008bc:	4618      	mov	r0, r3
 80008be:	f002 fdb1 	bl	8003424 <HAL_RCC_ClockConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80008c8:	f000 f808 	bl	80008dc <Error_Handler>
  }
}
 80008cc:	bf00      	nop
 80008ce:	3770      	adds	r7, #112	@ 0x70
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	58024800 	.word	0x58024800
 80008d8:	58000400 	.word	0x58000400

080008dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <Error_Handler+0x8>

080008e8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008ec:	4b28      	ldr	r3, [pc, #160]	@ (8000990 <MX_SPI1_Init+0xa8>)
 80008ee:	4a29      	ldr	r2, [pc, #164]	@ (8000994 <MX_SPI1_Init+0xac>)
 80008f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008f2:	4b27      	ldr	r3, [pc, #156]	@ (8000990 <MX_SPI1_Init+0xa8>)
 80008f4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80008f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008fa:	4b25      	ldr	r3, [pc, #148]	@ (8000990 <MX_SPI1_Init+0xa8>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000900:	4b23      	ldr	r3, [pc, #140]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000902:	2207      	movs	r2, #7
 8000904:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000906:	4b22      	ldr	r3, [pc, #136]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000908:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800090c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800090e:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000910:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000914:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000916:	4b1e      	ldr	r3, [pc, #120]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000918:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800091c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800091e:	4b1c      	ldr	r3, [pc, #112]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000920:	2200      	movs	r2, #0
 8000922:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000924:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000926:	2200      	movs	r2, #0
 8000928:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800092a:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800092c:	2200      	movs	r2, #0
 800092e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000930:	4b17      	ldr	r3, [pc, #92]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000932:	2200      	movs	r2, #0
 8000934:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000936:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000938:	2200      	movs	r2, #0
 800093a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800093e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000942:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000946:	2200      	movs	r2, #0
 8000948:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800094c:	2200      	movs	r2, #0
 800094e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000952:	2200      	movs	r2, #0
 8000954:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000958:	2200      	movs	r2, #0
 800095a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800095e:	2200      	movs	r2, #0
 8000960:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000964:	2200      	movs	r2, #0
 8000966:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800096a:	2200      	movs	r2, #0
 800096c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800096e:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000970:	2200      	movs	r2, #0
 8000972:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_SPI1_Init+0xa8>)
 8000976:	2200      	movs	r2, #0
 8000978:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_SPI1_Init+0xa8>)
 800097c:	f004 fc20 	bl	80051c0 <HAL_SPI_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8000986:	f7ff ffa9 	bl	80008dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	2400039c 	.word	0x2400039c
 8000994:	40013000 	.word	0x40013000

08000998 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b0ba      	sub	sp, #232	@ 0xe8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009b0:	f107 0310 	add.w	r3, r7, #16
 80009b4:	22c0      	movs	r2, #192	@ 0xc0
 80009b6:	2100      	movs	r1, #0
 80009b8:	4618      	mov	r0, r3
 80009ba:	f00a f85e 	bl	800aa7a <memset>
  if(spiHandle->Instance==SPI1)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a26      	ldr	r2, [pc, #152]	@ (8000a5c <HAL_SPI_MspInit+0xc4>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d144      	bne.n	8000a52 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80009c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009cc:	f04f 0300 	mov.w	r3, #0
 80009d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	4618      	mov	r0, r3
 80009de:	f003 f881 	bl	8003ae4 <HAL_RCCEx_PeriphCLKConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80009e8:	f7ff ff78 	bl	80008dc <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 80009ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80009f2:	4a1b      	ldr	r2, [pc, #108]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 80009f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80009fc:	4b18      	ldr	r3, [pc, #96]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 80009fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 8000a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a10:	4a13      	ldr	r2, [pc, #76]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 8000a12:	f043 0301 	orr.w	r3, r3, #1
 8000a16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a1a:	4b11      	ldr	r3, [pc, #68]	@ (8000a60 <HAL_SPI_MspInit+0xc8>)
 8000a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	60bb      	str	r3, [r7, #8]
 8000a26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a28:	23e0      	movs	r3, #224	@ 0xe0
 8000a2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a40:	2305      	movs	r3, #5
 8000a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a46:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <HAL_SPI_MspInit+0xcc>)
 8000a4e:	f000 fbdb 	bl	8001208 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a52:	bf00      	nop
 8000a54:	37e8      	adds	r7, #232	@ 0xe8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40013000 	.word	0x40013000
 8000a60:	58024400 	.word	0x58024400
 8000a64:	58020000 	.word	0x58020000

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <HAL_MspInit+0x30>)
 8000a70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a74:	4a08      	ldr	r2, [pc, #32]	@ (8000a98 <HAL_MspInit+0x30>)
 8000a76:	f043 0302 	orr.w	r3, r3, #2
 8000a7a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_MspInit+0x30>)
 8000a80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a84:	f003 0302 	and.w	r3, r3, #2
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	58024400 	.word	0x58024400

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <HardFault_Handler+0x4>

08000aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <MemManage_Handler+0x4>

08000ab4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af2:	f000 fa29 	bl	8000f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000b00:	4802      	ldr	r0, [pc, #8]	@ (8000b0c <OTG_FS_IRQHandler+0x10>)
 8000b02:	f000 fe8b 	bl	800181c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	2400190c 	.word	0x2400190c

08000b10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return 1;
 8000b14:	2301      	movs	r3, #1
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <_kill>:

int _kill(int pid, int sig)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000b2a:	f009 fff9 	bl	800ab20 <__errno>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2216      	movs	r2, #22
 8000b32:	601a      	str	r2, [r3, #0]
  return -1;
 8000b34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <_exit>:

void _exit (int status)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b48:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff ffe7 	bl	8000b20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b52:	bf00      	nop
 8000b54:	e7fd      	b.n	8000b52 <_exit+0x12>

08000b56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b56:	b580      	push	{r7, lr}
 8000b58:	b086      	sub	sp, #24
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	60f8      	str	r0, [r7, #12]
 8000b5e:	60b9      	str	r1, [r7, #8]
 8000b60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
 8000b66:	e00a      	b.n	8000b7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b68:	f3af 8000 	nop.w
 8000b6c:	4601      	mov	r1, r0
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1c5a      	adds	r2, r3, #1
 8000b72:	60ba      	str	r2, [r7, #8]
 8000b74:	b2ca      	uxtb	r2, r1
 8000b76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	697a      	ldr	r2, [r7, #20]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	dbf0      	blt.n	8000b68 <_read+0x12>
  }

  return len;
 8000b86:	687b      	ldr	r3, [r7, #4]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	e009      	b.n	8000bb6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1c5a      	adds	r2, r3, #1
 8000ba6:	60ba      	str	r2, [r7, #8]
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	617b      	str	r3, [r7, #20]
 8000bb6:	697a      	ldr	r2, [r7, #20]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	dbf1      	blt.n	8000ba2 <_write+0x12>
  }
  return len;
 8000bbe:	687b      	ldr	r3, [r7, #4]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3718      	adds	r7, #24
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <_close>:

int _close(int file)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bf0:	605a      	str	r2, [r3, #4]
  return 0;
 8000bf2:	2300      	movs	r3, #0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <_isatty>:

int _isatty(int file)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c08:	2301      	movs	r3, #1
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b085      	sub	sp, #20
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	60f8      	str	r0, [r7, #12]
 8000c1e:	60b9      	str	r1, [r7, #8]
 8000c20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c22:	2300      	movs	r3, #0
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f009 ff5e 	bl	800ab20 <__errno>
 8000c64:	4603      	mov	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	4a05      	ldr	r2, [pc, #20]	@ (8000c94 <_sbrk+0x64>)
 8000c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	24080000 	.word	0x24080000
 8000c90:	00004000 	.word	0x00004000
 8000c94:	24000424 	.word	0x24000424
 8000c98:	24002160 	.word	0x24002160

08000c9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ca0:	4b43      	ldr	r3, [pc, #268]	@ (8000db0 <SystemInit+0x114>)
 8000ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ca6:	4a42      	ldr	r2, [pc, #264]	@ (8000db0 <SystemInit+0x114>)
 8000ca8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cb0:	4b40      	ldr	r3, [pc, #256]	@ (8000db4 <SystemInit+0x118>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 030f 	and.w	r3, r3, #15
 8000cb8:	2b06      	cmp	r3, #6
 8000cba:	d807      	bhi.n	8000ccc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cbc:	4b3d      	ldr	r3, [pc, #244]	@ (8000db4 <SystemInit+0x118>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f023 030f 	bic.w	r3, r3, #15
 8000cc4:	4a3b      	ldr	r2, [pc, #236]	@ (8000db4 <SystemInit+0x118>)
 8000cc6:	f043 0307 	orr.w	r3, r3, #7
 8000cca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ccc:	4b3a      	ldr	r3, [pc, #232]	@ (8000db8 <SystemInit+0x11c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a39      	ldr	r2, [pc, #228]	@ (8000db8 <SystemInit+0x11c>)
 8000cd2:	f043 0301 	orr.w	r3, r3, #1
 8000cd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cd8:	4b37      	ldr	r3, [pc, #220]	@ (8000db8 <SystemInit+0x11c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cde:	4b36      	ldr	r3, [pc, #216]	@ (8000db8 <SystemInit+0x11c>)
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	4935      	ldr	r1, [pc, #212]	@ (8000db8 <SystemInit+0x11c>)
 8000ce4:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <SystemInit+0x120>)
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cea:	4b32      	ldr	r3, [pc, #200]	@ (8000db4 <SystemInit+0x118>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d007      	beq.n	8000d06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000db4 <SystemInit+0x118>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f023 030f 	bic.w	r3, r3, #15
 8000cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8000db4 <SystemInit+0x118>)
 8000d00:	f043 0307 	orr.w	r3, r3, #7
 8000d04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d06:	4b2c      	ldr	r3, [pc, #176]	@ (8000db8 <SystemInit+0x11c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <SystemInit+0x11c>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d12:	4b29      	ldr	r3, [pc, #164]	@ (8000db8 <SystemInit+0x11c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d18:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <SystemInit+0x11c>)
 8000d1a:	4a29      	ldr	r2, [pc, #164]	@ (8000dc0 <SystemInit+0x124>)
 8000d1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d1e:	4b26      	ldr	r3, [pc, #152]	@ (8000db8 <SystemInit+0x11c>)
 8000d20:	4a28      	ldr	r2, [pc, #160]	@ (8000dc4 <SystemInit+0x128>)
 8000d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d24:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <SystemInit+0x11c>)
 8000d26:	4a28      	ldr	r2, [pc, #160]	@ (8000dc8 <SystemInit+0x12c>)
 8000d28:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d2a:	4b23      	ldr	r3, [pc, #140]	@ (8000db8 <SystemInit+0x11c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d30:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <SystemInit+0x11c>)
 8000d32:	4a25      	ldr	r2, [pc, #148]	@ (8000dc8 <SystemInit+0x12c>)
 8000d34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d36:	4b20      	ldr	r3, [pc, #128]	@ (8000db8 <SystemInit+0x11c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000db8 <SystemInit+0x11c>)
 8000d3e:	4a22      	ldr	r2, [pc, #136]	@ (8000dc8 <SystemInit+0x12c>)
 8000d40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d42:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <SystemInit+0x11c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d48:	4b1b      	ldr	r3, [pc, #108]	@ (8000db8 <SystemInit+0x11c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000db8 <SystemInit+0x11c>)
 8000d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d54:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <SystemInit+0x11c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dcc <SystemInit+0x130>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <SystemInit+0x134>)
 8000d60:	4013      	ands	r3, r2
 8000d62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d66:	d202      	bcs.n	8000d6e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d68:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd4 <SystemInit+0x138>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d6e:	4b12      	ldr	r3, [pc, #72]	@ (8000db8 <SystemInit+0x11c>)
 8000d70:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d113      	bne.n	8000da4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <SystemInit+0x11c>)
 8000d7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d82:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <SystemInit+0x11c>)
 8000d84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d88:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d8c:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <SystemInit+0x13c>)
 8000d8e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d92:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <SystemInit+0x11c>)
 8000d96:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d9a:	4a07      	ldr	r2, [pc, #28]	@ (8000db8 <SystemInit+0x11c>)
 8000d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000da0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000ed00 	.word	0xe000ed00
 8000db4:	52002000 	.word	0x52002000
 8000db8:	58024400 	.word	0x58024400
 8000dbc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000dc0:	02020200 	.word	0x02020200
 8000dc4:	01ff0000 	.word	0x01ff0000
 8000dc8:	01010280 	.word	0x01010280
 8000dcc:	5c001000 	.word	0x5c001000
 8000dd0:	ffff0000 	.word	0xffff0000
 8000dd4:	51008108 	.word	0x51008108
 8000dd8:	52004000 	.word	0x52004000

08000ddc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000de0:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <ExitRun0Mode+0x2c>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	4a08      	ldr	r2, [pc, #32]	@ (8000e08 <ExitRun0Mode+0x2c>)
 8000de6:	f043 0302 	orr.w	r3, r3, #2
 8000dea:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000dec:	bf00      	nop
 8000dee:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <ExitRun0Mode+0x2c>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f9      	beq.n	8000dee <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000dfa:	bf00      	nop
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	58024800 	.word	0x58024800

08000e0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e0c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e48 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e10:	f7ff ffe4 	bl	8000ddc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e14:	f7ff ff42 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e18:	480c      	ldr	r0, [pc, #48]	@ (8000e4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e1a:	490d      	ldr	r1, [pc, #52]	@ (8000e50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e20:	e002      	b.n	8000e28 <LoopCopyDataInit>

08000e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e26:	3304      	adds	r3, #4

08000e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e2c:	d3f9      	bcc.n	8000e22 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e30:	4c0a      	ldr	r4, [pc, #40]	@ (8000e5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e34:	e001      	b.n	8000e3a <LoopFillZerobss>

08000e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e38:	3204      	adds	r2, #4

08000e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e3c:	d3fb      	bcc.n	8000e36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e3e:	f009 fe75 	bl	800ab2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e42:	f7ff fb69 	bl	8000518 <main>
  bx  lr
 8000e46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e48:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e4c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e50:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 8000e54:	0800cf7c 	.word	0x0800cf7c
  ldr r2, =_sbss
 8000e58:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 8000e5c:	2400215c 	.word	0x2400215c

08000e60 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e60:	e7fe      	b.n	8000e60 <ADC3_IRQHandler>
	...

08000e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6a:	2003      	movs	r0, #3
 8000e6c:	f000 f98c 	bl	8001188 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000e70:	f002 fc8e 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 8000e74:	4602      	mov	r2, r0
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <HAL_Init+0x68>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	0a1b      	lsrs	r3, r3, #8
 8000e7c:	f003 030f 	and.w	r3, r3, #15
 8000e80:	4913      	ldr	r1, [pc, #76]	@ (8000ed0 <HAL_Init+0x6c>)
 8000e82:	5ccb      	ldrb	r3, [r1, r3]
 8000e84:	f003 031f 	and.w	r3, r3, #31
 8000e88:	fa22 f303 	lsr.w	r3, r2, r3
 8000e8c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <HAL_Init+0x68>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	4a0e      	ldr	r2, [pc, #56]	@ (8000ed0 <HAL_Init+0x6c>)
 8000e98:	5cd3      	ldrb	r3, [r2, r3]
 8000e9a:	f003 031f 	and.w	r3, r3, #31
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ea4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed4 <HAL_Init+0x70>)
 8000ea6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed8 <HAL_Init+0x74>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eae:	200f      	movs	r0, #15
 8000eb0:	f000 f814 	bl	8000edc <HAL_InitTick>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e002      	b.n	8000ec4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ebe:	f7ff fdd3 	bl	8000a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec2:	2300      	movs	r3, #0
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	58024400 	.word	0x58024400
 8000ed0:	0800cbe8 	.word	0x0800cbe8
 8000ed4:	24000004 	.word	0x24000004
 8000ed8:	24000000 	.word	0x24000000

08000edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <HAL_InitTick+0x60>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000eec:	2301      	movs	r3, #1
 8000eee:	e021      	b.n	8000f34 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <HAL_InitTick+0x64>)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	4b11      	ldr	r3, [pc, #68]	@ (8000f3c <HAL_InitTick+0x60>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f971 	bl	80011ee <HAL_SYSTICK_Config>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00e      	b.n	8000f34 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2b0f      	cmp	r3, #15
 8000f1a:	d80a      	bhi.n	8000f32 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	6879      	ldr	r1, [r7, #4]
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f24:	f000 f93b 	bl	800119e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f28:	4a06      	ldr	r2, [pc, #24]	@ (8000f44 <HAL_InitTick+0x68>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e000      	b.n	8000f34 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	2400000c 	.word	0x2400000c
 8000f40:	24000000 	.word	0x24000000
 8000f44:	24000008 	.word	0x24000008

08000f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f4c:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_IncTick+0x20>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	461a      	mov	r2, r3
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_IncTick+0x24>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	4a04      	ldr	r2, [pc, #16]	@ (8000f6c <HAL_IncTick+0x24>)
 8000f5a:	6013      	str	r3, [r2, #0]
}
 8000f5c:	bf00      	nop
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	2400000c 	.word	0x2400000c
 8000f6c:	24000428 	.word	0x24000428

08000f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return uwTick;
 8000f74:	4b03      	ldr	r3, [pc, #12]	@ (8000f84 <HAL_GetTick+0x14>)
 8000f76:	681b      	ldr	r3, [r3, #0]
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	24000428 	.word	0x24000428

08000f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f90:	f7ff ffee 	bl	8000f70 <HAL_GetTick>
 8000f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000fa0:	d005      	beq.n	8000fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_Delay+0x44>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4413      	add	r3, r2
 8000fac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fae:	bf00      	nop
 8000fb0:	f7ff ffde 	bl	8000f70 <HAL_GetTick>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d8f7      	bhi.n	8000fb0 <HAL_Delay+0x28>
  {
  }
}
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2400000c 	.word	0x2400000c

08000fd0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <HAL_GetREVID+0x14>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	0c1b      	lsrs	r3, r3, #16
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	5c001000 	.word	0x5c001000

08000fe8 <__NVIC_SetPriorityGrouping>:
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8001028 <__NVIC_SetPriorityGrouping+0x40>)
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001004:	4013      	ands	r3, r2
 8001006:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <__NVIC_SetPriorityGrouping+0x44>)
 8001012:	4313      	orrs	r3, r2
 8001014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001016:	4a04      	ldr	r2, [pc, #16]	@ (8001028 <__NVIC_SetPriorityGrouping+0x40>)
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	60d3      	str	r3, [r2, #12]
}
 800101c:	bf00      	nop
 800101e:	3714      	adds	r7, #20
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr
 8001028:	e000ed00 	.word	0xe000ed00
 800102c:	05fa0000 	.word	0x05fa0000

08001030 <__NVIC_GetPriorityGrouping>:
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001034:	4b04      	ldr	r3, [pc, #16]	@ (8001048 <__NVIC_GetPriorityGrouping+0x18>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	f003 0307 	and.w	r3, r3, #7
}
 800103e:	4618      	mov	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <__NVIC_EnableIRQ>:
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001056:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800105a:	2b00      	cmp	r3, #0
 800105c:	db0b      	blt.n	8001076 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800105e:	88fb      	ldrh	r3, [r7, #6]
 8001060:	f003 021f 	and.w	r2, r3, #31
 8001064:	4907      	ldr	r1, [pc, #28]	@ (8001084 <__NVIC_EnableIRQ+0x38>)
 8001066:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800106a:	095b      	lsrs	r3, r3, #5
 800106c:	2001      	movs	r0, #1
 800106e:	fa00 f202 	lsl.w	r2, r0, r2
 8001072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000e100 	.word	0xe000e100

08001088 <__NVIC_SetPriority>:
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	6039      	str	r1, [r7, #0]
 8001092:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001094:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db0a      	blt.n	80010b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <__NVIC_SetPriority+0x4c>)
 80010a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010a6:	0112      	lsls	r2, r2, #4
 80010a8:	b2d2      	uxtb	r2, r2
 80010aa:	440b      	add	r3, r1
 80010ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80010b0:	e00a      	b.n	80010c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	4908      	ldr	r1, [pc, #32]	@ (80010d8 <__NVIC_SetPriority+0x50>)
 80010b8:	88fb      	ldrh	r3, [r7, #6]
 80010ba:	f003 030f 	and.w	r3, r3, #15
 80010be:	3b04      	subs	r3, #4
 80010c0:	0112      	lsls	r2, r2, #4
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	440b      	add	r3, r1
 80010c6:	761a      	strb	r2, [r3, #24]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	e000e100 	.word	0xe000e100
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <NVIC_EncodePriority>:
{
 80010dc:	b480      	push	{r7}
 80010de:	b089      	sub	sp, #36	@ 0x24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f1c3 0307 	rsb	r3, r3, #7
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	bf28      	it	cs
 80010fa:	2304      	movcs	r3, #4
 80010fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	3304      	adds	r3, #4
 8001102:	2b06      	cmp	r3, #6
 8001104:	d902      	bls.n	800110c <NVIC_EncodePriority+0x30>
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	3b03      	subs	r3, #3
 800110a:	e000      	b.n	800110e <NVIC_EncodePriority+0x32>
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	fa02 f303 	lsl.w	r3, r2, r3
 800111a:	43da      	mvns	r2, r3
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	401a      	ands	r2, r3
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001124:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	43d9      	mvns	r1, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	4313      	orrs	r3, r2
}
 8001136:	4618      	mov	r0, r3
 8001138:	3724      	adds	r7, #36	@ 0x24
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
	...

08001144 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	3b01      	subs	r3, #1
 8001150:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001154:	d301      	bcc.n	800115a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001156:	2301      	movs	r3, #1
 8001158:	e00f      	b.n	800117a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115a:	4a0a      	ldr	r2, [pc, #40]	@ (8001184 <SysTick_Config+0x40>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	3b01      	subs	r3, #1
 8001160:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001162:	210f      	movs	r1, #15
 8001164:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001168:	f7ff ff8e 	bl	8001088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <SysTick_Config+0x40>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001172:	4b04      	ldr	r3, [pc, #16]	@ (8001184 <SysTick_Config+0x40>)
 8001174:	2207      	movs	r2, #7
 8001176:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	e000e010 	.word	0xe000e010

08001188 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ff29 	bl	8000fe8 <__NVIC_SetPriorityGrouping>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
 80011aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011ac:	f7ff ff40 	bl	8001030 <__NVIC_GetPriorityGrouping>
 80011b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	6978      	ldr	r0, [r7, #20]
 80011b8:	f7ff ff90 	bl	80010dc <NVIC_EncodePriority>
 80011bc:	4602      	mov	r2, r0
 80011be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff5f 	bl	8001088 <__NVIC_SetPriority>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	4603      	mov	r3, r0
 80011da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff33 	bl	800104c <__NVIC_EnableIRQ>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ffa4 	bl	8001144 <SysTick_Config>
 80011fc:	4603      	mov	r3, r0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001208:	b480      	push	{r7}
 800120a:	b089      	sub	sp, #36	@ 0x24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001216:	4b89      	ldr	r3, [pc, #548]	@ (800143c <HAL_GPIO_Init+0x234>)
 8001218:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800121a:	e194      	b.n	8001546 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2101      	movs	r1, #1
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	fa01 f303 	lsl.w	r3, r1, r3
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 8186 	beq.w	8001540 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0303 	and.w	r3, r3, #3
 800123c:	2b01      	cmp	r3, #1
 800123e:	d005      	beq.n	800124c <HAL_GPIO_Init+0x44>
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d130      	bne.n	80012ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	2203      	movs	r2, #3
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	68da      	ldr	r2, [r3, #12]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001282:	2201      	movs	r2, #1
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	43db      	mvns	r3, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4013      	ands	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	091b      	lsrs	r3, r3, #4
 8001298:	f003 0201 	and.w	r2, r3, #1
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	69ba      	ldr	r2, [r7, #24]
 80012ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d017      	beq.n	80012ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	2203      	movs	r2, #3
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	43db      	mvns	r3, r3
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	4013      	ands	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d123      	bne.n	800133e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	08da      	lsrs	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3208      	adds	r2, #8
 80012fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	220f      	movs	r2, #15
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	691a      	ldr	r2, [r3, #16]
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	08da      	lsrs	r2, r3, #3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3208      	adds	r2, #8
 8001338:	69b9      	ldr	r1, [r7, #24]
 800133a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2203      	movs	r2, #3
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 0203 	and.w	r2, r3, #3
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800137a:	2b00      	cmp	r3, #0
 800137c:	f000 80e0 	beq.w	8001540 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001380:	4b2f      	ldr	r3, [pc, #188]	@ (8001440 <HAL_GPIO_Init+0x238>)
 8001382:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001386:	4a2e      	ldr	r2, [pc, #184]	@ (8001440 <HAL_GPIO_Init+0x238>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001390:	4b2b      	ldr	r3, [pc, #172]	@ (8001440 <HAL_GPIO_Init+0x238>)
 8001392:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800139e:	4a29      	ldr	r2, [pc, #164]	@ (8001444 <HAL_GPIO_Init+0x23c>)
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	3302      	adds	r3, #2
 80013a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	f003 0303 	and.w	r3, r3, #3
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	220f      	movs	r2, #15
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	43db      	mvns	r3, r3
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	4013      	ands	r3, r2
 80013c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a20      	ldr	r2, [pc, #128]	@ (8001448 <HAL_GPIO_Init+0x240>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d052      	beq.n	8001470 <HAL_GPIO_Init+0x268>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a1f      	ldr	r2, [pc, #124]	@ (800144c <HAL_GPIO_Init+0x244>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d031      	beq.n	8001436 <HAL_GPIO_Init+0x22e>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001450 <HAL_GPIO_Init+0x248>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d02b      	beq.n	8001432 <HAL_GPIO_Init+0x22a>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a1d      	ldr	r2, [pc, #116]	@ (8001454 <HAL_GPIO_Init+0x24c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d025      	beq.n	800142e <HAL_GPIO_Init+0x226>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a1c      	ldr	r2, [pc, #112]	@ (8001458 <HAL_GPIO_Init+0x250>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d01f      	beq.n	800142a <HAL_GPIO_Init+0x222>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a1b      	ldr	r2, [pc, #108]	@ (800145c <HAL_GPIO_Init+0x254>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d019      	beq.n	8001426 <HAL_GPIO_Init+0x21e>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001460 <HAL_GPIO_Init+0x258>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d013      	beq.n	8001422 <HAL_GPIO_Init+0x21a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a19      	ldr	r2, [pc, #100]	@ (8001464 <HAL_GPIO_Init+0x25c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d00d      	beq.n	800141e <HAL_GPIO_Init+0x216>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a18      	ldr	r2, [pc, #96]	@ (8001468 <HAL_GPIO_Init+0x260>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d007      	beq.n	800141a <HAL_GPIO_Init+0x212>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a17      	ldr	r2, [pc, #92]	@ (800146c <HAL_GPIO_Init+0x264>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d101      	bne.n	8001416 <HAL_GPIO_Init+0x20e>
 8001412:	2309      	movs	r3, #9
 8001414:	e02d      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 8001416:	230a      	movs	r3, #10
 8001418:	e02b      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 800141a:	2308      	movs	r3, #8
 800141c:	e029      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 800141e:	2307      	movs	r3, #7
 8001420:	e027      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 8001422:	2306      	movs	r3, #6
 8001424:	e025      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 8001426:	2305      	movs	r3, #5
 8001428:	e023      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 800142a:	2304      	movs	r3, #4
 800142c:	e021      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 800142e:	2303      	movs	r3, #3
 8001430:	e01f      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 8001432:	2302      	movs	r3, #2
 8001434:	e01d      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 8001436:	2301      	movs	r3, #1
 8001438:	e01b      	b.n	8001472 <HAL_GPIO_Init+0x26a>
 800143a:	bf00      	nop
 800143c:	58000080 	.word	0x58000080
 8001440:	58024400 	.word	0x58024400
 8001444:	58000400 	.word	0x58000400
 8001448:	58020000 	.word	0x58020000
 800144c:	58020400 	.word	0x58020400
 8001450:	58020800 	.word	0x58020800
 8001454:	58020c00 	.word	0x58020c00
 8001458:	58021000 	.word	0x58021000
 800145c:	58021400 	.word	0x58021400
 8001460:	58021800 	.word	0x58021800
 8001464:	58021c00 	.word	0x58021c00
 8001468:	58022000 	.word	0x58022000
 800146c:	58022400 	.word	0x58022400
 8001470:	2300      	movs	r3, #0
 8001472:	69fa      	ldr	r2, [r7, #28]
 8001474:	f002 0203 	and.w	r2, r2, #3
 8001478:	0092      	lsls	r2, r2, #2
 800147a:	4093      	lsls	r3, r2
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4313      	orrs	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001482:	4938      	ldr	r1, [pc, #224]	@ (8001564 <HAL_GPIO_Init+0x35c>)
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	089b      	lsrs	r3, r3, #2
 8001488:	3302      	adds	r3, #2
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001490:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80014b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80014be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	43db      	mvns	r3, r3
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	4013      	ands	r3, r2
 80014ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014dc:	69ba      	ldr	r2, [r7, #24]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80014e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	43db      	mvns	r3, r3
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	4313      	orrs	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	43db      	mvns	r3, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4013      	ands	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	4313      	orrs	r3, r2
 8001538:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	3301      	adds	r3, #1
 8001544:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	fa22 f303 	lsr.w	r3, r2, r3
 8001550:	2b00      	cmp	r3, #0
 8001552:	f47f ae63 	bne.w	800121c <HAL_GPIO_Init+0x14>
  }
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	3724      	adds	r7, #36	@ 0x24
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	58000400 	.word	0x58000400

08001568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
 8001574:	4613      	mov	r3, r2
 8001576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001578:	787b      	ldrb	r3, [r7, #1]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d003      	beq.n	8001586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800157e:	887a      	ldrh	r2, [r7, #2]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001584:	e003      	b.n	800158e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001586:	887b      	ldrh	r3, [r7, #2]
 8001588:	041a      	lsls	r2, r3, #16
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	619a      	str	r2, [r3, #24]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af02      	add	r7, sp, #8
 80015a0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e0fe      	b.n	80017aa <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d106      	bne.n	80015c6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f008 f9c7 	bl	8009954 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2203      	movs	r2, #3
 80015ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f004 fd87 	bl	80060e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7c1a      	ldrb	r2, [r3, #16]
 80015e0:	f88d 2000 	strb.w	r2, [sp]
 80015e4:	3304      	adds	r3, #4
 80015e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015e8:	f004 fc58 	bl	8005e9c <USB_CoreInit>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d005      	beq.n	80015fe <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2202      	movs	r2, #2
 80015f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e0d5      	b.n	80017aa <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2100      	movs	r1, #0
 8001604:	4618      	mov	r0, r3
 8001606:	f004 fd7f 	bl	8006108 <USB_SetCurrentMode>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d005      	beq.n	800161c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2202      	movs	r2, #2
 8001614:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e0c6      	b.n	80017aa <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800161c:	2300      	movs	r3, #0
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	e04a      	b.n	80016b8 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001622:	7bfa      	ldrb	r2, [r7, #15]
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	4613      	mov	r3, r2
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	4413      	add	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	3315      	adds	r3, #21
 8001632:	2201      	movs	r2, #1
 8001634:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001636:	7bfa      	ldrb	r2, [r7, #15]
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	4613      	mov	r3, r2
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	440b      	add	r3, r1
 8001644:	3314      	adds	r3, #20
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800164a:	7bfa      	ldrb	r2, [r7, #15]
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	b298      	uxth	r0, r3
 8001650:	6879      	ldr	r1, [r7, #4]
 8001652:	4613      	mov	r3, r2
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	4413      	add	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	440b      	add	r3, r1
 800165c:	332e      	adds	r3, #46	@ 0x2e
 800165e:	4602      	mov	r2, r0
 8001660:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001662:	7bfa      	ldrb	r2, [r7, #15]
 8001664:	6879      	ldr	r1, [r7, #4]
 8001666:	4613      	mov	r3, r2
 8001668:	00db      	lsls	r3, r3, #3
 800166a:	4413      	add	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	440b      	add	r3, r1
 8001670:	3318      	adds	r3, #24
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	4413      	add	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	331c      	adds	r3, #28
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800168a:	7bfa      	ldrb	r2, [r7, #15]
 800168c:	6879      	ldr	r1, [r7, #4]
 800168e:	4613      	mov	r3, r2
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	4413      	add	r3, r2
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	440b      	add	r3, r1
 8001698:	3320      	adds	r3, #32
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800169e:	7bfa      	ldrb	r2, [r7, #15]
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4413      	add	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	440b      	add	r3, r1
 80016ac:	3324      	adds	r3, #36	@ 0x24
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
 80016b4:	3301      	adds	r3, #1
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	791b      	ldrb	r3, [r3, #4]
 80016bc:	7bfa      	ldrb	r2, [r7, #15]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d3af      	bcc.n	8001622 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	73fb      	strb	r3, [r7, #15]
 80016c6:	e044      	b.n	8001752 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	4613      	mov	r3, r2
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016de:	7bfa      	ldrb	r2, [r7, #15]
 80016e0:	6879      	ldr	r1, [r7, #4]
 80016e2:	4613      	mov	r3, r2
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	4413      	add	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	440b      	add	r3, r1
 80016ec:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80016f0:	7bfa      	ldrb	r2, [r7, #15]
 80016f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80016f4:	7bfa      	ldrb	r2, [r7, #15]
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	4613      	mov	r3, r2
 80016fa:	00db      	lsls	r3, r3, #3
 80016fc:	4413      	add	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800170a:	7bfa      	ldrb	r2, [r7, #15]
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	4613      	mov	r3, r2
 8001710:	00db      	lsls	r3, r3, #3
 8001712:	4413      	add	r3, r2
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	440b      	add	r3, r1
 8001718:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001720:	7bfa      	ldrb	r2, [r7, #15]
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	4613      	mov	r3, r2
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001736:	7bfa      	ldrb	r2, [r7, #15]
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	4613      	mov	r3, r2
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	4413      	add	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	440b      	add	r3, r1
 8001744:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	3301      	adds	r3, #1
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	791b      	ldrb	r3, [r3, #4]
 8001756:	7bfa      	ldrb	r2, [r7, #15]
 8001758:	429a      	cmp	r2, r3
 800175a:	d3b5      	bcc.n	80016c8 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6818      	ldr	r0, [r3, #0]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	7c1a      	ldrb	r2, [r3, #16]
 8001764:	f88d 2000 	strb.w	r2, [sp]
 8001768:	3304      	adds	r3, #4
 800176a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800176c:	f004 fd18 	bl	80061a0 <USB_DevInit>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d005      	beq.n	8001782 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2202      	movs	r2, #2
 800177a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e013      	b.n	80017aa <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	7b1b      	ldrb	r3, [r3, #12]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d102      	bne.n	800179e <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f001 f96f 	bl	8002a7c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f005 fd5b 	bl	800725e <USB_DevDisconnect>

  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b084      	sub	sp, #16
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d101      	bne.n	80017ce <HAL_PCD_Start+0x1c>
 80017ca:	2302      	movs	r3, #2
 80017cc:	e022      	b.n	8001814 <HAL_PCD_Start+0x62>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2201      	movs	r2, #1
 80017d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d009      	beq.n	80017f6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d105      	bne.n	80017f6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f004 fc62 	bl	80060c4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f005 fd09 	bl	800721c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b08d      	sub	sp, #52	@ 0x34
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f005 fdc7 	bl	80073c6 <USB_GetMode>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	f040 84b9 	bne.w	80021b2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f005 fd2b 	bl	80072a0 <USB_ReadInterrupts>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 84af 	beq.w	80021b0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	0a1b      	lsrs	r3, r3, #8
 800185c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f005 fd18 	bl	80072a0 <USB_ReadInterrupts>
 8001870:	4603      	mov	r3, r0
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b02      	cmp	r3, #2
 8001878:	d107      	bne.n	800188a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	695a      	ldr	r2, [r3, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f002 0202 	and.w	r2, r2, #2
 8001888:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f005 fd06 	bl	80072a0 <USB_ReadInterrupts>
 8001894:	4603      	mov	r3, r0
 8001896:	f003 0310 	and.w	r3, r3, #16
 800189a:	2b10      	cmp	r3, #16
 800189c:	d161      	bne.n	8001962 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	699a      	ldr	r2, [r3, #24]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 0210 	bic.w	r2, r2, #16
 80018ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80018ae:	6a3b      	ldr	r3, [r7, #32]
 80018b0:	6a1b      	ldr	r3, [r3, #32]
 80018b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	f003 020f 	and.w	r2, r3, #15
 80018ba:	4613      	mov	r3, r2
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	4413      	add	r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	3304      	adds	r3, #4
 80018cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80018d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80018d8:	d124      	bne.n	8001924 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80018e0:	4013      	ands	r3, r2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d035      	beq.n	8001952 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	091b      	lsrs	r3, r3, #4
 80018ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80018f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	461a      	mov	r2, r3
 80018f8:	6a38      	ldr	r0, [r7, #32]
 80018fa:	f005 fb3d 	bl	8006f78 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800190a:	441a      	add	r2, r3
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	695a      	ldr	r2, [r3, #20]
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	091b      	lsrs	r3, r3, #4
 8001918:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800191c:	441a      	add	r2, r3
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	615a      	str	r2, [r3, #20]
 8001922:	e016      	b.n	8001952 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800192a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800192e:	d110      	bne.n	8001952 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001936:	2208      	movs	r2, #8
 8001938:	4619      	mov	r1, r3
 800193a:	6a38      	ldr	r0, [r7, #32]
 800193c:	f005 fb1c 	bl	8006f78 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	695a      	ldr	r2, [r3, #20]
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800194c:	441a      	add	r2, r3
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	699a      	ldr	r2, [r3, #24]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f042 0210 	orr.w	r2, r2, #16
 8001960:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4618      	mov	r0, r3
 8001968:	f005 fc9a 	bl	80072a0 <USB_ReadInterrupts>
 800196c:	4603      	mov	r3, r0
 800196e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001972:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001976:	f040 80a7 	bne.w	8001ac8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800197a:	2300      	movs	r3, #0
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f005 fc9f 	bl	80072c6 <USB_ReadDevAllOutEpInterrupt>
 8001988:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800198a:	e099      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800198c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	2b00      	cmp	r3, #0
 8001994:	f000 808e 	beq.w	8001ab4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	4611      	mov	r1, r2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f005 fcc3 	bl	800732e <USB_ReadDevOutEPInterrupt>
 80019a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00c      	beq.n	80019ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80019b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b6:	015a      	lsls	r2, r3, #5
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	4413      	add	r3, r2
 80019bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019c0:	461a      	mov	r2, r3
 80019c2:	2301      	movs	r3, #1
 80019c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80019c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 fed1 	bl	8002770 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	f003 0308 	and.w	r3, r3, #8
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00c      	beq.n	80019f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80019d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019da:	015a      	lsls	r2, r3, #5
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	4413      	add	r3, r2
 80019e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019e4:	461a      	mov	r2, r3
 80019e6:	2308      	movs	r3, #8
 80019e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80019ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f000 ffa7 	bl	8002940 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	f003 0310 	and.w	r3, r3, #16
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d008      	beq.n	8001a0e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	015a      	lsls	r2, r3, #5
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	4413      	add	r3, r2
 8001a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a08:	461a      	mov	r2, r3
 8001a0a:	2310      	movs	r3, #16
 8001a0c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d030      	beq.n	8001a7a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001a18:	6a3b      	ldr	r3, [r7, #32]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a20:	2b80      	cmp	r3, #128	@ 0x80
 8001a22:	d109      	bne.n	8001a38 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	69fa      	ldr	r2, [r7, #28]
 8001a2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a36:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4413      	add	r3, r2
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	3304      	adds	r3, #4
 8001a4c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	78db      	ldrb	r3, [r3, #3]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d108      	bne.n	8001a68 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	4619      	mov	r1, r3
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f008 f89c 	bl	8009ba0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6a:	015a      	lsls	r2, r3, #5
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	4413      	add	r3, r2
 8001a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a74:	461a      	mov	r2, r3
 8001a76:	2302      	movs	r3, #2
 8001a78:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	f003 0320 	and.w	r3, r3, #32
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d008      	beq.n	8001a96 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a86:	015a      	lsls	r2, r3, #5
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a90:	461a      	mov	r2, r3
 8001a92:	2320      	movs	r3, #32
 8001a94:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d009      	beq.n	8001ab4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa2:	015a      	lsls	r2, r3, #5
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aac:	461a      	mov	r2, r3
 8001aae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ab2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001abc:	085b      	lsrs	r3, r3, #1
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f47f af62 	bne.w	800198c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f005 fbe7 	bl	80072a0 <USB_ReadInterrupts>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ad8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001adc:	f040 80db 	bne.w	8001c96 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f005 fc08 	bl	80072fa <USB_ReadDevAllInEpInterrupt>
 8001aea:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001af0:	e0cd      	b.n	8001c8e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001af4:	f003 0301 	and.w	r3, r3, #1
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f000 80c2 	beq.w	8001c82 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	4611      	mov	r1, r2
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f005 fc2e 	bl	800736a <USB_ReadDevInEPInterrupt>
 8001b0e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d057      	beq.n	8001bca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1c:	f003 030f 	and.w	r3, r3, #15
 8001b20:	2201      	movs	r2, #1
 8001b22:	fa02 f303 	lsl.w	r3, r2, r3
 8001b26:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	43db      	mvns	r3, r3
 8001b34:	69f9      	ldr	r1, [r7, #28]
 8001b36:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b40:	015a      	lsls	r2, r3, #5
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	4413      	add	r3, r2
 8001b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	799b      	ldrb	r3, [r3, #6]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d132      	bne.n	8001bbe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001b58:	6879      	ldr	r1, [r7, #4]
 8001b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	4413      	add	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	3320      	adds	r3, #32
 8001b68:	6819      	ldr	r1, [r3, #0]
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b6e:	4613      	mov	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4403      	add	r3, r0
 8001b78:	331c      	adds	r3, #28
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4419      	add	r1, r3
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b82:	4613      	mov	r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4403      	add	r3, r0
 8001b8c:	3320      	adds	r3, #32
 8001b8e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d113      	bne.n	8001bbe <HAL_PCD_IRQHandler+0x3a2>
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b9a:	4613      	mov	r3, r2
 8001b9c:	00db      	lsls	r3, r3, #3
 8001b9e:	4413      	add	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	3324      	adds	r3, #36	@ 0x24
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d108      	bne.n	8001bbe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6818      	ldr	r0, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	2101      	movs	r1, #1
 8001bba:	f005 fc37 	bl	800742c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f007 ff66 	bl	8009a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d008      	beq.n	8001be6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd6:	015a      	lsls	r2, r3, #5
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	4413      	add	r3, r2
 8001bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001be0:	461a      	mov	r2, r3
 8001be2:	2308      	movs	r3, #8
 8001be4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	f003 0310 	and.w	r3, r3, #16
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	015a      	lsls	r2, r3, #5
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2310      	movs	r3, #16
 8001c00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d008      	beq.n	8001c1e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	015a      	lsls	r2, r3, #5
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	4413      	add	r3, r2
 8001c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c18:	461a      	mov	r2, r3
 8001c1a:	2340      	movs	r3, #64	@ 0x40
 8001c1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d023      	beq.n	8001c70 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001c28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c2a:	6a38      	ldr	r0, [r7, #32]
 8001c2c:	f004 fc16 	bl	800645c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c32:	4613      	mov	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	4413      	add	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	3310      	adds	r3, #16
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	4413      	add	r3, r2
 8001c40:	3304      	adds	r3, #4
 8001c42:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	78db      	ldrb	r3, [r3, #3]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d108      	bne.n	8001c5e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	4619      	mov	r1, r3
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f007 ffb3 	bl	8009bc4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c60:	015a      	lsls	r2, r3, #5
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	4413      	add	r3, r2
 8001c66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001c7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f000 fcea 	bl	8002656 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c84:	3301      	adds	r3, #1
 8001c86:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c8a:	085b      	lsrs	r3, r3, #1
 8001c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f47f af2e 	bne.w	8001af2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f005 fb00 	bl	80072a0 <USB_ReadInterrupts>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001ca6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001caa:	d122      	bne.n	8001cf2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	69fa      	ldr	r2, [r7, #28]
 8001cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d108      	bne.n	8001cdc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 fef5 	bl	8002ac4 <HAL_PCDEx_LPM_Callback>
 8001cda:	e002      	b.n	8001ce2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f007 ff51 	bl	8009b84 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001cf0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f005 fad2 	bl	80072a0 <USB_ReadInterrupts>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d06:	d112      	bne.n	8001d2e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0301 	and.w	r3, r3, #1
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d102      	bne.n	8001d1e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f007 ff0d 	bl	8009b38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	695a      	ldr	r2, [r3, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001d2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f005 fab4 	bl	80072a0 <USB_ReadInterrupts>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001d3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001d42:	d121      	bne.n	8001d88 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	695a      	ldr	r2, [r3, #20]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001d52:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d111      	bne.n	8001d82 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d6c:	089b      	lsrs	r3, r3, #2
 8001d6e:	f003 020f 	and.w	r2, r3, #15
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001d78:	2101      	movs	r1, #1
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f000 fea2 	bl	8002ac4 <HAL_PCDEx_LPM_Callback>
 8001d80:	e002      	b.n	8001d88 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f007 fed8 	bl	8009b38 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f005 fa87 	bl	80072a0 <USB_ReadInterrupts>
 8001d92:	4603      	mov	r3, r0
 8001d94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d9c:	f040 80b7 	bne.w	8001f0e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	69fa      	ldr	r2, [r7, #28]
 8001daa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001dae:	f023 0301 	bic.w	r3, r3, #1
 8001db2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2110      	movs	r1, #16
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f004 fb4e 	bl	800645c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dc4:	e046      	b.n	8001e54 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc8:	015a      	lsls	r2, r3, #5
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	4413      	add	r3, r2
 8001dce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001dd8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ddc:	015a      	lsls	r2, r3, #5
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	4413      	add	r3, r2
 8001de2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001dea:	0151      	lsls	r1, r2, #5
 8001dec:	69fa      	ldr	r2, [r7, #28]
 8001dee:	440a      	add	r2, r1
 8001df0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001df4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001df8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfc:	015a      	lsls	r2, r3, #5
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	4413      	add	r3, r2
 8001e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e06:	461a      	mov	r2, r3
 8001e08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001e0c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e1e:	0151      	lsls	r1, r2, #5
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	440a      	add	r2, r1
 8001e24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001e28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001e2c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e30:	015a      	lsls	r2, r3, #5
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	4413      	add	r3, r2
 8001e36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e3e:	0151      	lsls	r1, r2, #5
 8001e40:	69fa      	ldr	r2, [r7, #28]
 8001e42:	440a      	add	r2, r1
 8001e44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001e48:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e4c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e50:	3301      	adds	r3, #1
 8001e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	791b      	ldrb	r3, [r3, #4]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d3b2      	bcc.n	8001dc6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	69fa      	ldr	r2, [r7, #28]
 8001e6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e6e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001e72:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7bdb      	ldrb	r3, [r3, #15]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d016      	beq.n	8001eaa <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e86:	69fa      	ldr	r2, [r7, #28]
 8001e88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e8c:	f043 030b 	orr.w	r3, r3, #11
 8001e90:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9c:	69fa      	ldr	r2, [r7, #28]
 8001e9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ea2:	f043 030b 	orr.w	r3, r3, #11
 8001ea6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea8:	e015      	b.n	8001ed6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001eb0:	695a      	ldr	r2, [r3, #20]
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	69fa      	ldr	r2, [r7, #28]
 8001ecc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ed0:	f043 030b 	orr.w	r3, r3, #11
 8001ed4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	69fa      	ldr	r2, [r7, #28]
 8001ee0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ee4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001ee8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6818      	ldr	r0, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001ef8:	461a      	mov	r2, r3
 8001efa:	f005 fa97 	bl	800742c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	695a      	ldr	r2, [r3, #20]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001f0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f005 f9c4 	bl	80072a0 <USB_ReadInterrupts>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f22:	d123      	bne.n	8001f6c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f005 fa5b 	bl	80073e4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f004 fb0b 	bl	800654e <USB_GetDevSpeed>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681c      	ldr	r4, [r3, #0]
 8001f44:	f001 fd9e 	bl	8003a84 <HAL_RCC_GetHCLKFreq>
 8001f48:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4620      	mov	r0, r4
 8001f52:	f004 f815 	bl	8005f80 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f007 fdc5 	bl	8009ae6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	695a      	ldr	r2, [r3, #20]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001f6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f005 f995 	bl	80072a0 <USB_ReadInterrupts>
 8001f76:	4603      	mov	r3, r0
 8001f78:	f003 0308 	and.w	r3, r3, #8
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d10a      	bne.n	8001f96 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f007 fda2 	bl	8009aca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f002 0208 	and.w	r2, r2, #8
 8001f94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f005 f980 	bl	80072a0 <USB_ReadInterrupts>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa6:	2b80      	cmp	r3, #128	@ 0x80
 8001fa8:	d123      	bne.n	8001ff2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001faa:	6a3b      	ldr	r3, [r7, #32]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fb2:	6a3b      	ldr	r3, [r7, #32]
 8001fb4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fba:	e014      	b.n	8001fe6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d105      	bne.n	8001fe0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	4619      	mov	r1, r3
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 fb0a 	bl	80025f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	791b      	ldrb	r3, [r3, #4]
 8001fea:	461a      	mov	r2, r3
 8001fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d3e4      	bcc.n	8001fbc <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f005 f952 	bl	80072a0 <USB_ReadInterrupts>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002006:	d13c      	bne.n	8002082 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002008:	2301      	movs	r3, #1
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
 800200c:	e02b      	b.n	8002066 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	015a      	lsls	r2, r3, #5
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	4413      	add	r3, r2
 8002016:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	4413      	add	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	3318      	adds	r3, #24
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d115      	bne.n	8002060 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002034:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002036:	2b00      	cmp	r3, #0
 8002038:	da12      	bge.n	8002060 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800203e:	4613      	mov	r3, r2
 8002040:	00db      	lsls	r3, r3, #3
 8002042:	4413      	add	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	440b      	add	r3, r1
 8002048:	3317      	adds	r3, #23
 800204a:	2201      	movs	r2, #1
 800204c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	b2db      	uxtb	r3, r3
 8002052:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002056:	b2db      	uxtb	r3, r3
 8002058:	4619      	mov	r1, r3
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 faca 	bl	80025f4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	3301      	adds	r3, #1
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	791b      	ldrb	r3, [r3, #4]
 800206a:	461a      	mov	r2, r3
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	4293      	cmp	r3, r2
 8002070:	d3cd      	bcc.n	800200e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	695a      	ldr	r2, [r3, #20]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002080:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f005 f90a 	bl	80072a0 <USB_ReadInterrupts>
 800208c:	4603      	mov	r3, r0
 800208e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002092:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002096:	d156      	bne.n	8002146 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002098:	2301      	movs	r3, #1
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
 800209c:	e045      	b.n	800212a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	015a      	lsls	r2, r3, #5
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	4413      	add	r3, r2
 80020a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020b2:	4613      	mov	r3, r2
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	4413      	add	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	440b      	add	r3, r1
 80020bc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d12e      	bne.n	8002124 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80020c6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	da2b      	bge.n	8002124 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	0c1a      	lsrs	r2, r3, #16
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80020d6:	4053      	eors	r3, r2
 80020d8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d121      	bne.n	8002124 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020e4:	4613      	mov	r3, r2
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	4413      	add	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80020f2:	2201      	movs	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80020fe:	6a3b      	ldr	r3, [r7, #32]
 8002100:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002102:	6a3b      	ldr	r3, [r7, #32]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210a:	2b00      	cmp	r3, #0
 800210c:	d10a      	bne.n	8002124 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	69fa      	ldr	r2, [r7, #28]
 8002118:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800211c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002120:	6053      	str	r3, [r2, #4]
            break;
 8002122:	e008      	b.n	8002136 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	3301      	adds	r3, #1
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	791b      	ldrb	r3, [r3, #4]
 800212e:	461a      	mov	r2, r3
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	4293      	cmp	r3, r2
 8002134:	d3b3      	bcc.n	800209e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002144:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f005 f8a8 	bl	80072a0 <USB_ReadInterrupts>
 8002150:	4603      	mov	r3, r0
 8002152:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800215a:	d10a      	bne.n	8002172 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f007 fd43 	bl	8009be8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	695a      	ldr	r2, [r3, #20]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002170:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f005 f892 	bl	80072a0 <USB_ReadInterrupts>
 800217c:	4603      	mov	r3, r0
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	2b04      	cmp	r3, #4
 8002184:	d115      	bne.n	80021b2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	d002      	beq.n	800219e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f007 fd33 	bl	8009c04 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6859      	ldr	r1, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	e000      	b.n	80021b2 <HAL_PCD_IRQHandler+0x996>
      return;
 80021b0:	bf00      	nop
    }
  }
}
 80021b2:	3734      	adds	r7, #52	@ 0x34
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd90      	pop	{r4, r7, pc}

080021b8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_PCD_SetAddress+0x1a>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e012      	b.n	80021f8 <HAL_PCD_SetAddress+0x40>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	78fa      	ldrb	r2, [r7, #3]
 80021e6:	4611      	mov	r1, r2
 80021e8:	4618      	mov	r0, r3
 80021ea:	f004 fff1 	bl	80071d0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	70fb      	strb	r3, [r7, #3]
 8002212:	460b      	mov	r3, r1
 8002214:	803b      	strh	r3, [r7, #0]
 8002216:	4613      	mov	r3, r2
 8002218:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800221a:	2300      	movs	r3, #0
 800221c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800221e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002222:	2b00      	cmp	r3, #0
 8002224:	da0f      	bge.n	8002246 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002226:	78fb      	ldrb	r3, [r7, #3]
 8002228:	f003 020f 	and.w	r2, r3, #15
 800222c:	4613      	mov	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	4413      	add	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	3310      	adds	r3, #16
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	4413      	add	r3, r2
 800223a:	3304      	adds	r3, #4
 800223c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	705a      	strb	r2, [r3, #1]
 8002244:	e00f      	b.n	8002266 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002246:	78fb      	ldrb	r3, [r7, #3]
 8002248:	f003 020f 	and.w	r2, r3, #15
 800224c:	4613      	mov	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	3304      	adds	r3, #4
 800225e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2200      	movs	r2, #0
 8002264:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002266:	78fb      	ldrb	r3, [r7, #3]
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	b2da      	uxtb	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002272:	883b      	ldrh	r3, [r7, #0]
 8002274:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	78ba      	ldrb	r2, [r7, #2]
 8002280:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	785b      	ldrb	r3, [r3, #1]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d004      	beq.n	8002294 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002294:	78bb      	ldrb	r3, [r7, #2]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d102      	bne.n	80022a0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_PCD_EP_Open+0xae>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e00e      	b.n	80022cc <HAL_PCD_EP_Open+0xcc>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2201      	movs	r2, #1
 80022b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68f9      	ldr	r1, [r7, #12]
 80022bc:	4618      	mov	r0, r3
 80022be:	f004 f96b 	bl	8006598 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80022ca:	7afb      	ldrb	r3, [r7, #11]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	460b      	mov	r3, r1
 80022de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80022e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da0f      	bge.n	8002308 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022e8:	78fb      	ldrb	r3, [r7, #3]
 80022ea:	f003 020f 	and.w	r2, r3, #15
 80022ee:	4613      	mov	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	3310      	adds	r3, #16
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	4413      	add	r3, r2
 80022fc:	3304      	adds	r3, #4
 80022fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2201      	movs	r2, #1
 8002304:	705a      	strb	r2, [r3, #1]
 8002306:	e00f      	b.n	8002328 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	f003 020f 	and.w	r2, r3, #15
 800230e:	4613      	mov	r3, r2
 8002310:	00db      	lsls	r3, r3, #3
 8002312:	4413      	add	r3, r2
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	3304      	adds	r3, #4
 8002320:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002328:	78fb      	ldrb	r3, [r7, #3]
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	b2da      	uxtb	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_PCD_EP_Close+0x6e>
 800233e:	2302      	movs	r3, #2
 8002340:	e00e      	b.n	8002360 <HAL_PCD_EP_Close+0x8c>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68f9      	ldr	r1, [r7, #12]
 8002350:	4618      	mov	r0, r3
 8002352:	f004 f9a9 	bl	80066a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	607a      	str	r2, [r7, #4]
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	460b      	mov	r3, r1
 8002376:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002378:	7afb      	ldrb	r3, [r7, #11]
 800237a:	f003 020f 	and.w	r2, r3, #15
 800237e:	4613      	mov	r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	4413      	add	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	4413      	add	r3, r2
 800238e:	3304      	adds	r3, #4
 8002390:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2200      	movs	r2, #0
 80023a2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2200      	movs	r2, #0
 80023a8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023aa:	7afb      	ldrb	r3, [r7, #11]
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	799b      	ldrb	r3, [r3, #6]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d102      	bne.n	80023c4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6818      	ldr	r0, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	799b      	ldrb	r3, [r3, #6]
 80023cc:	461a      	mov	r2, r3
 80023ce:	6979      	ldr	r1, [r7, #20]
 80023d0:	f004 fa46 	bl	8006860 <USB_EPStartXfer>

  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	460b      	mov	r3, r1
 80023e8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	f003 020f 	and.w	r2, r3, #15
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002400:	681b      	ldr	r3, [r3, #0]
}
 8002402:	4618      	mov	r0, r3
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr

0800240e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b086      	sub	sp, #24
 8002412:	af00      	add	r7, sp, #0
 8002414:	60f8      	str	r0, [r7, #12]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
 800241a:	460b      	mov	r3, r1
 800241c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800241e:	7afb      	ldrb	r3, [r7, #11]
 8002420:	f003 020f 	and.w	r2, r3, #15
 8002424:	4613      	mov	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4413      	add	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	3310      	adds	r3, #16
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	4413      	add	r3, r2
 8002432:	3304      	adds	r3, #4
 8002434:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	2200      	movs	r2, #0
 8002446:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	2201      	movs	r2, #1
 800244c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800244e:	7afb      	ldrb	r3, [r7, #11]
 8002450:	f003 030f 	and.w	r3, r3, #15
 8002454:	b2da      	uxtb	r2, r3
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	799b      	ldrb	r3, [r3, #6]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d102      	bne.n	8002468 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	799b      	ldrb	r3, [r3, #6]
 8002470:	461a      	mov	r2, r3
 8002472:	6979      	ldr	r1, [r7, #20]
 8002474:	f004 f9f4 	bl	8006860 <USB_EPStartXfer>

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b084      	sub	sp, #16
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
 800248a:	460b      	mov	r3, r1
 800248c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800248e:	78fb      	ldrb	r3, [r7, #3]
 8002490:	f003 030f 	and.w	r3, r3, #15
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	7912      	ldrb	r2, [r2, #4]
 8002498:	4293      	cmp	r3, r2
 800249a:	d901      	bls.n	80024a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e04f      	b.n	8002540 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80024a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	da0f      	bge.n	80024c8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024a8:	78fb      	ldrb	r3, [r7, #3]
 80024aa:	f003 020f 	and.w	r2, r3, #15
 80024ae:	4613      	mov	r3, r2
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	4413      	add	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	3310      	adds	r3, #16
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	4413      	add	r3, r2
 80024bc:	3304      	adds	r3, #4
 80024be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2201      	movs	r2, #1
 80024c4:	705a      	strb	r2, [r3, #1]
 80024c6:	e00d      	b.n	80024e4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80024c8:	78fa      	ldrb	r2, [r7, #3]
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	3304      	adds	r3, #4
 80024dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2201      	movs	r2, #1
 80024e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024ea:	78fb      	ldrb	r3, [r7, #3]
 80024ec:	f003 030f 	and.w	r3, r3, #15
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d101      	bne.n	8002504 <HAL_PCD_EP_SetStall+0x82>
 8002500:	2302      	movs	r3, #2
 8002502:	e01d      	b.n	8002540 <HAL_PCD_EP_SetStall+0xbe>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68f9      	ldr	r1, [r7, #12]
 8002512:	4618      	mov	r0, r3
 8002514:	f004 fd88 	bl	8007028 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002518:	78fb      	ldrb	r3, [r7, #3]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	2b00      	cmp	r3, #0
 8002520:	d109      	bne.n	8002536 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	7999      	ldrb	r1, [r3, #6]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002530:	461a      	mov	r2, r3
 8002532:	f004 ff7b 	bl	800742c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002554:	78fb      	ldrb	r3, [r7, #3]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	7912      	ldrb	r2, [r2, #4]
 800255e:	4293      	cmp	r3, r2
 8002560:	d901      	bls.n	8002566 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e042      	b.n	80025ec <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002566:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800256a:	2b00      	cmp	r3, #0
 800256c:	da0f      	bge.n	800258e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800256e:	78fb      	ldrb	r3, [r7, #3]
 8002570:	f003 020f 	and.w	r2, r3, #15
 8002574:	4613      	mov	r3, r2
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	4413      	add	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	3310      	adds	r3, #16
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	3304      	adds	r3, #4
 8002584:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2201      	movs	r2, #1
 800258a:	705a      	strb	r2, [r3, #1]
 800258c:	e00f      	b.n	80025ae <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800258e:	78fb      	ldrb	r3, [r7, #3]
 8002590:	f003 020f 	and.w	r2, r3, #15
 8002594:	4613      	mov	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	4413      	add	r3, r2
 80025a4:	3304      	adds	r3, #4
 80025a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d101      	bne.n	80025ce <HAL_PCD_EP_ClrStall+0x86>
 80025ca:	2302      	movs	r3, #2
 80025cc:	e00e      	b.n	80025ec <HAL_PCD_EP_ClrStall+0xa4>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68f9      	ldr	r1, [r7, #12]
 80025dc:	4618      	mov	r0, r3
 80025de:	f004 fd91 	bl	8007104 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	460b      	mov	r3, r1
 80025fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002600:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002604:	2b00      	cmp	r3, #0
 8002606:	da0c      	bge.n	8002622 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002608:	78fb      	ldrb	r3, [r7, #3]
 800260a:	f003 020f 	and.w	r2, r3, #15
 800260e:	4613      	mov	r3, r2
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	4413      	add	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	3310      	adds	r3, #16
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	4413      	add	r3, r2
 800261c:	3304      	adds	r3, #4
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	e00c      	b.n	800263c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	f003 020f 	and.w	r2, r3, #15
 8002628:	4613      	mov	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	4413      	add	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	3304      	adds	r3, #4
 800263a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68f9      	ldr	r1, [r7, #12]
 8002642:	4618      	mov	r0, r3
 8002644:	f004 fbb0 	bl	8006da8 <USB_EPStopXfer>
 8002648:	4603      	mov	r3, r0
 800264a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800264c:	7afb      	ldrb	r3, [r7, #11]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b08a      	sub	sp, #40	@ 0x28
 800265a:	af02      	add	r7, sp, #8
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	4613      	mov	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	4413      	add	r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	3310      	adds	r3, #16
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	3304      	adds	r3, #4
 800267c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	695a      	ldr	r2, [r3, #20]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	429a      	cmp	r2, r3
 8002688:	d901      	bls.n	800268e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06b      	b.n	8002766 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	69fa      	ldr	r2, [r7, #28]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d902      	bls.n	80026aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3303      	adds	r3, #3
 80026ae:	089b      	lsrs	r3, r3, #2
 80026b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80026b2:	e02a      	b.n	800270a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	69fa      	ldr	r2, [r7, #28]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d902      	bls.n	80026d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	3303      	adds	r3, #3
 80026d4:	089b      	lsrs	r3, r3, #2
 80026d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	68d9      	ldr	r1, [r3, #12]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	4603      	mov	r3, r0
 80026ec:	6978      	ldr	r0, [r7, #20]
 80026ee:	f004 fc05 	bl	8006efc <USB_WritePacket>

    ep->xfer_buff  += len;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	441a      	add	r2, r3
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	695a      	ldr	r2, [r3, #20]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	441a      	add	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	429a      	cmp	r2, r3
 800271e:	d809      	bhi.n	8002734 <PCD_WriteEmptyTxFifo+0xde>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	695a      	ldr	r2, [r3, #20]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002728:	429a      	cmp	r2, r3
 800272a:	d203      	bcs.n	8002734 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1bf      	bne.n	80026b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	691a      	ldr	r2, [r3, #16]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	429a      	cmp	r2, r3
 800273e:	d811      	bhi.n	8002764 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	2201      	movs	r2, #1
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	43db      	mvns	r3, r3
 800275a:	6939      	ldr	r1, [r7, #16]
 800275c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002760:	4013      	ands	r3, r2
 8002762:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3720      	adds	r7, #32
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b088      	sub	sp, #32
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	333c      	adds	r3, #60	@ 0x3c
 8002788:	3304      	adds	r3, #4
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	015a      	lsls	r2, r3, #5
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	4413      	add	r3, r2
 8002796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	799b      	ldrb	r3, [r3, #6]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d17b      	bne.n	800289e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	f003 0308 	and.w	r3, r3, #8
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d015      	beq.n	80027dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	4a61      	ldr	r2, [pc, #388]	@ (8002938 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	f240 80b9 	bls.w	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f000 80b3 	beq.w	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	015a      	lsls	r2, r3, #5
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	4413      	add	r3, r2
 80027ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027d2:	461a      	mov	r2, r3
 80027d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027d8:	6093      	str	r3, [r2, #8]
 80027da:	e0a7      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	015a      	lsls	r2, r3, #5
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027f2:	461a      	mov	r2, r3
 80027f4:	2320      	movs	r3, #32
 80027f6:	6093      	str	r3, [r2, #8]
 80027f8:	e098      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002800:	2b00      	cmp	r3, #0
 8002802:	f040 8093 	bne.w	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	4a4b      	ldr	r2, [pc, #300]	@ (8002938 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d90f      	bls.n	800282e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	015a      	lsls	r2, r3, #5
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	4413      	add	r3, r2
 8002820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002824:	461a      	mov	r2, r3
 8002826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800282a:	6093      	str	r3, [r2, #8]
 800282c:	e07e      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800282e:	683a      	ldr	r2, [r7, #0]
 8002830:	4613      	mov	r3, r2
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	4413      	add	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	4413      	add	r3, r2
 8002840:	3304      	adds	r3, #4
 8002842:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6a1a      	ldr	r2, [r3, #32]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	0159      	lsls	r1, r3, #5
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	440b      	add	r3, r1
 8002850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800285a:	1ad2      	subs	r2, r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d114      	bne.n	8002890 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d109      	bne.n	8002882 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6818      	ldr	r0, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002878:	461a      	mov	r2, r3
 800287a:	2101      	movs	r1, #1
 800287c:	f004 fdd6 	bl	800742c <USB_EP0_OutStart>
 8002880:	e006      	b.n	8002890 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	68da      	ldr	r2, [r3, #12]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	441a      	add	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	4619      	mov	r1, r3
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f007 f8e2 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
 800289c:	e046      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	4a26      	ldr	r2, [pc, #152]	@ (800293c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d124      	bne.n	80028f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00a      	beq.n	80028c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	015a      	lsls	r2, r3, #5
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	4413      	add	r3, r2
 80028b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028bc:	461a      	mov	r2, r3
 80028be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028c2:	6093      	str	r3, [r2, #8]
 80028c4:	e032      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	f003 0320 	and.w	r3, r3, #32
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	015a      	lsls	r2, r3, #5
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	4413      	add	r3, r2
 80028d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80028dc:	461a      	mov	r2, r3
 80028de:	2320      	movs	r3, #32
 80028e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	4619      	mov	r1, r3
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f007 f8b9 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
 80028ee:	e01d      	b.n	800292c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d114      	bne.n	8002920 <PCD_EP_OutXfrComplete_int+0x1b0>
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	4613      	mov	r3, r2
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	4413      	add	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	440b      	add	r3, r1
 8002904:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d108      	bne.n	8002920 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002918:	461a      	mov	r2, r3
 800291a:	2100      	movs	r1, #0
 800291c:	f004 fd86 	bl	800742c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	4619      	mov	r1, r3
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f007 f89a 	bl	8009a60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3720      	adds	r7, #32
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	4f54300a 	.word	0x4f54300a
 800293c:	4f54310a 	.word	0x4f54310a

08002940 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	333c      	adds	r3, #60	@ 0x3c
 8002958:	3304      	adds	r3, #4
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	015a      	lsls	r2, r3, #5
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	4413      	add	r3, r2
 8002966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4a15      	ldr	r2, [pc, #84]	@ (80029c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d90e      	bls.n	8002994 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800297c:	2b00      	cmp	r3, #0
 800297e:	d009      	beq.n	8002994 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	015a      	lsls	r2, r3, #5
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	4413      	add	r3, r2
 8002988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800298c:	461a      	mov	r2, r3
 800298e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002992:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f007 f851 	bl	8009a3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	4a0a      	ldr	r2, [pc, #40]	@ (80029c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d90c      	bls.n	80029bc <PCD_EP_OutSetupPacket_int+0x7c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	799b      	ldrb	r3, [r3, #6]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d108      	bne.n	80029bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80029b4:	461a      	mov	r2, r3
 80029b6:	2101      	movs	r1, #1
 80029b8:	f004 fd38 	bl	800742c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3718      	adds	r7, #24
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	4f54300a 	.word	0x4f54300a

080029cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	70fb      	strb	r3, [r7, #3]
 80029d8:	4613      	mov	r3, r2
 80029da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80029e4:	78fb      	ldrb	r3, [r7, #3]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80029ea:	883b      	ldrh	r3, [r7, #0]
 80029ec:	0419      	lsls	r1, r3, #16
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68ba      	ldr	r2, [r7, #8]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80029f8:	e028      	b.n	8002a4c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	0c1b      	lsrs	r3, r3, #16
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	4413      	add	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a08:	2300      	movs	r3, #0
 8002a0a:	73fb      	strb	r3, [r7, #15]
 8002a0c:	e00d      	b.n	8002a2a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	3340      	adds	r3, #64	@ 0x40
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	0c1b      	lsrs	r3, r3, #16
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	4413      	add	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
 8002a26:	3301      	adds	r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
 8002a2a:	7bfa      	ldrb	r2, [r7, #15]
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d3ec      	bcc.n	8002a0e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002a34:	883b      	ldrh	r3, [r7, #0]
 8002a36:	0418      	lsls	r0, r3, #16
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6819      	ldr	r1, [r3, #0]
 8002a3c:	78fb      	ldrb	r3, [r7, #3]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	68ba      	ldr	r2, [r7, #8]
 8002a42:	4302      	orrs	r2, r0
 8002a44:	3340      	adds	r3, #64	@ 0x40
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3714      	adds	r7, #20
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
 8002a62:	460b      	mov	r3, r1
 8002a64:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	887a      	ldrh	r2, [r7, #2]
 8002a6c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002aaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <HAL_PCDEx_ActivateLPM+0x44>)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	10000003 	.word	0x10000003

08002ac4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002ae4:	4b19      	ldr	r3, [pc, #100]	@ (8002b4c <HAL_PWREx_ConfigSupply+0x70>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d00a      	beq.n	8002b06 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002af0:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <HAL_PWREx_ConfigSupply+0x70>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d001      	beq.n	8002b02 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e01f      	b.n	8002b42 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002b02:	2300      	movs	r3, #0
 8002b04:	e01d      	b.n	8002b42 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b06:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <HAL_PWREx_ConfigSupply+0x70>)
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	f023 0207 	bic.w	r2, r3, #7
 8002b0e:	490f      	ldr	r1, [pc, #60]	@ (8002b4c <HAL_PWREx_ConfigSupply+0x70>)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002b16:	f7fe fa2b 	bl	8000f70 <HAL_GetTick>
 8002b1a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b1c:	e009      	b.n	8002b32 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b1e:	f7fe fa27 	bl	8000f70 <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b2c:	d901      	bls.n	8002b32 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e007      	b.n	8002b42 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b32:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <HAL_PWREx_ConfigSupply+0x70>)
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b3e:	d1ee      	bne.n	8002b1e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	58024800 	.word	0x58024800

08002b50 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002b54:	4b05      	ldr	r3, [pc, #20]	@ (8002b6c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	4a04      	ldr	r2, [pc, #16]	@ (8002b6c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b5e:	60d3      	str	r3, [r2, #12]
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	58024800 	.word	0x58024800

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08c      	sub	sp, #48	@ 0x30
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d102      	bne.n	8002b84 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	f000 bc48 	b.w	8003414 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	f000 8088 	beq.w	8002ca2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b92:	4b99      	ldr	r3, [pc, #612]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b9c:	4b96      	ldr	r3, [pc, #600]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba4:	2b10      	cmp	r3, #16
 8002ba6:	d007      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x48>
 8002ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002baa:	2b18      	cmp	r3, #24
 8002bac:	d111      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x62>
 8002bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d10c      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d06d      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x130>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d169      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	f000 bc21 	b.w	8003414 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bda:	d106      	bne.n	8002bea <HAL_RCC_OscConfig+0x7a>
 8002bdc:	4b86      	ldr	r3, [pc, #536]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a85      	ldr	r2, [pc, #532]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	e02e      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10c      	bne.n	8002c0c <HAL_RCC_OscConfig+0x9c>
 8002bf2:	4b81      	ldr	r3, [pc, #516]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a80      	ldr	r2, [pc, #512]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002bf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	4b7e      	ldr	r3, [pc, #504]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a7d      	ldr	r2, [pc, #500]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c08:	6013      	str	r3, [r2, #0]
 8002c0a:	e01d      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c14:	d10c      	bne.n	8002c30 <HAL_RCC_OscConfig+0xc0>
 8002c16:	4b78      	ldr	r3, [pc, #480]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a77      	ldr	r2, [pc, #476]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	4b75      	ldr	r3, [pc, #468]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a74      	ldr	r2, [pc, #464]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e00b      	b.n	8002c48 <HAL_RCC_OscConfig+0xd8>
 8002c30:	4b71      	ldr	r3, [pc, #452]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a70      	ldr	r2, [pc, #448]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	4b6e      	ldr	r3, [pc, #440]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a6d      	ldr	r2, [pc, #436]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d013      	beq.n	8002c78 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7fe f98e 	bl	8000f70 <HAL_GetTick>
 8002c54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c58:	f7fe f98a 	bl	8000f70 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	@ 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e3d4      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c6a:	4b63      	ldr	r3, [pc, #396]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_RCC_OscConfig+0xe8>
 8002c76:	e014      	b.n	8002ca2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c78:	f7fe f97a 	bl	8000f70 <HAL_GetTick>
 8002c7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c80:	f7fe f976 	bl	8000f70 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b64      	cmp	r3, #100	@ 0x64
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e3c0      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c92:	4b59      	ldr	r3, [pc, #356]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x110>
 8002c9e:	e000      	b.n	8002ca2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80ca 	beq.w	8002e44 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cb0:	4b51      	ldr	r3, [pc, #324]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cb8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cba:	4b4f      	ldr	r3, [pc, #316]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002cc0:	6a3b      	ldr	r3, [r7, #32]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x166>
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	2b18      	cmp	r3, #24
 8002cca:	d156      	bne.n	8002d7a <HAL_RCC_OscConfig+0x20a>
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d151      	bne.n	8002d7a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cd6:	4b48      	ldr	r3, [pc, #288]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0304 	and.w	r3, r3, #4
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d005      	beq.n	8002cee <HAL_RCC_OscConfig+0x17e>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e392      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002cee:	4b42      	ldr	r3, [pc, #264]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f023 0219 	bic.w	r2, r3, #25
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	493f      	ldr	r1, [pc, #252]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fe f936 	bl	8000f70 <HAL_GetTick>
 8002d04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d08:	f7fe f932 	bl	8000f70 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e37c      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d1a:	4b37      	ldr	r3, [pc, #220]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d26:	f7fe f953 	bl	8000fd0 <HAL_GetREVID>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d817      	bhi.n	8002d64 <HAL_RCC_OscConfig+0x1f4>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	2b40      	cmp	r3, #64	@ 0x40
 8002d3a:	d108      	bne.n	8002d4e <HAL_RCC_OscConfig+0x1de>
 8002d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002d44:	4a2c      	ldr	r2, [pc, #176]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d4a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d4c:	e07a      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	031b      	lsls	r3, r3, #12
 8002d5c:	4926      	ldr	r1, [pc, #152]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d62:	e06f      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d64:	4b24      	ldr	r3, [pc, #144]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	061b      	lsls	r3, r3, #24
 8002d72:	4921      	ldr	r1, [pc, #132]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d78:	e064      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d047      	beq.n	8002e12 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d82:	4b1d      	ldr	r3, [pc, #116]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f023 0219 	bic.w	r2, r3, #25
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	491a      	ldr	r1, [pc, #104]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe f8ec 	bl	8000f70 <HAL_GetTick>
 8002d98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d9c:	f7fe f8e8 	bl	8000f70 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e332      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dae:	4b12      	ldr	r3, [pc, #72]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f0      	beq.n	8002d9c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dba:	f7fe f909 	bl	8000fd0 <HAL_GetREVID>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d819      	bhi.n	8002dfc <HAL_RCC_OscConfig+0x28c>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	2b40      	cmp	r3, #64	@ 0x40
 8002dce:	d108      	bne.n	8002de2 <HAL_RCC_OscConfig+0x272>
 8002dd0:	4b09      	ldr	r3, [pc, #36]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002dd8:	4a07      	ldr	r2, [pc, #28]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dde:	6053      	str	r3, [r2, #4]
 8002de0:	e030      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
 8002de2:	4b05      	ldr	r3, [pc, #20]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	031b      	lsls	r3, r3, #12
 8002df0:	4901      	ldr	r1, [pc, #4]	@ (8002df8 <HAL_RCC_OscConfig+0x288>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	604b      	str	r3, [r1, #4]
 8002df6:	e025      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
 8002df8:	58024400 	.word	0x58024400
 8002dfc:	4b9a      	ldr	r3, [pc, #616]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	061b      	lsls	r3, r3, #24
 8002e0a:	4997      	ldr	r1, [pc, #604]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	604b      	str	r3, [r1, #4]
 8002e10:	e018      	b.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e12:	4b95      	ldr	r3, [pc, #596]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a94      	ldr	r2, [pc, #592]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1e:	f7fe f8a7 	bl	8000f70 <HAL_GetTick>
 8002e22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e26:	f7fe f8a3 	bl	8000f70 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e2ed      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e38:	4b8b      	ldr	r3, [pc, #556]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0304 	and.w	r3, r3, #4
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1f0      	bne.n	8002e26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0310 	and.w	r3, r3, #16
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80a9 	beq.w	8002fa4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e52:	4b85      	ldr	r3, [pc, #532]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e5a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e5c:	4b82      	ldr	r3, [pc, #520]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e60:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d007      	beq.n	8002e78 <HAL_RCC_OscConfig+0x308>
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2b18      	cmp	r3, #24
 8002e6c:	d13a      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x374>
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f003 0303 	and.w	r3, r3, #3
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d135      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e78:	4b7b      	ldr	r3, [pc, #492]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d005      	beq.n	8002e90 <HAL_RCC_OscConfig+0x320>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69db      	ldr	r3, [r3, #28]
 8002e88:	2b80      	cmp	r3, #128	@ 0x80
 8002e8a:	d001      	beq.n	8002e90 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e2c1      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002e90:	f7fe f89e 	bl	8000fd0 <HAL_GetREVID>
 8002e94:	4603      	mov	r3, r0
 8002e96:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d817      	bhi.n	8002ece <HAL_RCC_OscConfig+0x35e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	2b20      	cmp	r3, #32
 8002ea4:	d108      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x348>
 8002ea6:	4b70      	ldr	r3, [pc, #448]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002eae:	4a6e      	ldr	r2, [pc, #440]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002eb0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002eb4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002eb6:	e075      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002eb8:	4b6b      	ldr	r3, [pc, #428]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a1b      	ldr	r3, [r3, #32]
 8002ec4:	069b      	lsls	r3, r3, #26
 8002ec6:	4968      	ldr	r1, [pc, #416]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ecc:	e06a      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ece:	4b66      	ldr	r3, [pc, #408]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	061b      	lsls	r3, r3, #24
 8002edc:	4962      	ldr	r1, [pc, #392]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ee2:	e05f      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69db      	ldr	r3, [r3, #28]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d042      	beq.n	8002f72 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002eec:	4b5e      	ldr	r3, [pc, #376]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a5d      	ldr	r2, [pc, #372]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ef6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef8:	f7fe f83a 	bl	8000f70 <HAL_GetTick>
 8002efc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002efe:	e008      	b.n	8002f12 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f00:	f7fe f836 	bl	8000f70 <HAL_GetTick>
 8002f04:	4602      	mov	r2, r0
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d901      	bls.n	8002f12 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e280      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f12:	4b55      	ldr	r3, [pc, #340]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d0f0      	beq.n	8002f00 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f1e:	f7fe f857 	bl	8000fd0 <HAL_GetREVID>
 8002f22:	4603      	mov	r3, r0
 8002f24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d817      	bhi.n	8002f5c <HAL_RCC_OscConfig+0x3ec>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	2b20      	cmp	r3, #32
 8002f32:	d108      	bne.n	8002f46 <HAL_RCC_OscConfig+0x3d6>
 8002f34:	4b4c      	ldr	r3, [pc, #304]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002f3c:	4a4a      	ldr	r2, [pc, #296]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002f42:	6053      	str	r3, [r2, #4]
 8002f44:	e02e      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
 8002f46:	4b48      	ldr	r3, [pc, #288]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	069b      	lsls	r3, r3, #26
 8002f54:	4944      	ldr	r1, [pc, #272]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	604b      	str	r3, [r1, #4]
 8002f5a:	e023      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
 8002f5c:	4b42      	ldr	r3, [pc, #264]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	493f      	ldr	r1, [pc, #252]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	60cb      	str	r3, [r1, #12]
 8002f70:	e018      	b.n	8002fa4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f72:	4b3d      	ldr	r3, [pc, #244]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a3c      	ldr	r2, [pc, #240]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7e:	f7fd fff7 	bl	8000f70 <HAL_GetTick>
 8002f82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f86:	f7fd fff3 	bl	8000f70 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e23d      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f98:	4b33      	ldr	r3, [pc, #204]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1f0      	bne.n	8002f86 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0308 	and.w	r3, r3, #8
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d036      	beq.n	800301e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d019      	beq.n	8002fec <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002fba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc4:	f7fd ffd4 	bl	8000f70 <HAL_GetTick>
 8002fc8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fcc:	f7fd ffd0 	bl	8000f70 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e21a      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fde:	4b22      	ldr	r3, [pc, #136]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x45c>
 8002fea:	e018      	b.n	800301e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fec:	4b1e      	ldr	r3, [pc, #120]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8002ff2:	f023 0301 	bic.w	r3, r3, #1
 8002ff6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff8:	f7fd ffba 	bl	8000f70 <HAL_GetTick>
 8002ffc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003000:	f7fd ffb6 	bl	8000f70 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e200      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003012:	4b15      	ldr	r3, [pc, #84]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8003014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003016:	f003 0302 	and.w	r3, r3, #2
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1f0      	bne.n	8003000 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0320 	and.w	r3, r3, #32
 8003026:	2b00      	cmp	r3, #0
 8003028:	d039      	beq.n	800309e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d01c      	beq.n	800306c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003032:	4b0d      	ldr	r3, [pc, #52]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a0c      	ldr	r2, [pc, #48]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 8003038:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800303c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800303e:	f7fd ff97 	bl	8000f70 <HAL_GetTick>
 8003042:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003046:	f7fd ff93 	bl	8000f70 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e1dd      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003058:	4b03      	ldr	r3, [pc, #12]	@ (8003068 <HAL_RCC_OscConfig+0x4f8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x4d6>
 8003064:	e01b      	b.n	800309e <HAL_RCC_OscConfig+0x52e>
 8003066:	bf00      	nop
 8003068:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800306c:	4b9b      	ldr	r3, [pc, #620]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a9a      	ldr	r2, [pc, #616]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003072:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003076:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003078:	f7fd ff7a 	bl	8000f70 <HAL_GetTick>
 800307c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003080:	f7fd ff76 	bl	8000f70 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e1c0      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003092:	4b92      	ldr	r3, [pc, #584]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8081 	beq.w	80031ae <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80030ac:	4b8c      	ldr	r3, [pc, #560]	@ (80032e0 <HAL_RCC_OscConfig+0x770>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a8b      	ldr	r2, [pc, #556]	@ (80032e0 <HAL_RCC_OscConfig+0x770>)
 80030b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030b8:	f7fd ff5a 	bl	8000f70 <HAL_GetTick>
 80030bc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c0:	f7fd ff56 	bl	8000f70 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b64      	cmp	r3, #100	@ 0x64
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e1a0      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030d2:	4b83      	ldr	r3, [pc, #524]	@ (80032e0 <HAL_RCC_OscConfig+0x770>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0f0      	beq.n	80030c0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d106      	bne.n	80030f4 <HAL_RCC_OscConfig+0x584>
 80030e6:	4b7d      	ldr	r3, [pc, #500]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80030e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ea:	4a7c      	ldr	r2, [pc, #496]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80030ec:	f043 0301 	orr.w	r3, r3, #1
 80030f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80030f2:	e02d      	b.n	8003150 <HAL_RCC_OscConfig+0x5e0>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d10c      	bne.n	8003116 <HAL_RCC_OscConfig+0x5a6>
 80030fc:	4b77      	ldr	r3, [pc, #476]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80030fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003100:	4a76      	ldr	r2, [pc, #472]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003102:	f023 0301 	bic.w	r3, r3, #1
 8003106:	6713      	str	r3, [r2, #112]	@ 0x70
 8003108:	4b74      	ldr	r3, [pc, #464]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800310a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310c:	4a73      	ldr	r2, [pc, #460]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800310e:	f023 0304 	bic.w	r3, r3, #4
 8003112:	6713      	str	r3, [r2, #112]	@ 0x70
 8003114:	e01c      	b.n	8003150 <HAL_RCC_OscConfig+0x5e0>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	2b05      	cmp	r3, #5
 800311c:	d10c      	bne.n	8003138 <HAL_RCC_OscConfig+0x5c8>
 800311e:	4b6f      	ldr	r3, [pc, #444]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003122:	4a6e      	ldr	r2, [pc, #440]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003124:	f043 0304 	orr.w	r3, r3, #4
 8003128:	6713      	str	r3, [r2, #112]	@ 0x70
 800312a:	4b6c      	ldr	r3, [pc, #432]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800312c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312e:	4a6b      	ldr	r2, [pc, #428]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003130:	f043 0301 	orr.w	r3, r3, #1
 8003134:	6713      	str	r3, [r2, #112]	@ 0x70
 8003136:	e00b      	b.n	8003150 <HAL_RCC_OscConfig+0x5e0>
 8003138:	4b68      	ldr	r3, [pc, #416]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800313a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313c:	4a67      	ldr	r2, [pc, #412]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800313e:	f023 0301 	bic.w	r3, r3, #1
 8003142:	6713      	str	r3, [r2, #112]	@ 0x70
 8003144:	4b65      	ldr	r3, [pc, #404]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003146:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003148:	4a64      	ldr	r2, [pc, #400]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800314a:	f023 0304 	bic.w	r3, r3, #4
 800314e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d015      	beq.n	8003184 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003158:	f7fd ff0a 	bl	8000f70 <HAL_GetTick>
 800315c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800315e:	e00a      	b.n	8003176 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003160:	f7fd ff06 	bl	8000f70 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800316e:	4293      	cmp	r3, r2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e14e      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003176:	4b59      	ldr	r3, [pc, #356]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0ee      	beq.n	8003160 <HAL_RCC_OscConfig+0x5f0>
 8003182:	e014      	b.n	80031ae <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003184:	f7fd fef4 	bl	8000f70 <HAL_GetTick>
 8003188:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7fd fef0 	bl	8000f70 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e138      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80031a2:	4b4e      	ldr	r3, [pc, #312]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80031a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1ee      	bne.n	800318c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f000 812d 	beq.w	8003412 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80031b8:	4b48      	ldr	r3, [pc, #288]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031c0:	2b18      	cmp	r3, #24
 80031c2:	f000 80bd 	beq.w	8003340 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	f040 809e 	bne.w	800330c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d0:	4b42      	ldr	r3, [pc, #264]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a41      	ldr	r2, [pc, #260]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80031d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031dc:	f7fd fec8 	bl	8000f70 <HAL_GetTick>
 80031e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e4:	f7fd fec4 	bl	8000f70 <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e10e      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031f6:	4b39      	ldr	r3, [pc, #228]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003202:	4b36      	ldr	r3, [pc, #216]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003204:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003206:	4b37      	ldr	r3, [pc, #220]	@ (80032e4 <HAL_RCC_OscConfig+0x774>)
 8003208:	4013      	ands	r3, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003212:	0112      	lsls	r2, r2, #4
 8003214:	430a      	orrs	r2, r1
 8003216:	4931      	ldr	r1, [pc, #196]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003218:	4313      	orrs	r3, r2
 800321a:	628b      	str	r3, [r1, #40]	@ 0x28
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003220:	3b01      	subs	r3, #1
 8003222:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800322a:	3b01      	subs	r3, #1
 800322c:	025b      	lsls	r3, r3, #9
 800322e:	b29b      	uxth	r3, r3
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003236:	3b01      	subs	r3, #1
 8003238:	041b      	lsls	r3, r3, #16
 800323a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800323e:	431a      	orrs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003244:	3b01      	subs	r3, #1
 8003246:	061b      	lsls	r3, r3, #24
 8003248:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800324c:	4923      	ldr	r1, [pc, #140]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800324e:	4313      	orrs	r3, r2
 8003250:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003252:	4b22      	ldr	r3, [pc, #136]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003256:	4a21      	ldr	r2, [pc, #132]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800325e:	4b1f      	ldr	r3, [pc, #124]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003262:	4b21      	ldr	r3, [pc, #132]	@ (80032e8 <HAL_RCC_OscConfig+0x778>)
 8003264:	4013      	ands	r3, r2
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800326a:	00d2      	lsls	r2, r2, #3
 800326c:	491b      	ldr	r1, [pc, #108]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800326e:	4313      	orrs	r3, r2
 8003270:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003272:	4b1a      	ldr	r3, [pc, #104]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003276:	f023 020c 	bic.w	r2, r3, #12
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	4917      	ldr	r1, [pc, #92]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003280:	4313      	orrs	r3, r2
 8003282:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003284:	4b15      	ldr	r3, [pc, #84]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003288:	f023 0202 	bic.w	r2, r3, #2
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003290:	4912      	ldr	r1, [pc, #72]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003292:	4313      	orrs	r3, r2
 8003294:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003296:	4b11      	ldr	r3, [pc, #68]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	4a10      	ldr	r2, [pc, #64]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 800329c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032a2:	4b0e      	ldr	r3, [pc, #56]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a6:	4a0d      	ldr	r2, [pc, #52]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b2:	4a0a      	ldr	r2, [pc, #40]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	4a07      	ldr	r2, [pc, #28]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032c6:	4b05      	ldr	r3, [pc, #20]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a04      	ldr	r2, [pc, #16]	@ (80032dc <HAL_RCC_OscConfig+0x76c>)
 80032cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d2:	f7fd fe4d 	bl	8000f70 <HAL_GetTick>
 80032d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032d8:	e011      	b.n	80032fe <HAL_RCC_OscConfig+0x78e>
 80032da:	bf00      	nop
 80032dc:	58024400 	.word	0x58024400
 80032e0:	58024800 	.word	0x58024800
 80032e4:	fffffc0c 	.word	0xfffffc0c
 80032e8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ec:	f7fd fe40 	bl	8000f70 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e08a      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032fe:	4b47      	ldr	r3, [pc, #284]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCC_OscConfig+0x77c>
 800330a:	e082      	b.n	8003412 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800330c:	4b43      	ldr	r3, [pc, #268]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a42      	ldr	r2, [pc, #264]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003312:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003316:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003318:	f7fd fe2a 	bl	8000f70 <HAL_GetTick>
 800331c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800331e:	e008      	b.n	8003332 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003320:	f7fd fe26 	bl	8000f70 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b02      	cmp	r3, #2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e070      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003332:	4b3a      	ldr	r3, [pc, #232]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d1f0      	bne.n	8003320 <HAL_RCC_OscConfig+0x7b0>
 800333e:	e068      	b.n	8003412 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003340:	4b36      	ldr	r3, [pc, #216]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003344:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003346:	4b35      	ldr	r3, [pc, #212]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	2b01      	cmp	r3, #1
 8003352:	d031      	beq.n	80033b8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	f003 0203 	and.w	r2, r3, #3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800335e:	429a      	cmp	r2, r3
 8003360:	d12a      	bne.n	80033b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	429a      	cmp	r2, r3
 8003370:	d122      	bne.n	80033b8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800337e:	429a      	cmp	r2, r3
 8003380:	d11a      	bne.n	80033b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	0a5b      	lsrs	r3, r3, #9
 8003386:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003390:	429a      	cmp	r2, r3
 8003392:	d111      	bne.n	80033b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	0c1b      	lsrs	r3, r3, #16
 8003398:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d108      	bne.n	80033b8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	0e1b      	lsrs	r3, r3, #24
 80033aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d001      	beq.n	80033bc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e02b      	b.n	8003414 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80033bc:	4b17      	ldr	r3, [pc, #92]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 80033be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c0:	08db      	lsrs	r3, r3, #3
 80033c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033c6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d01f      	beq.n	8003412 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80033d2:	4b12      	ldr	r3, [pc, #72]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	4a11      	ldr	r2, [pc, #68]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 80033d8:	f023 0301 	bic.w	r3, r3, #1
 80033dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033de:	f7fd fdc7 	bl	8000f70 <HAL_GetTick>
 80033e2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80033e4:	bf00      	nop
 80033e6:	f7fd fdc3 	bl	8000f70 <HAL_GetTick>
 80033ea:	4602      	mov	r2, r0
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d0f9      	beq.n	80033e6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80033f2:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 80033f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003420 <HAL_RCC_OscConfig+0x8b0>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80033fe:	00d2      	lsls	r2, r2, #3
 8003400:	4906      	ldr	r1, [pc, #24]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003402:	4313      	orrs	r3, r2
 8003404:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003406:	4b05      	ldr	r3, [pc, #20]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 8003408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340a:	4a04      	ldr	r2, [pc, #16]	@ (800341c <HAL_RCC_OscConfig+0x8ac>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3730      	adds	r7, #48	@ 0x30
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	58024400 	.word	0x58024400
 8003420:	ffff0007 	.word	0xffff0007

08003424 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e19c      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003438:	4b8a      	ldr	r3, [pc, #552]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 030f 	and.w	r3, r3, #15
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	429a      	cmp	r2, r3
 8003444:	d910      	bls.n	8003468 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003446:	4b87      	ldr	r3, [pc, #540]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f023 020f 	bic.w	r2, r3, #15
 800344e:	4985      	ldr	r1, [pc, #532]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	4313      	orrs	r3, r2
 8003454:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003456:	4b83      	ldr	r3, [pc, #524]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d001      	beq.n	8003468 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e184      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d010      	beq.n	8003496 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	4b7b      	ldr	r3, [pc, #492]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003480:	429a      	cmp	r2, r3
 8003482:	d908      	bls.n	8003496 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003484:	4b78      	ldr	r3, [pc, #480]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	4975      	ldr	r1, [pc, #468]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003492:	4313      	orrs	r3, r2
 8003494:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0308 	and.w	r3, r3, #8
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d010      	beq.n	80034c4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	4b70      	ldr	r3, [pc, #448]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d908      	bls.n	80034c4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80034b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	496a      	ldr	r1, [pc, #424]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0310 	and.w	r3, r3, #16
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d010      	beq.n	80034f2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	699a      	ldr	r2, [r3, #24]
 80034d4:	4b64      	ldr	r3, [pc, #400]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80034dc:	429a      	cmp	r2, r3
 80034de:	d908      	bls.n	80034f2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034e0:	4b61      	ldr	r3, [pc, #388]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	495e      	ldr	r1, [pc, #376]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0320 	and.w	r3, r3, #32
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d010      	beq.n	8003520 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69da      	ldr	r2, [r3, #28]
 8003502:	4b59      	ldr	r3, [pc, #356]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800350a:	429a      	cmp	r2, r3
 800350c:	d908      	bls.n	8003520 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800350e:	4b56      	ldr	r3, [pc, #344]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69db      	ldr	r3, [r3, #28]
 800351a:	4953      	ldr	r1, [pc, #332]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800351c:	4313      	orrs	r3, r2
 800351e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d010      	beq.n	800354e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	4b4d      	ldr	r3, [pc, #308]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	f003 030f 	and.w	r3, r3, #15
 8003538:	429a      	cmp	r2, r3
 800353a:	d908      	bls.n	800354e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800353c:	4b4a      	ldr	r3, [pc, #296]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	f023 020f 	bic.w	r2, r3, #15
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	4947      	ldr	r1, [pc, #284]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800354a:	4313      	orrs	r3, r2
 800354c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b00      	cmp	r3, #0
 8003558:	d055      	beq.n	8003606 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800355a:	4b43      	ldr	r3, [pc, #268]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	4940      	ldr	r1, [pc, #256]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003568:	4313      	orrs	r3, r2
 800356a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b02      	cmp	r3, #2
 8003572:	d107      	bne.n	8003584 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003574:	4b3c      	ldr	r3, [pc, #240]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d121      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0f6      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2b03      	cmp	r3, #3
 800358a:	d107      	bne.n	800359c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800358c:	4b36      	ldr	r3, [pc, #216]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d115      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e0ea      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d107      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035a4:	4b30      	ldr	r3, [pc, #192]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d109      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0de      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035b4:	4b2c      	ldr	r3, [pc, #176]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0d6      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035c4:	4b28      	ldr	r3, [pc, #160]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	f023 0207 	bic.w	r2, r3, #7
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	4925      	ldr	r1, [pc, #148]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d6:	f7fd fccb 	bl	8000f70 <HAL_GetTick>
 80035da:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035dc:	e00a      	b.n	80035f4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035de:	f7fd fcc7 	bl	8000f70 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e0be      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	429a      	cmp	r2, r3
 8003604:	d1eb      	bne.n	80035de <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d010      	beq.n	8003634 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	4b14      	ldr	r3, [pc, #80]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	429a      	cmp	r2, r3
 8003620:	d208      	bcs.n	8003634 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003622:	4b11      	ldr	r3, [pc, #68]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	f023 020f 	bic.w	r2, r3, #15
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	490e      	ldr	r1, [pc, #56]	@ (8003668 <HAL_RCC_ClockConfig+0x244>)
 8003630:	4313      	orrs	r3, r2
 8003632:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d214      	bcs.n	800366c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 020f 	bic.w	r2, r3, #15
 800364a:	4906      	ldr	r1, [pc, #24]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	4313      	orrs	r3, r2
 8003650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003652:	4b04      	ldr	r3, [pc, #16]	@ (8003664 <HAL_RCC_ClockConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	d005      	beq.n	800366c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e086      	b.n	8003772 <HAL_RCC_ClockConfig+0x34e>
 8003664:	52002000 	.word	0x52002000
 8003668:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d010      	beq.n	800369a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691a      	ldr	r2, [r3, #16]
 800367c:	4b3f      	ldr	r3, [pc, #252]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003684:	429a      	cmp	r2, r3
 8003686:	d208      	bcs.n	800369a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003688:	4b3c      	ldr	r3, [pc, #240]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	4939      	ldr	r1, [pc, #228]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 8003696:	4313      	orrs	r3, r2
 8003698:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0308 	and.w	r3, r3, #8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d010      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695a      	ldr	r2, [r3, #20]
 80036aa:	4b34      	ldr	r3, [pc, #208]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d208      	bcs.n	80036c8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036b6:	4b31      	ldr	r3, [pc, #196]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036b8:	69db      	ldr	r3, [r3, #28]
 80036ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	492e      	ldr	r1, [pc, #184]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0310 	and.w	r3, r3, #16
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d010      	beq.n	80036f6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	699a      	ldr	r2, [r3, #24]
 80036d8:	4b28      	ldr	r3, [pc, #160]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036da:	69db      	ldr	r3, [r3, #28]
 80036dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d208      	bcs.n	80036f6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80036e4:	4b25      	ldr	r3, [pc, #148]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036e6:	69db      	ldr	r3, [r3, #28]
 80036e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	4922      	ldr	r1, [pc, #136]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0320 	and.w	r3, r3, #32
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d010      	beq.n	8003724 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	4b1d      	ldr	r3, [pc, #116]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800370e:	429a      	cmp	r2, r3
 8003710:	d208      	bcs.n	8003724 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003712:	4b1a      	ldr	r3, [pc, #104]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	4917      	ldr	r1, [pc, #92]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 8003720:	4313      	orrs	r3, r2
 8003722:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003724:	f000 f834 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b14      	ldr	r3, [pc, #80]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	0a1b      	lsrs	r3, r3, #8
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	4912      	ldr	r1, [pc, #72]	@ (8003780 <HAL_RCC_ClockConfig+0x35c>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	f003 031f 	and.w	r3, r3, #31
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
 8003740:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003742:	4b0e      	ldr	r3, [pc, #56]	@ (800377c <HAL_RCC_ClockConfig+0x358>)
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	4a0d      	ldr	r2, [pc, #52]	@ (8003780 <HAL_RCC_ClockConfig+0x35c>)
 800374c:	5cd3      	ldrb	r3, [r2, r3]
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
 8003758:	4a0a      	ldr	r2, [pc, #40]	@ (8003784 <HAL_RCC_ClockConfig+0x360>)
 800375a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800375c:	4a0a      	ldr	r2, [pc, #40]	@ (8003788 <HAL_RCC_ClockConfig+0x364>)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003762:	4b0a      	ldr	r3, [pc, #40]	@ (800378c <HAL_RCC_ClockConfig+0x368>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7fd fbb8 	bl	8000edc <HAL_InitTick>
 800376c:	4603      	mov	r3, r0
 800376e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003770:	7bfb      	ldrb	r3, [r7, #15]
}
 8003772:	4618      	mov	r0, r3
 8003774:	3718      	adds	r7, #24
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	58024400 	.word	0x58024400
 8003780:	0800cbe8 	.word	0x0800cbe8
 8003784:	24000004 	.word	0x24000004
 8003788:	24000000 	.word	0x24000000
 800378c:	24000008 	.word	0x24000008

08003790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003790:	b480      	push	{r7}
 8003792:	b089      	sub	sp, #36	@ 0x24
 8003794:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003796:	4bb3      	ldr	r3, [pc, #716]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800379e:	2b18      	cmp	r3, #24
 80037a0:	f200 8155 	bhi.w	8003a4e <HAL_RCC_GetSysClockFreq+0x2be>
 80037a4:	a201      	add	r2, pc, #4	@ (adr r2, 80037ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80037a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037aa:	bf00      	nop
 80037ac:	08003811 	.word	0x08003811
 80037b0:	08003a4f 	.word	0x08003a4f
 80037b4:	08003a4f 	.word	0x08003a4f
 80037b8:	08003a4f 	.word	0x08003a4f
 80037bc:	08003a4f 	.word	0x08003a4f
 80037c0:	08003a4f 	.word	0x08003a4f
 80037c4:	08003a4f 	.word	0x08003a4f
 80037c8:	08003a4f 	.word	0x08003a4f
 80037cc:	08003837 	.word	0x08003837
 80037d0:	08003a4f 	.word	0x08003a4f
 80037d4:	08003a4f 	.word	0x08003a4f
 80037d8:	08003a4f 	.word	0x08003a4f
 80037dc:	08003a4f 	.word	0x08003a4f
 80037e0:	08003a4f 	.word	0x08003a4f
 80037e4:	08003a4f 	.word	0x08003a4f
 80037e8:	08003a4f 	.word	0x08003a4f
 80037ec:	0800383d 	.word	0x0800383d
 80037f0:	08003a4f 	.word	0x08003a4f
 80037f4:	08003a4f 	.word	0x08003a4f
 80037f8:	08003a4f 	.word	0x08003a4f
 80037fc:	08003a4f 	.word	0x08003a4f
 8003800:	08003a4f 	.word	0x08003a4f
 8003804:	08003a4f 	.word	0x08003a4f
 8003808:	08003a4f 	.word	0x08003a4f
 800380c:	08003843 	.word	0x08003843
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003810:	4b94      	ldr	r3, [pc, #592]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0320 	and.w	r3, r3, #32
 8003818:	2b00      	cmp	r3, #0
 800381a:	d009      	beq.n	8003830 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800381c:	4b91      	ldr	r3, [pc, #580]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	08db      	lsrs	r3, r3, #3
 8003822:	f003 0303 	and.w	r3, r3, #3
 8003826:	4a90      	ldr	r2, [pc, #576]	@ (8003a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003828:	fa22 f303 	lsr.w	r3, r2, r3
 800382c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800382e:	e111      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003830:	4b8d      	ldr	r3, [pc, #564]	@ (8003a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003832:	61bb      	str	r3, [r7, #24]
      break;
 8003834:	e10e      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003836:	4b8d      	ldr	r3, [pc, #564]	@ (8003a6c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003838:	61bb      	str	r3, [r7, #24]
      break;
 800383a:	e10b      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800383c:	4b8c      	ldr	r3, [pc, #560]	@ (8003a70 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800383e:	61bb      	str	r3, [r7, #24]
      break;
 8003840:	e108      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003842:	4b88      	ldr	r3, [pc, #544]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800384c:	4b85      	ldr	r3, [pc, #532]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800384e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003856:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003858:	4b82      	ldr	r3, [pc, #520]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800385a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003862:	4b80      	ldr	r3, [pc, #512]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003866:	08db      	lsrs	r3, r3, #3
 8003868:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800387a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 80e1 	beq.w	8003a48 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	2b02      	cmp	r3, #2
 800388a:	f000 8083 	beq.w	8003994 <HAL_RCC_GetSysClockFreq+0x204>
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b02      	cmp	r3, #2
 8003892:	f200 80a1 	bhi.w	80039d8 <HAL_RCC_GetSysClockFreq+0x248>
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d003      	beq.n	80038a4 <HAL_RCC_GetSysClockFreq+0x114>
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d056      	beq.n	8003950 <HAL_RCC_GetSysClockFreq+0x1c0>
 80038a2:	e099      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d02d      	beq.n	800390c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80038b0:	4b6c      	ldr	r3, [pc, #432]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	08db      	lsrs	r3, r3, #3
 80038b6:	f003 0303 	and.w	r3, r3, #3
 80038ba:	4a6b      	ldr	r2, [pc, #428]	@ (8003a68 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038bc:	fa22 f303 	lsr.w	r3, r2, r3
 80038c0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	ee07 3a90 	vmov	s15, r3
 80038c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038da:	4b62      	ldr	r3, [pc, #392]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e2:	ee07 3a90 	vmov	s15, r3
 80038e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80038ee:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003906:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800390a:	e087      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	ee07 3a90 	vmov	s15, r3
 8003912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003916:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003a78 <HAL_RCC_GetSysClockFreq+0x2e8>
 800391a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800391e:	4b51      	ldr	r3, [pc, #324]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800392e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003932:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003936:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800393a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800393e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003942:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800394a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800394e:	e065      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	ee07 3a90 	vmov	s15, r3
 8003956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800395a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003a7c <HAL_RCC_GetSysClockFreq+0x2ec>
 800395e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003962:	4b40      	ldr	r3, [pc, #256]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003966:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800396a:	ee07 3a90 	vmov	s15, r3
 800396e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003972:	ed97 6a02 	vldr	s12, [r7, #8]
 8003976:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 800397a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800397e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003982:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003986:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800398a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800398e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003992:	e043      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	ee07 3a90 	vmov	s15, r3
 800399a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800399e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003a80 <HAL_RCC_GetSysClockFreq+0x2f0>
 80039a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ae:	ee07 3a90 	vmov	s15, r3
 80039b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ba:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039d6:	e021      	b.n	8003a1c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	ee07 3a90 	vmov	s15, r3
 80039de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039e2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003a7c <HAL_RCC_GetSysClockFreq+0x2ec>
 80039e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80039fe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003a74 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a1a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003a1c:	4b11      	ldr	r3, [pc, #68]	@ (8003a64 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	0a5b      	lsrs	r3, r3, #9
 8003a22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a26:	3301      	adds	r3, #1
 8003a28:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	ee07 3a90 	vmov	s15, r3
 8003a30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a34:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a40:	ee17 3a90 	vmov	r3, s15
 8003a44:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003a46:	e005      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61bb      	str	r3, [r7, #24]
      break;
 8003a4c:	e002      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003a4e:	4b07      	ldr	r3, [pc, #28]	@ (8003a6c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a50:	61bb      	str	r3, [r7, #24]
      break;
 8003a52:	bf00      	nop
  }

  return sysclockfreq;
 8003a54:	69bb      	ldr	r3, [r7, #24]
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3724      	adds	r7, #36	@ 0x24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	58024400 	.word	0x58024400
 8003a68:	03d09000 	.word	0x03d09000
 8003a6c:	003d0900 	.word	0x003d0900
 8003a70:	017d7840 	.word	0x017d7840
 8003a74:	46000000 	.word	0x46000000
 8003a78:	4c742400 	.word	0x4c742400
 8003a7c:	4a742400 	.word	0x4a742400
 8003a80:	4bbebc20 	.word	0x4bbebc20

08003a84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a8a:	f7ff fe81 	bl	8003790 <HAL_RCC_GetSysClockFreq>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	4b10      	ldr	r3, [pc, #64]	@ (8003ad4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	0a1b      	lsrs	r3, r3, #8
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	490f      	ldr	r1, [pc, #60]	@ (8003ad8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003a9c:	5ccb      	ldrb	r3, [r1, r3]
 8003a9e:	f003 031f 	and.w	r3, r3, #31
 8003aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	f003 030f 	and.w	r3, r3, #15
 8003ab0:	4a09      	ldr	r2, [pc, #36]	@ (8003ad8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003ab2:	5cd3      	ldrb	r3, [r2, r3]
 8003ab4:	f003 031f 	and.w	r3, r3, #31
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	fa22 f303 	lsr.w	r3, r2, r3
 8003abe:	4a07      	ldr	r2, [pc, #28]	@ (8003adc <HAL_RCC_GetHCLKFreq+0x58>)
 8003ac0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ac2:	4a07      	ldr	r2, [pc, #28]	@ (8003ae0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003ac8:	4b04      	ldr	r3, [pc, #16]	@ (8003adc <HAL_RCC_GetHCLKFreq+0x58>)
 8003aca:	681b      	ldr	r3, [r3, #0]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	58024400 	.word	0x58024400
 8003ad8:	0800cbe8 	.word	0x0800cbe8
 8003adc:	24000004 	.word	0x24000004
 8003ae0:	24000000 	.word	0x24000000

08003ae4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ae8:	b0ca      	sub	sp, #296	@ 0x128
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003af0:	2300      	movs	r3, #0
 8003af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003af6:	2300      	movs	r3, #0
 8003af8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003b08:	2500      	movs	r5, #0
 8003b0a:	ea54 0305 	orrs.w	r3, r4, r5
 8003b0e:	d049      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b16:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b1a:	d02f      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003b1c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003b20:	d828      	bhi.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003b22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b26:	d01a      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003b28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b2c:	d822      	bhi.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003b32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b36:	d007      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b38:	e01c      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b3a:	4bb8      	ldr	r3, [pc, #736]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3e:	4ab7      	ldr	r2, [pc, #732]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b46:	e01a      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b4c:	3308      	adds	r3, #8
 8003b4e:	2102      	movs	r1, #2
 8003b50:	4618      	mov	r0, r3
 8003b52:	f001 f9d1 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003b56:	4603      	mov	r3, r0
 8003b58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b5c:	e00f      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b62:	3328      	adds	r3, #40	@ 0x28
 8003b64:	2102      	movs	r1, #2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f001 fa78 	bl	800505c <RCCEx_PLL3_Config>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003b72:	e004      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b7a:	e000      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d10a      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003b86:	4ba5      	ldr	r3, [pc, #660]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b8a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b94:	4aa1      	ldr	r2, [pc, #644]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b96:	430b      	orrs	r3, r1
 8003b98:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b9a:	e003      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bac:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003bb0:	f04f 0900 	mov.w	r9, #0
 8003bb4:	ea58 0309 	orrs.w	r3, r8, r9
 8003bb8:	d047      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d82a      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bca:	bf00      	nop
 8003bcc:	08003be1 	.word	0x08003be1
 8003bd0:	08003bef 	.word	0x08003bef
 8003bd4:	08003c05 	.word	0x08003c05
 8003bd8:	08003c23 	.word	0x08003c23
 8003bdc:	08003c23 	.word	0x08003c23
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003be0:	4b8e      	ldr	r3, [pc, #568]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be4:	4a8d      	ldr	r2, [pc, #564]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003bec:	e01a      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 f97e 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c02:	e00f      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f001 fa25 	bl	800505c <RCCEx_PLL3_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c18:	e004      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c20:	e000      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10a      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c2c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c30:	f023 0107 	bic.w	r1, r3, #7
 8003c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3a:	4a78      	ldr	r2, [pc, #480]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c40:	e003      	b.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c52:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003c56:	f04f 0b00 	mov.w	fp, #0
 8003c5a:	ea5a 030b 	orrs.w	r3, sl, fp
 8003c5e:	d04c      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c6a:	d030      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c70:	d829      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c74:	d02d      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003c76:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c78:	d825      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c7a:	2b80      	cmp	r3, #128	@ 0x80
 8003c7c:	d018      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003c7e:	2b80      	cmp	r3, #128	@ 0x80
 8003c80:	d821      	bhi.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d002      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003c86:	2b40      	cmp	r3, #64	@ 0x40
 8003c88:	d007      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003c8a:	e01c      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c8c:	4b63      	ldr	r3, [pc, #396]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	4a62      	ldr	r2, [pc, #392]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003c98:	e01c      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9e:	3308      	adds	r3, #8
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 f928 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003cae:	e011      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	3328      	adds	r3, #40	@ 0x28
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f001 f9cf 	bl	800505c <RCCEx_PLL3_Config>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003cc4:	e006      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ccc:	e002      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003cce:	bf00      	nop
 8003cd0:	e000      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003cd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d10a      	bne.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003cdc:	4b4f      	ldr	r3, [pc, #316]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cea:	4a4c      	ldr	r2, [pc, #304]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cec:	430b      	orrs	r3, r1
 8003cee:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cf0:	e003      	b.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d02:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003d06:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003d10:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003d14:	460b      	mov	r3, r1
 8003d16:	4313      	orrs	r3, r2
 8003d18:	d053      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003d22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d26:	d035      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003d28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d2c:	d82e      	bhi.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d2e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d32:	d031      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003d34:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d38:	d828      	bhi.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d3e:	d01a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003d40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d44:	d822      	bhi.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003d4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d4e:	d007      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003d50:	e01c      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d52:	4b32      	ldr	r3, [pc, #200]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d56:	4a31      	ldr	r2, [pc, #196]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d5e:	e01c      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d64:	3308      	adds	r3, #8
 8003d66:	2100      	movs	r1, #0
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f001 f8c5 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003d74:	e011      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d7a:	3328      	adds	r3, #40	@ 0x28
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f001 f96c 	bl	800505c <RCCEx_PLL3_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d8a:	e006      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d92:	e002      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003d94:	bf00      	nop
 8003d96:	e000      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003d98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10b      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003da2:	4b1e      	ldr	r3, [pc, #120]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003db2:	4a1a      	ldr	r2, [pc, #104]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db4:	430b      	orrs	r3, r1
 8003db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db8:	e003      	b.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dca:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003dce:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003dd8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4313      	orrs	r3, r2
 8003de0:	d056      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003dea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dee:	d038      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003df0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003df4:	d831      	bhi.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003df6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003dfa:	d034      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003dfc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e00:	d82b      	bhi.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e06:	d01d      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003e08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e0c:	d825      	bhi.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d006      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003e12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e16:	d00a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003e18:	e01f      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003e1a:	bf00      	nop
 8003e1c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e20:	4ba2      	ldr	r3, [pc, #648]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e24:	4aa1      	ldr	r2, [pc, #644]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e2c:	e01c      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e32:	3308      	adds	r3, #8
 8003e34:	2100      	movs	r1, #0
 8003e36:	4618      	mov	r0, r3
 8003e38:	f001 f85e 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e42:	e011      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e48:	3328      	adds	r3, #40	@ 0x28
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f001 f905 	bl	800505c <RCCEx_PLL3_Config>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e58:	e006      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e60:	e002      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003e62:	bf00      	nop
 8003e64:	e000      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003e66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10b      	bne.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003e70:	4b8e      	ldr	r3, [pc, #568]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e74:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e7c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003e80:	4a8a      	ldr	r2, [pc, #552]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e82:	430b      	orrs	r3, r1
 8003e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e86:	e003      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e98:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003e9c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003ea6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	d03a      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eb6:	2b30      	cmp	r3, #48	@ 0x30
 8003eb8:	d01f      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003eba:	2b30      	cmp	r3, #48	@ 0x30
 8003ebc:	d819      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	d00c      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003ec2:	2b20      	cmp	r3, #32
 8003ec4:	d815      	bhi.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d019      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003eca:	2b10      	cmp	r3, #16
 8003ecc:	d111      	bne.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ece:	4b77      	ldr	r3, [pc, #476]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed2:	4a76      	ldr	r2, [pc, #472]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003eda:	e011      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee0:	3308      	adds	r3, #8
 8003ee2:	2102      	movs	r1, #2
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f001 f807 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003eea:	4603      	mov	r3, r0
 8003eec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003ef0:	e006      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ef8:	e002      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003efa:	bf00      	nop
 8003efc:	e000      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003efe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10a      	bne.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003f08:	4b68      	ldr	r3, [pc, #416]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f16:	4a65      	ldr	r2, [pc, #404]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f1c:	e003      	b.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003f32:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003f36:	2300      	movs	r3, #0
 8003f38:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003f3c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003f40:	460b      	mov	r3, r1
 8003f42:	4313      	orrs	r3, r2
 8003f44:	d051      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f50:	d035      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003f52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f56:	d82e      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f58:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f5c:	d031      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003f5e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f62:	d828      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f68:	d01a      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003f6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f6e:	d822      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f78:	d007      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003f7a:	e01c      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f7c:	4b4b      	ldr	r3, [pc, #300]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	4a4a      	ldr	r2, [pc, #296]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003f88:	e01c      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	3308      	adds	r3, #8
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 ffb0 	bl	8004ef8 <RCCEx_PLL2_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003f9e:	e011      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	3328      	adds	r3, #40	@ 0x28
 8003fa6:	2100      	movs	r1, #0
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 f857 	bl	800505c <RCCEx_PLL3_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003fb4:	e006      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fbc:	e002      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003fc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d10a      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003fcc:	4b37      	ldr	r3, [pc, #220]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003fd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fda:	4a34      	ldr	r2, [pc, #208]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fe0:	e003      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003ff6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004000:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004004:	460b      	mov	r3, r1
 8004006:	4313      	orrs	r3, r2
 8004008:	d056      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800400a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004010:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004014:	d033      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004016:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800401a:	d82c      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800401c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004020:	d02f      	beq.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004022:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004026:	d826      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004028:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800402c:	d02b      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800402e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004032:	d820      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004034:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004038:	d012      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800403a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800403e:	d81a      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004040:	2b00      	cmp	r3, #0
 8004042:	d022      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004048:	d115      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800404a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404e:	3308      	adds	r3, #8
 8004050:	2101      	movs	r1, #1
 8004052:	4618      	mov	r0, r3
 8004054:	f000 ff50 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004058:	4603      	mov	r3, r0
 800405a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800405e:	e015      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	3328      	adds	r3, #40	@ 0x28
 8004066:	2101      	movs	r1, #1
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fff7 	bl	800505c <RCCEx_PLL3_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004074:	e00a      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800407c:	e006      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800407e:	bf00      	nop
 8004080:	e004      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004082:	bf00      	nop
 8004084:	e002      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004086:	bf00      	nop
 8004088:	e000      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800408a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800408c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10d      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004094:	4b05      	ldr	r3, [pc, #20]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004098:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800409c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040a2:	4a02      	ldr	r2, [pc, #8]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80040a8:	e006      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80040aa:	bf00      	nop
 80040ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80040b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80040c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80040c8:	2300      	movs	r3, #0
 80040ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80040ce:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4313      	orrs	r3, r2
 80040d6:	d055      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80040d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80040e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040e4:	d033      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80040e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040ea:	d82c      	bhi.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80040ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040f0:	d02f      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80040f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040f6:	d826      	bhi.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80040f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80040fc:	d02b      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80040fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004102:	d820      	bhi.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004104:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004108:	d012      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800410a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800410e:	d81a      	bhi.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004110:	2b00      	cmp	r3, #0
 8004112:	d022      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004118:	d115      	bne.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	3308      	adds	r3, #8
 8004120:	2101      	movs	r1, #1
 8004122:	4618      	mov	r0, r3
 8004124:	f000 fee8 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004128:	4603      	mov	r3, r0
 800412a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800412e:	e015      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004134:	3328      	adds	r3, #40	@ 0x28
 8004136:	2101      	movs	r1, #1
 8004138:	4618      	mov	r0, r3
 800413a:	f000 ff8f 	bl	800505c <RCCEx_PLL3_Config>
 800413e:	4603      	mov	r3, r0
 8004140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004144:	e00a      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800414c:	e006      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800414e:	bf00      	nop
 8004150:	e004      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004152:	bf00      	nop
 8004154:	e002      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004156:	bf00      	nop
 8004158:	e000      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800415a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800415c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10b      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004164:	4ba3      	ldr	r3, [pc, #652]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004168:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800416c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004170:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004174:	4a9f      	ldr	r2, [pc, #636]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004176:	430b      	orrs	r3, r1
 8004178:	6593      	str	r3, [r2, #88]	@ 0x58
 800417a:	e003      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004180:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004190:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004194:	2300      	movs	r3, #0
 8004196:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800419a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800419e:	460b      	mov	r3, r1
 80041a0:	4313      	orrs	r3, r2
 80041a2:	d037      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041ae:	d00e      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80041b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041b4:	d816      	bhi.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d018      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x708>
 80041ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041be:	d111      	bne.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041c0:	4b8c      	ldr	r3, [pc, #560]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c4:	4a8b      	ldr	r2, [pc, #556]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80041cc:	e00f      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	3308      	adds	r3, #8
 80041d4:	2101      	movs	r1, #1
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fe8e 	bl	8004ef8 <RCCEx_PLL2_Config>
 80041dc:	4603      	mov	r3, r0
 80041de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80041e2:	e004      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ea:	e000      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80041ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10a      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80041f6:	4b7f      	ldr	r3, [pc, #508]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004204:	4a7b      	ldr	r2, [pc, #492]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004206:	430b      	orrs	r3, r1
 8004208:	6513      	str	r3, [r2, #80]	@ 0x50
 800420a:	e003      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004220:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004224:	2300      	movs	r3, #0
 8004226:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800422a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800422e:	460b      	mov	r3, r1
 8004230:	4313      	orrs	r3, r2
 8004232:	d039      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800423a:	2b03      	cmp	r3, #3
 800423c:	d81c      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800423e:	a201      	add	r2, pc, #4	@ (adr r2, 8004244 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004244:	08004281 	.word	0x08004281
 8004248:	08004255 	.word	0x08004255
 800424c:	08004263 	.word	0x08004263
 8004250:	08004281 	.word	0x08004281
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004254:	4b67      	ldr	r3, [pc, #412]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004258:	4a66      	ldr	r2, [pc, #408]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800425a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800425e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004260:	e00f      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	3308      	adds	r3, #8
 8004268:	2102      	movs	r1, #2
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fe44 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004270:	4603      	mov	r3, r0
 8004272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004276:	e004      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800427e:	e000      	b.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004280:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10a      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800428a:	4b5a      	ldr	r3, [pc, #360]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800428c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800428e:	f023 0103 	bic.w	r1, r3, #3
 8004292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004298:	4a56      	ldr	r2, [pc, #344]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800429a:	430b      	orrs	r3, r1
 800429c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800429e:	e003      	b.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80042b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042b8:	2300      	movs	r3, #0
 80042ba:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80042be:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80042c2:	460b      	mov	r3, r1
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f000 809f 	beq.w	8004408 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042ca:	4b4b      	ldr	r3, [pc, #300]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a4a      	ldr	r2, [pc, #296]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042d6:	f7fc fe4b 	bl	8000f70 <HAL_GetTick>
 80042da:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042de:	e00b      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e0:	f7fc fe46 	bl	8000f70 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b64      	cmp	r3, #100	@ 0x64
 80042ee:	d903      	bls.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f6:	e005      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042f8:	4b3f      	ldr	r3, [pc, #252]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0ed      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004308:	2b00      	cmp	r3, #0
 800430a:	d179      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800430c:	4b39      	ldr	r3, [pc, #228]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800430e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004314:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004318:	4053      	eors	r3, r2
 800431a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800431e:	2b00      	cmp	r3, #0
 8004320:	d015      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004322:	4b34      	ldr	r3, [pc, #208]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004326:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800432a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800432e:	4b31      	ldr	r3, [pc, #196]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004332:	4a30      	ldr	r2, [pc, #192]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004338:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800433a:	4b2e      	ldr	r3, [pc, #184]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800433c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800433e:	4a2d      	ldr	r2, [pc, #180]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004340:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004344:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004346:	4a2b      	ldr	r2, [pc, #172]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004348:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800434c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800434e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004352:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004356:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800435a:	d118      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fc fe08 	bl	8000f70 <HAL_GetTick>
 8004360:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004364:	e00d      	b.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004366:	f7fc fe03 	bl	8000f70 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004370:	1ad2      	subs	r2, r2, r3
 8004372:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004376:	429a      	cmp	r2, r3
 8004378:	d903      	bls.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004380:	e005      	b.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004382:	4b1c      	ldr	r3, [pc, #112]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d0eb      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800438e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004392:	2b00      	cmp	r3, #0
 8004394:	d129      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800439e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043a6:	d10e      	bne.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80043a8:	4b12      	ldr	r3, [pc, #72]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043b8:	091a      	lsrs	r2, r3, #4
 80043ba:	4b10      	ldr	r3, [pc, #64]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80043bc:	4013      	ands	r3, r2
 80043be:	4a0d      	ldr	r2, [pc, #52]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043c0:	430b      	orrs	r3, r1
 80043c2:	6113      	str	r3, [r2, #16]
 80043c4:	e005      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80043c6:	4b0b      	ldr	r3, [pc, #44]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	4a0a      	ldr	r2, [pc, #40]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80043d0:	6113      	str	r3, [r2, #16]
 80043d2:	4b08      	ldr	r3, [pc, #32]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043d4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80043d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80043de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e2:	4a04      	ldr	r2, [pc, #16]	@ (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043e4:	430b      	orrs	r3, r1
 80043e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80043e8:	e00e      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80043f2:	e009      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80043f4:	58024400 	.word	0x58024400
 80043f8:	58024800 	.word	0x58024800
 80043fc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004404:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f002 0301 	and.w	r3, r2, #1
 8004414:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004418:	2300      	movs	r3, #0
 800441a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800441e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004422:	460b      	mov	r3, r1
 8004424:	4313      	orrs	r3, r2
 8004426:	f000 8089 	beq.w	800453c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800442a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004430:	2b28      	cmp	r3, #40	@ 0x28
 8004432:	d86b      	bhi.n	800450c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004434:	a201      	add	r2, pc, #4	@ (adr r2, 800443c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800443a:	bf00      	nop
 800443c:	08004515 	.word	0x08004515
 8004440:	0800450d 	.word	0x0800450d
 8004444:	0800450d 	.word	0x0800450d
 8004448:	0800450d 	.word	0x0800450d
 800444c:	0800450d 	.word	0x0800450d
 8004450:	0800450d 	.word	0x0800450d
 8004454:	0800450d 	.word	0x0800450d
 8004458:	0800450d 	.word	0x0800450d
 800445c:	080044e1 	.word	0x080044e1
 8004460:	0800450d 	.word	0x0800450d
 8004464:	0800450d 	.word	0x0800450d
 8004468:	0800450d 	.word	0x0800450d
 800446c:	0800450d 	.word	0x0800450d
 8004470:	0800450d 	.word	0x0800450d
 8004474:	0800450d 	.word	0x0800450d
 8004478:	0800450d 	.word	0x0800450d
 800447c:	080044f7 	.word	0x080044f7
 8004480:	0800450d 	.word	0x0800450d
 8004484:	0800450d 	.word	0x0800450d
 8004488:	0800450d 	.word	0x0800450d
 800448c:	0800450d 	.word	0x0800450d
 8004490:	0800450d 	.word	0x0800450d
 8004494:	0800450d 	.word	0x0800450d
 8004498:	0800450d 	.word	0x0800450d
 800449c:	08004515 	.word	0x08004515
 80044a0:	0800450d 	.word	0x0800450d
 80044a4:	0800450d 	.word	0x0800450d
 80044a8:	0800450d 	.word	0x0800450d
 80044ac:	0800450d 	.word	0x0800450d
 80044b0:	0800450d 	.word	0x0800450d
 80044b4:	0800450d 	.word	0x0800450d
 80044b8:	0800450d 	.word	0x0800450d
 80044bc:	08004515 	.word	0x08004515
 80044c0:	0800450d 	.word	0x0800450d
 80044c4:	0800450d 	.word	0x0800450d
 80044c8:	0800450d 	.word	0x0800450d
 80044cc:	0800450d 	.word	0x0800450d
 80044d0:	0800450d 	.word	0x0800450d
 80044d4:	0800450d 	.word	0x0800450d
 80044d8:	0800450d 	.word	0x0800450d
 80044dc:	08004515 	.word	0x08004515
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e4:	3308      	adds	r3, #8
 80044e6:	2101      	movs	r1, #1
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 fd05 	bl	8004ef8 <RCCEx_PLL2_Config>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80044f4:	e00f      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044fa:	3328      	adds	r3, #40	@ 0x28
 80044fc:	2101      	movs	r1, #1
 80044fe:	4618      	mov	r0, r3
 8004500:	f000 fdac 	bl	800505c <RCCEx_PLL3_Config>
 8004504:	4603      	mov	r3, r0
 8004506:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800450a:	e004      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004512:	e000      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10a      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800451e:	4bbf      	ldr	r3, [pc, #764]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004522:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800452c:	4abb      	ldr	r2, [pc, #748]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800452e:	430b      	orrs	r3, r1
 8004530:	6553      	str	r3, [r2, #84]	@ 0x54
 8004532:	e003      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004538:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800453c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004544:	f002 0302 	and.w	r3, r2, #2
 8004548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800454c:	2300      	movs	r3, #0
 800454e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004552:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004556:	460b      	mov	r3, r1
 8004558:	4313      	orrs	r3, r2
 800455a:	d041      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004562:	2b05      	cmp	r3, #5
 8004564:	d824      	bhi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004566:	a201      	add	r2, pc, #4	@ (adr r2, 800456c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800456c:	080045b9 	.word	0x080045b9
 8004570:	08004585 	.word	0x08004585
 8004574:	0800459b 	.word	0x0800459b
 8004578:	080045b9 	.word	0x080045b9
 800457c:	080045b9 	.word	0x080045b9
 8004580:	080045b9 	.word	0x080045b9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004588:	3308      	adds	r3, #8
 800458a:	2101      	movs	r1, #1
 800458c:	4618      	mov	r0, r3
 800458e:	f000 fcb3 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004592:	4603      	mov	r3, r0
 8004594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004598:	e00f      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800459a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459e:	3328      	adds	r3, #40	@ 0x28
 80045a0:	2101      	movs	r1, #1
 80045a2:	4618      	mov	r0, r3
 80045a4:	f000 fd5a 	bl	800505c <RCCEx_PLL3_Config>
 80045a8:	4603      	mov	r3, r0
 80045aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80045ae:	e004      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045b6:	e000      	b.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80045b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10a      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80045c2:	4b96      	ldr	r3, [pc, #600]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c6:	f023 0107 	bic.w	r1, r3, #7
 80045ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045d0:	4a92      	ldr	r2, [pc, #584]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80045d2:	430b      	orrs	r3, r1
 80045d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80045d6:	e003      	b.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045e8:	f002 0304 	and.w	r3, r2, #4
 80045ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045f0:	2300      	movs	r3, #0
 80045f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045f6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80045fa:	460b      	mov	r3, r1
 80045fc:	4313      	orrs	r3, r2
 80045fe:	d044      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004608:	2b05      	cmp	r3, #5
 800460a:	d825      	bhi.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800460c:	a201      	add	r2, pc, #4	@ (adr r2, 8004614 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800460e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004612:	bf00      	nop
 8004614:	08004661 	.word	0x08004661
 8004618:	0800462d 	.word	0x0800462d
 800461c:	08004643 	.word	0x08004643
 8004620:	08004661 	.word	0x08004661
 8004624:	08004661 	.word	0x08004661
 8004628:	08004661 	.word	0x08004661
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800462c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004630:	3308      	adds	r3, #8
 8004632:	2101      	movs	r1, #1
 8004634:	4618      	mov	r0, r3
 8004636:	f000 fc5f 	bl	8004ef8 <RCCEx_PLL2_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004640:	e00f      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004646:	3328      	adds	r3, #40	@ 0x28
 8004648:	2101      	movs	r1, #1
 800464a:	4618      	mov	r0, r3
 800464c:	f000 fd06 	bl	800505c <RCCEx_PLL3_Config>
 8004650:	4603      	mov	r3, r0
 8004652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004656:	e004      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800465e:	e000      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800466a:	4b6c      	ldr	r3, [pc, #432]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	f023 0107 	bic.w	r1, r3, #7
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800467a:	4a68      	ldr	r2, [pc, #416]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800467c:	430b      	orrs	r3, r1
 800467e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004680:	e003      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	f002 0320 	and.w	r3, r2, #32
 8004696:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800469a:	2300      	movs	r3, #0
 800469c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80046a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046a4:	460b      	mov	r3, r1
 80046a6:	4313      	orrs	r3, r2
 80046a8:	d055      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80046aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046b6:	d033      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80046b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046bc:	d82c      	bhi.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c2:	d02f      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80046c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c8:	d826      	bhi.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046ce:	d02b      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80046d0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80046d4:	d820      	bhi.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046da:	d012      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80046dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046e0:	d81a      	bhi.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d022      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80046e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046ea:	d115      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f0:	3308      	adds	r3, #8
 80046f2:	2100      	movs	r1, #0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f000 fbff 	bl	8004ef8 <RCCEx_PLL2_Config>
 80046fa:	4603      	mov	r3, r0
 80046fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004700:	e015      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004706:	3328      	adds	r3, #40	@ 0x28
 8004708:	2102      	movs	r1, #2
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fca6 	bl	800505c <RCCEx_PLL3_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004716:	e00a      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800471e:	e006      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004720:	bf00      	nop
 8004722:	e004      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004724:	bf00      	nop
 8004726:	e002      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004728:	bf00      	nop
 800472a:	e000      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800472c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800472e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10b      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004736:	4b39      	ldr	r3, [pc, #228]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004746:	4a35      	ldr	r2, [pc, #212]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004748:	430b      	orrs	r3, r1
 800474a:	6553      	str	r3, [r2, #84]	@ 0x54
 800474c:	e003      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004766:	2300      	movs	r3, #0
 8004768:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800476c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004770:	460b      	mov	r3, r1
 8004772:	4313      	orrs	r3, r2
 8004774:	d058      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800477e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004782:	d033      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004784:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004788:	d82c      	bhi.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800478a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478e:	d02f      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004790:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004794:	d826      	bhi.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004796:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800479a:	d02b      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800479c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047a0:	d820      	bhi.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80047a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047a6:	d012      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80047a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ac:	d81a      	bhi.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d022      	beq.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80047b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047b6:	d115      	bne.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047bc:	3308      	adds	r3, #8
 80047be:	2100      	movs	r1, #0
 80047c0:	4618      	mov	r0, r3
 80047c2:	f000 fb99 	bl	8004ef8 <RCCEx_PLL2_Config>
 80047c6:	4603      	mov	r3, r0
 80047c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80047cc:	e015      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d2:	3328      	adds	r3, #40	@ 0x28
 80047d4:	2102      	movs	r1, #2
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 fc40 	bl	800505c <RCCEx_PLL3_Config>
 80047dc:	4603      	mov	r3, r0
 80047de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80047e2:	e00a      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047ea:	e006      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047ec:	bf00      	nop
 80047ee:	e004      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047f0:	bf00      	nop
 80047f2:	e002      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047f4:	bf00      	nop
 80047f6:	e000      	b.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80047f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10e      	bne.n	8004820 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004802:	4b06      	ldr	r3, [pc, #24]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004806:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800480a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004812:	4a02      	ldr	r2, [pc, #8]	@ (800481c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004814:	430b      	orrs	r3, r1
 8004816:	6593      	str	r3, [r2, #88]	@ 0x58
 8004818:	e006      	b.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800481a:	bf00      	nop
 800481c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004830:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004834:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004838:	2300      	movs	r3, #0
 800483a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800483e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004842:	460b      	mov	r3, r1
 8004844:	4313      	orrs	r3, r2
 8004846:	d055      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004850:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004854:	d033      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004856:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800485a:	d82c      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800485c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004860:	d02f      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004862:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004866:	d826      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004868:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800486c:	d02b      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800486e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004872:	d820      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004878:	d012      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800487a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800487e:	d81a      	bhi.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004880:	2b00      	cmp	r3, #0
 8004882:	d022      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004884:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004888:	d115      	bne.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800488a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488e:	3308      	adds	r3, #8
 8004890:	2100      	movs	r1, #0
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fb30 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004898:	4603      	mov	r3, r0
 800489a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800489e:	e015      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a4:	3328      	adds	r3, #40	@ 0x28
 80048a6:	2102      	movs	r1, #2
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fbd7 	bl	800505c <RCCEx_PLL3_Config>
 80048ae:	4603      	mov	r3, r0
 80048b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80048b4:	e00a      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048bc:	e006      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048be:	bf00      	nop
 80048c0:	e004      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048c2:	bf00      	nop
 80048c4:	e002      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048c6:	bf00      	nop
 80048c8:	e000      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80048ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10b      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80048d4:	4ba1      	ldr	r3, [pc, #644]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048e4:	4a9d      	ldr	r2, [pc, #628]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048e6:	430b      	orrs	r3, r1
 80048e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80048ea:	e003      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80048f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f002 0308 	and.w	r3, r2, #8
 8004900:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004904:	2300      	movs	r3, #0
 8004906:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800490a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800490e:	460b      	mov	r3, r1
 8004910:	4313      	orrs	r3, r2
 8004912:	d01e      	beq.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004918:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800491c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004920:	d10c      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	3328      	adds	r3, #40	@ 0x28
 8004928:	2102      	movs	r1, #2
 800492a:	4618      	mov	r0, r3
 800492c:	f000 fb96 	bl	800505c <RCCEx_PLL3_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800493c:	4b87      	ldr	r3, [pc, #540]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800493e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004940:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004948:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800494c:	4a83      	ldr	r2, [pc, #524]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800494e:	430b      	orrs	r3, r1
 8004950:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800495a:	f002 0310 	and.w	r3, r2, #16
 800495e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004962:	2300      	movs	r3, #0
 8004964:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004968:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800496c:	460b      	mov	r3, r1
 800496e:	4313      	orrs	r3, r2
 8004970:	d01e      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004972:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800497a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800497e:	d10c      	bne.n	800499a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004984:	3328      	adds	r3, #40	@ 0x28
 8004986:	2102      	movs	r1, #2
 8004988:	4618      	mov	r0, r3
 800498a:	f000 fb67 	bl	800505c <RCCEx_PLL3_Config>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d002      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800499a:	4b70      	ldr	r3, [pc, #448]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800499c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800499e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80049a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049aa:	4a6c      	ldr	r2, [pc, #432]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049ac:	430b      	orrs	r3, r1
 80049ae:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80049bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049c0:	2300      	movs	r3, #0
 80049c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049c6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80049ca:	460b      	mov	r3, r1
 80049cc:	4313      	orrs	r3, r2
 80049ce:	d03e      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80049d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049dc:	d022      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80049de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049e2:	d81b      	bhi.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80049e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049ec:	d00b      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80049ee:	e015      	b.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f4:	3308      	adds	r3, #8
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fa7d 	bl	8004ef8 <RCCEx_PLL2_Config>
 80049fe:	4603      	mov	r3, r0
 8004a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a04:	e00f      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0a:	3328      	adds	r3, #40	@ 0x28
 8004a0c:	2102      	movs	r1, #2
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fb24 	bl	800505c <RCCEx_PLL3_Config>
 8004a14:	4603      	mov	r3, r0
 8004a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a1a:	e004      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a22:	e000      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004a24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10b      	bne.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a32:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a3e:	4a47      	ldr	r2, [pc, #284]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a40:	430b      	orrs	r3, r1
 8004a42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a44:	e003      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a56:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004a5a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a60:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004a64:	460b      	mov	r3, r1
 8004a66:	4313      	orrs	r3, r2
 8004a68:	d03b      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a76:	d01f      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004a78:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a7c:	d818      	bhi.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004a7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a82:	d003      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004a84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a88:	d007      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004a8a:	e011      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a8c:	4b33      	ldr	r3, [pc, #204]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a90:	4a32      	ldr	r2, [pc, #200]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004a98:	e00f      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9e:	3328      	adds	r3, #40	@ 0x28
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fada 	bl	800505c <RCCEx_PLL3_Config>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004aae:	e004      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ab6:	e000      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004ab8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10b      	bne.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ac2:	4b26      	ldr	r3, [pc, #152]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad2:	4a22      	ldr	r2, [pc, #136]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ad4:	430b      	orrs	r3, r1
 8004ad6:	6553      	str	r3, [r2, #84]	@ 0x54
 8004ad8:	e003      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ade:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aea:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004aee:	673b      	str	r3, [r7, #112]	@ 0x70
 8004af0:	2300      	movs	r3, #0
 8004af2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004af4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004af8:	460b      	mov	r3, r1
 8004afa:	4313      	orrs	r3, r2
 8004afc:	d034      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004b08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0c:	d007      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004b0e:	e011      	b.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b10:	4b12      	ldr	r3, [pc, #72]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b14:	4a11      	ldr	r2, [pc, #68]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b1c:	e00e      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b22:	3308      	adds	r3, #8
 8004b24:	2102      	movs	r1, #2
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 f9e6 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b32:	e003      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10d      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004b44:	4b05      	ldr	r3, [pc, #20]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b48:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b52:	4a02      	ldr	r2, [pc, #8]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b54:	430b      	orrs	r3, r1
 8004b56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b58:	e006      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004b5a:	bf00      	nop
 8004b5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004b74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b76:	2300      	movs	r3, #0
 8004b78:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b7a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4313      	orrs	r3, r2
 8004b82:	d00c      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b88:	3328      	adds	r3, #40	@ 0x28
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f000 fa65 	bl	800505c <RCCEx_PLL3_Config>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004baa:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bac:	2300      	movs	r3, #0
 8004bae:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bb0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	d038      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bc6:	d018      	beq.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004bc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bcc:	d811      	bhi.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004bce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bd2:	d014      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bd8:	d80b      	bhi.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d011      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004be2:	d106      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be4:	4bc3      	ldr	r3, [pc, #780]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	4ac2      	ldr	r2, [pc, #776]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004bf0:	e008      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bf8:	e004      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004bfa:	bf00      	nop
 8004bfc:	e002      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004bfe:	bf00      	nop
 8004c00:	e000      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10b      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c0c:	4bb9      	ldr	r3, [pc, #740]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c10:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c1c:	4ab5      	ldr	r2, [pc, #724]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c1e:	430b      	orrs	r3, r1
 8004c20:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c22:	e003      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c34:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004c38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c3e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004c42:	460b      	mov	r3, r1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	d009      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c48:	4baa      	ldr	r3, [pc, #680]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c56:	4aa7      	ldr	r2, [pc, #668]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c58:	430b      	orrs	r3, r1
 8004c5a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c64:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004c68:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c6e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004c72:	460b      	mov	r3, r1
 8004c74:	4313      	orrs	r3, r2
 8004c76:	d00a      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004c78:	4b9e      	ldr	r3, [pc, #632]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c84:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004c88:	4a9a      	ldr	r2, [pc, #616]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c96:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	d009      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004caa:	4b92      	ldr	r3, [pc, #584]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cae:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004cb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	4a8e      	ldr	r2, [pc, #568]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cba:	430b      	orrs	r3, r1
 8004cbc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004cca:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ccc:	2300      	movs	r3, #0
 8004cce:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cd0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	d00e      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004cda:	4b86      	ldr	r3, [pc, #536]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	4a85      	ldr	r2, [pc, #532]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ce0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ce4:	6113      	str	r3, [r2, #16]
 8004ce6:	4b83      	ldr	r3, [pc, #524]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ce8:	6919      	ldr	r1, [r3, #16]
 8004cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004cf2:	4a80      	ldr	r2, [pc, #512]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d00:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d04:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d06:	2300      	movs	r3, #0
 8004d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d0a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4313      	orrs	r3, r2
 8004d12:	d009      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d14:	4b77      	ldr	r3, [pc, #476]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d18:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d22:	4a74      	ldr	r2, [pc, #464]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d24:	430b      	orrs	r3, r1
 8004d26:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d30:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004d34:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d36:	2300      	movs	r3, #0
 8004d38:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d3a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4313      	orrs	r3, r2
 8004d42:	d00a      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d44:	4b6b      	ldr	r3, [pc, #428]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d48:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d54:	4a67      	ldr	r2, [pc, #412]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d56:	430b      	orrs	r3, r1
 8004d58:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	2100      	movs	r1, #0
 8004d64:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d6c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004d70:	460b      	mov	r3, r1
 8004d72:	4313      	orrs	r3, r2
 8004d74:	d011      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	3308      	adds	r3, #8
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f8ba 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004d84:	4603      	mov	r3, r0
 8004d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da2:	2100      	movs	r1, #0
 8004da4:	6239      	str	r1, [r7, #32]
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dac:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004db0:	460b      	mov	r3, r1
 8004db2:	4313      	orrs	r3, r2
 8004db4:	d011      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dba:	3308      	adds	r3, #8
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 f89a 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de2:	2100      	movs	r1, #0
 8004de4:	61b9      	str	r1, [r7, #24]
 8004de6:	f003 0304 	and.w	r3, r3, #4
 8004dea:	61fb      	str	r3, [r7, #28]
 8004dec:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004df0:	460b      	mov	r3, r1
 8004df2:	4313      	orrs	r3, r2
 8004df4:	d011      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfa:	3308      	adds	r3, #8
 8004dfc:	2102      	movs	r1, #2
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 f87a 	bl	8004ef8 <RCCEx_PLL2_Config>
 8004e04:	4603      	mov	r3, r0
 8004e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d003      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e22:	2100      	movs	r1, #0
 8004e24:	6139      	str	r1, [r7, #16]
 8004e26:	f003 0308 	and.w	r3, r3, #8
 8004e2a:	617b      	str	r3, [r7, #20]
 8004e2c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e30:	460b      	mov	r3, r1
 8004e32:	4313      	orrs	r3, r2
 8004e34:	d011      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e3a:	3328      	adds	r3, #40	@ 0x28
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f000 f90c 	bl	800505c <RCCEx_PLL3_Config>
 8004e44:	4603      	mov	r3, r0
 8004e46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004e4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d003      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e62:	2100      	movs	r1, #0
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	f003 0310 	and.w	r3, r3, #16
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004e70:	460b      	mov	r3, r1
 8004e72:	4313      	orrs	r3, r2
 8004e74:	d011      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	3328      	adds	r3, #40	@ 0x28
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 f8ec 	bl	800505c <RCCEx_PLL3_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	6039      	str	r1, [r7, #0]
 8004ea6:	f003 0320 	and.w	r3, r3, #32
 8004eaa:	607b      	str	r3, [r7, #4]
 8004eac:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	d011      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eba:	3328      	adds	r3, #40	@ 0x28
 8004ebc:	2102      	movs	r1, #2
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 f8cc 	bl	800505c <RCCEx_PLL3_Config>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004eda:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	e000      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ef4:	58024400 	.word	0x58024400

08004ef8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f06:	4b53      	ldr	r3, [pc, #332]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	2b03      	cmp	r3, #3
 8004f10:	d101      	bne.n	8004f16 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e099      	b.n	800504a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f16:	4b4f      	ldr	r3, [pc, #316]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a4e      	ldr	r2, [pc, #312]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f1c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f22:	f7fc f825 	bl	8000f70 <HAL_GetTick>
 8004f26:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f28:	e008      	b.n	8004f3c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f2a:	f7fc f821 	bl	8000f70 <HAL_GetTick>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d901      	bls.n	8004f3c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e086      	b.n	800504a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f3c:	4b45      	ldr	r3, [pc, #276]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1f0      	bne.n	8004f2a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f48:	4b42      	ldr	r3, [pc, #264]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f4c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	031b      	lsls	r3, r3, #12
 8004f56:	493f      	ldr	r1, [pc, #252]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	3b01      	subs	r3, #1
 8004f62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	025b      	lsls	r3, r3, #9
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	431a      	orrs	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	3b01      	subs	r3, #1
 8004f78:	041b      	lsls	r3, r3, #16
 8004f7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	3b01      	subs	r3, #1
 8004f86:	061b      	lsls	r3, r3, #24
 8004f88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f8c:	4931      	ldr	r1, [pc, #196]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004f92:	4b30      	ldr	r3, [pc, #192]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	492d      	ldr	r1, [pc, #180]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa8:	f023 0220 	bic.w	r2, r3, #32
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	4928      	ldr	r1, [pc, #160]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004fb6:	4b27      	ldr	r3, [pc, #156]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fba:	4a26      	ldr	r2, [pc, #152]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fbc:	f023 0310 	bic.w	r3, r3, #16
 8004fc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004fc2:	4b24      	ldr	r3, [pc, #144]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fc4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fc6:	4b24      	ldr	r3, [pc, #144]	@ (8005058 <RCCEx_PLL2_Config+0x160>)
 8004fc8:	4013      	ands	r3, r2
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	69d2      	ldr	r2, [r2, #28]
 8004fce:	00d2      	lsls	r2, r2, #3
 8004fd0:	4920      	ldr	r1, [pc, #128]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fda:	4a1e      	ldr	r2, [pc, #120]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fdc:	f043 0310 	orr.w	r3, r3, #16
 8004fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d106      	bne.n	8004ff6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fec:	4a19      	ldr	r2, [pc, #100]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004fee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ff4:	e00f      	b.n	8005016 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d106      	bne.n	800500a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ffc:	4b15      	ldr	r3, [pc, #84]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	4a14      	ldr	r2, [pc, #80]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8005002:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005006:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005008:	e005      	b.n	8005016 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800500a:	4b12      	ldr	r3, [pc, #72]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 800500c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500e:	4a11      	ldr	r2, [pc, #68]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8005010:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005014:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005016:	4b0f      	ldr	r3, [pc, #60]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a0e      	ldr	r2, [pc, #56]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 800501c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005020:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005022:	f7fb ffa5 	bl	8000f70 <HAL_GetTick>
 8005026:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005028:	e008      	b.n	800503c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800502a:	f7fb ffa1 	bl	8000f70 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	2b02      	cmp	r3, #2
 8005036:	d901      	bls.n	800503c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005038:	2303      	movs	r3, #3
 800503a:	e006      	b.n	800504a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800503c:	4b05      	ldr	r3, [pc, #20]	@ (8005054 <RCCEx_PLL2_Config+0x15c>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d0f0      	beq.n	800502a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005048:	7bfb      	ldrb	r3, [r7, #15]
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	58024400 	.word	0x58024400
 8005058:	ffff0007 	.word	0xffff0007

0800505c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005066:	2300      	movs	r3, #0
 8005068:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800506a:	4b53      	ldr	r3, [pc, #332]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800506c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800506e:	f003 0303 	and.w	r3, r3, #3
 8005072:	2b03      	cmp	r3, #3
 8005074:	d101      	bne.n	800507a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e099      	b.n	80051ae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800507a:	4b4f      	ldr	r3, [pc, #316]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a4e      	ldr	r2, [pc, #312]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005080:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005084:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005086:	f7fb ff73 	bl	8000f70 <HAL_GetTick>
 800508a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800508c:	e008      	b.n	80050a0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800508e:	f7fb ff6f 	bl	8000f70 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	2b02      	cmp	r3, #2
 800509a:	d901      	bls.n	80050a0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e086      	b.n	80051ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050a0:	4b45      	ldr	r3, [pc, #276]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1f0      	bne.n	800508e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050ac:	4b42      	ldr	r3, [pc, #264]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80050ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	051b      	lsls	r3, r3, #20
 80050ba:	493f      	ldr	r1, [pc, #252]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	628b      	str	r3, [r1, #40]	@ 0x28
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	3b01      	subs	r3, #1
 80050c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	025b      	lsls	r3, r3, #9
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	3b01      	subs	r3, #1
 80050dc:	041b      	lsls	r3, r3, #16
 80050de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	3b01      	subs	r3, #1
 80050ea:	061b      	lsls	r3, r3, #24
 80050ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050f0:	4931      	ldr	r1, [pc, #196]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80050f6:	4b30      	ldr	r3, [pc, #192]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	492d      	ldr	r1, [pc, #180]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005104:	4313      	orrs	r3, r2
 8005106:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005108:	4b2b      	ldr	r3, [pc, #172]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	4928      	ldr	r1, [pc, #160]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005116:	4313      	orrs	r3, r2
 8005118:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800511a:	4b27      	ldr	r3, [pc, #156]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800511c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511e:	4a26      	ldr	r2, [pc, #152]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005124:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005126:	4b24      	ldr	r3, [pc, #144]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005128:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800512a:	4b24      	ldr	r3, [pc, #144]	@ (80051bc <RCCEx_PLL3_Config+0x160>)
 800512c:	4013      	ands	r3, r2
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	69d2      	ldr	r2, [r2, #28]
 8005132:	00d2      	lsls	r2, r2, #3
 8005134:	4920      	ldr	r1, [pc, #128]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005136:	4313      	orrs	r3, r2
 8005138:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800513a:	4b1f      	ldr	r3, [pc, #124]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800513c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513e:	4a1e      	ldr	r2, [pc, #120]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005144:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d106      	bne.n	800515a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800514c:	4b1a      	ldr	r3, [pc, #104]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800514e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005150:	4a19      	ldr	r2, [pc, #100]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005152:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005156:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005158:	e00f      	b.n	800517a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d106      	bne.n	800516e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005160:	4b15      	ldr	r3, [pc, #84]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005164:	4a14      	ldr	r2, [pc, #80]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005166:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800516a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800516c:	e005      	b.n	800517a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800516e:	4b12      	ldr	r3, [pc, #72]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005172:	4a11      	ldr	r2, [pc, #68]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005174:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005178:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800517a:	4b0f      	ldr	r3, [pc, #60]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a0e      	ldr	r2, [pc, #56]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 8005180:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005184:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005186:	f7fb fef3 	bl	8000f70 <HAL_GetTick>
 800518a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800518c:	e008      	b.n	80051a0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800518e:	f7fb feef 	bl	8000f70 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b02      	cmp	r3, #2
 800519a:	d901      	bls.n	80051a0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e006      	b.n	80051ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051a0:	4b05      	ldr	r3, [pc, #20]	@ (80051b8 <RCCEx_PLL3_Config+0x15c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0f0      	beq.n	800518e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3710      	adds	r7, #16
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	58024400 	.word	0x58024400
 80051bc:	ffff0007 	.word	0xffff0007

080051c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d101      	bne.n	80051d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e10f      	b.n	80053f2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a87      	ldr	r2, [pc, #540]	@ (80053fc <HAL_SPI_Init+0x23c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d00f      	beq.n	8005202 <HAL_SPI_Init+0x42>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a86      	ldr	r2, [pc, #536]	@ (8005400 <HAL_SPI_Init+0x240>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00a      	beq.n	8005202 <HAL_SPI_Init+0x42>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a84      	ldr	r2, [pc, #528]	@ (8005404 <HAL_SPI_Init+0x244>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d005      	beq.n	8005202 <HAL_SPI_Init+0x42>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	2b0f      	cmp	r3, #15
 80051fc:	d901      	bls.n	8005202 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e0f7      	b.n	80053f2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fe2e 	bl	8005e64 <SPI_GetPacketSize>
 8005208:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a7b      	ldr	r2, [pc, #492]	@ (80053fc <HAL_SPI_Init+0x23c>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00c      	beq.n	800522e <HAL_SPI_Init+0x6e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a79      	ldr	r2, [pc, #484]	@ (8005400 <HAL_SPI_Init+0x240>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d007      	beq.n	800522e <HAL_SPI_Init+0x6e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a78      	ldr	r2, [pc, #480]	@ (8005404 <HAL_SPI_Init+0x244>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d002      	beq.n	800522e <HAL_SPI_Init+0x6e>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b08      	cmp	r3, #8
 800522c:	d811      	bhi.n	8005252 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005232:	4a72      	ldr	r2, [pc, #456]	@ (80053fc <HAL_SPI_Init+0x23c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a70      	ldr	r2, [pc, #448]	@ (8005400 <HAL_SPI_Init+0x240>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <HAL_SPI_Init+0x8c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a6f      	ldr	r2, [pc, #444]	@ (8005404 <HAL_SPI_Init+0x244>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d104      	bne.n	8005256 <HAL_SPI_Init+0x96>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b10      	cmp	r3, #16
 8005250:	d901      	bls.n	8005256 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e0cd      	b.n	80053f2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fb fb94 	bl	8000998 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 0201 	bic.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005292:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800529c:	d119      	bne.n	80052d2 <HAL_SPI_Init+0x112>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052a6:	d103      	bne.n	80052b0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d008      	beq.n	80052c2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d10c      	bne.n	80052d2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052c0:	d107      	bne.n	80052d2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681a      	ldr	r2, [r3, #0]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80052d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00f      	beq.n	80052fe <HAL_SPI_Init+0x13e>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	2b06      	cmp	r3, #6
 80052e4:	d90b      	bls.n	80052fe <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	601a      	str	r2, [r3, #0]
 80052fc:	e007      	b.n	800530e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800530c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	69da      	ldr	r2, [r3, #28]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005316:	431a      	orrs	r2, r3
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005320:	ea42 0103 	orr.w	r1, r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	431a      	orrs	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	431a      	orrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	431a      	orrs	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005362:	431a      	orrs	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	431a      	orrs	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800536e:	ea42 0103 	orr.w	r1, r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d113      	bne.n	80053ae <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005398:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053ac:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 0201 	bic.w	r2, r2, #1
 80053bc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	430a      	orrs	r2, r1
 80053de:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	40013000 	.word	0x40013000
 8005400:	40003800 	.word	0x40003800
 8005404:	40003c00 	.word	0x40003c00

08005408 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	603b      	str	r3, [r7, #0]
 8005414:	4613      	mov	r3, r2
 8005416:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3320      	adds	r3, #32
 800541e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005420:	f7fb fda6 	bl	8000f70 <HAL_GetTick>
 8005424:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b01      	cmp	r3, #1
 8005430:	d001      	beq.n	8005436 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005432:	2302      	movs	r3, #2
 8005434:	e1d1      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <HAL_SPI_Transmit+0x3a>
 800543c:	88fb      	ldrh	r3, [r7, #6]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d101      	bne.n	8005446 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e1c9      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <HAL_SPI_Transmit+0x4c>
 8005450:	2302      	movs	r3, #2
 8005452:	e1c2      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2203      	movs	r2, #3
 8005460:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	88fa      	ldrh	r2, [r7, #6]
 8005476:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80054ac:	d108      	bne.n	80054c0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	e009      	b.n	80054d4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80054d2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	4b96      	ldr	r3, [pc, #600]	@ (8005734 <HAL_SPI_Transmit+0x32c>)
 80054dc:	4013      	ands	r3, r2
 80054de:	88f9      	ldrh	r1, [r7, #6]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	6812      	ldr	r2, [r2, #0]
 80054e4:	430b      	orrs	r3, r1
 80054e6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005500:	d107      	bne.n	8005512 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2b0f      	cmp	r3, #15
 8005518:	d947      	bls.n	80055aa <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800551a:	e03f      	b.n	800559c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b02      	cmp	r3, #2
 8005528:	d114      	bne.n	8005554 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800553a:	1d1a      	adds	r2, r3, #4
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005546:	b29b      	uxth	r3, r3
 8005548:	3b01      	subs	r3, #1
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005552:	e023      	b.n	800559c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005554:	f7fb fd0c 	bl	8000f70 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d803      	bhi.n	800556c <HAL_SPI_Transmit+0x164>
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800556a:	d102      	bne.n	8005572 <HAL_SPI_Transmit+0x16a>
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d114      	bne.n	800559c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 fba8 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800557e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e11e      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1b9      	bne.n	800551c <HAL_SPI_Transmit+0x114>
 80055a8:	e0f1      	b.n	800578e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	2b07      	cmp	r3, #7
 80055b0:	f240 80e6 	bls.w	8005780 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80055b4:	e05d      	b.n	8005672 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d132      	bne.n	800562a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d918      	bls.n	8005602 <HAL_SPI_Transmit+0x1fa>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d014      	beq.n	8005602 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055e8:	1d1a      	adds	r2, r3, #4
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b02      	subs	r3, #2
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005600:	e037      	b.n	8005672 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005606:	881a      	ldrh	r2, [r3, #0]
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005610:	1c9a      	adds	r2, r3, #2
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800561c:	b29b      	uxth	r3, r3
 800561e:	3b01      	subs	r3, #1
 8005620:	b29a      	uxth	r2, r3
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005628:	e023      	b.n	8005672 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800562a:	f7fb fca1 	bl	8000f70 <HAL_GetTick>
 800562e:	4602      	mov	r2, r0
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d803      	bhi.n	8005642 <HAL_SPI_Transmit+0x23a>
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005640:	d102      	bne.n	8005648 <HAL_SPI_Transmit+0x240>
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d114      	bne.n	8005672 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 fb3d 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005654:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e0b3      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d19b      	bne.n	80055b6 <HAL_SPI_Transmit+0x1ae>
 800567e:	e086      	b.n	800578e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0302 	and.w	r3, r3, #2
 800568a:	2b02      	cmp	r3, #2
 800568c:	d154      	bne.n	8005738 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b03      	cmp	r3, #3
 8005698:	d918      	bls.n	80056cc <HAL_SPI_Transmit+0x2c4>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800569e:	2b40      	cmp	r3, #64	@ 0x40
 80056a0:	d914      	bls.n	80056cc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	6812      	ldr	r2, [r2, #0]
 80056ac:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056be:	b29b      	uxth	r3, r3
 80056c0:	3b04      	subs	r3, #4
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80056ca:	e059      	b.n	8005780 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d917      	bls.n	8005708 <HAL_SPI_Transmit+0x300>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d013      	beq.n	8005708 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056e4:	881a      	ldrh	r2, [r3, #0]
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ee:	1c9a      	adds	r2, r3, #2
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b02      	subs	r3, #2
 80056fe:	b29a      	uxth	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005706:	e03b      	b.n	8005780 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	3320      	adds	r3, #32
 8005712:	7812      	ldrb	r2, [r2, #0]
 8005714:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005732:	e025      	b.n	8005780 <HAL_SPI_Transmit+0x378>
 8005734:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005738:	f7fb fc1a 	bl	8000f70 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	429a      	cmp	r2, r3
 8005746:	d803      	bhi.n	8005750 <HAL_SPI_Transmit+0x348>
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800574e:	d102      	bne.n	8005756 <HAL_SPI_Transmit+0x34e>
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d114      	bne.n	8005780 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fab6 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005762:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e02c      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005786:	b29b      	uxth	r3, r3
 8005788:	2b00      	cmp	r3, #0
 800578a:	f47f af79 	bne.w	8005680 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2200      	movs	r2, #0
 8005796:	2108      	movs	r1, #8
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fb35 	bl	8005e08 <SPI_WaitOnFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d007      	beq.n	80057b4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057aa:	f043 0220 	orr.w	r2, r3, #32
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 fa87 	bl	8005cc8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e000      	b.n	80057da <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80057d8:	2300      	movs	r3, #0
  }
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3718      	adds	r7, #24
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop

080057e4 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b088      	sub	sp, #32
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f8:	095b      	lsrs	r3, r3, #5
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	3301      	adds	r3, #1
 80057fe:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	3330      	adds	r3, #48	@ 0x30
 8005806:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005808:	f7fb fbb2 	bl	8000f70 <HAL_GetTick>
 800580c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b01      	cmp	r3, #1
 8005818:	d001      	beq.n	800581e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800581a:	2302      	movs	r3, #2
 800581c:	e250      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d002      	beq.n	800582a <HAL_SPI_Receive+0x46>
 8005824:	88fb      	ldrh	r3, [r7, #6]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e248      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_SPI_Receive+0x58>
 8005838:	2302      	movs	r3, #2
 800583a:	e241      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2204      	movs	r2, #4
 8005848:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	88fa      	ldrh	r2, [r7, #6]
 800585e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	88fa      	ldrh	r2, [r7, #6]
 8005866:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2200      	movs	r2, #0
 800588a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8005894:	d108      	bne.n	80058a8 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058a4:	601a      	str	r2, [r3, #0]
 80058a6:	e009      	b.n	80058bc <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80058ba:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	4b95      	ldr	r3, [pc, #596]	@ (8005b18 <HAL_SPI_Receive+0x334>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	88f9      	ldrh	r1, [r7, #6]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	6812      	ldr	r2, [r2, #0]
 80058cc:	430b      	orrs	r3, r1
 80058ce:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0201 	orr.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058e8:	d107      	bne.n	80058fa <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	2b0f      	cmp	r3, #15
 8005900:	d96c      	bls.n	80059dc <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005902:	e064      	b.n	80059ce <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b01      	cmp	r3, #1
 8005918:	d114      	bne.n	8005944 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005922:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005924:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800592a:	1d1a      	adds	r2, r3, #4
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005942:	e044      	b.n	80059ce <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800594a:	b29b      	uxth	r3, r3
 800594c:	8bfa      	ldrh	r2, [r7, #30]
 800594e:	429a      	cmp	r2, r3
 8005950:	d919      	bls.n	8005986 <HAL_SPI_Receive+0x1a2>
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d014      	beq.n	8005986 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005964:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005966:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800596c:	1d1a      	adds	r2, r3, #4
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005978:	b29b      	uxth	r3, r3
 800597a:	3b01      	subs	r3, #1
 800597c:	b29a      	uxth	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005984:	e023      	b.n	80059ce <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005986:	f7fb faf3 	bl	8000f70 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d803      	bhi.n	800599e <HAL_SPI_Receive+0x1ba>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800599c:	d102      	bne.n	80059a4 <HAL_SPI_Receive+0x1c0>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d114      	bne.n	80059ce <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 f98f 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e178      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d194      	bne.n	8005904 <HAL_SPI_Receive+0x120>
 80059da:	e15e      	b.n	8005c9a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	2b07      	cmp	r3, #7
 80059e2:	f240 8153 	bls.w	8005c8c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80059e6:	e08f      	b.n	8005b08 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d114      	bne.n	8005a28 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	8812      	ldrh	r2, [r2, #0]
 8005a06:	b292      	uxth	r2, r2
 8005a08:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a0e:	1c9a      	adds	r2, r3, #2
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	b29a      	uxth	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a26:	e06f      	b.n	8005b08 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	8bfa      	ldrh	r2, [r7, #30]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d924      	bls.n	8005a80 <HAL_SPI_Receive+0x29c>
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d01f      	beq.n	8005a80 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	8812      	ldrh	r2, [r2, #0]
 8005a48:	b292      	uxth	r2, r2
 8005a4a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a50:	1c9a      	adds	r2, r3, #2
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	8812      	ldrh	r2, [r2, #0]
 8005a5e:	b292      	uxth	r2, r2
 8005a60:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a66:	1c9a      	adds	r2, r3, #2
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	3b02      	subs	r3, #2
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a7e:	e043      	b.n	8005b08 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d119      	bne.n	8005ac0 <HAL_SPI_Receive+0x2dc>
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d014      	beq.n	8005ac0 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	8812      	ldrh	r2, [r2, #0]
 8005a9e:	b292      	uxth	r2, r2
 8005aa0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aa6:	1c9a      	adds	r2, r3, #2
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005abe:	e023      	b.n	8005b08 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ac0:	f7fb fa56 	bl	8000f70 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	683a      	ldr	r2, [r7, #0]
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d803      	bhi.n	8005ad8 <HAL_SPI_Receive+0x2f4>
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ad6:	d102      	bne.n	8005ade <HAL_SPI_Receive+0x2fa>
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d114      	bne.n	8005b08 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 f8f2 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e0db      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f47f af69 	bne.w	80059e8 <HAL_SPI_Receive+0x204>
 8005b16:	e0c0      	b.n	8005c9a <HAL_SPI_Receive+0x4b6>
 8005b18:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d117      	bne.n	8005b62 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b3e:	7812      	ldrb	r2, [r2, #0]
 8005b40:	b2d2      	uxtb	r2, r2
 8005b42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b48:	1c5a      	adds	r2, r3, #1
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	3b01      	subs	r3, #1
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b60:	e094      	b.n	8005c8c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	8bfa      	ldrh	r2, [r7, #30]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d946      	bls.n	8005bfe <HAL_SPI_Receive+0x41a>
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d041      	beq.n	8005bfe <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b86:	7812      	ldrb	r2, [r2, #0]
 8005b88:	b2d2      	uxtb	r2, r2
 8005b8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ba2:	7812      	ldrb	r2, [r2, #0]
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bbe:	7812      	ldrb	r2, [r2, #0]
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bda:	7812      	ldrb	r2, [r2, #0]
 8005bdc:	b2d2      	uxtb	r2, r2
 8005bde:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be4:	1c5a      	adds	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	3b04      	subs	r3, #4
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005bfc:	e046      	b.n	8005c8c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	2b03      	cmp	r3, #3
 8005c08:	d81c      	bhi.n	8005c44 <HAL_SPI_Receive+0x460>
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d017      	beq.n	8005c44 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c20:	7812      	ldrb	r2, [r2, #0]
 8005c22:	b2d2      	uxtb	r2, r2
 8005c24:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c2a:	1c5a      	adds	r2, r3, #1
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c42:	e023      	b.n	8005c8c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c44:	f7fb f994 	bl	8000f70 <HAL_GetTick>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	1ad3      	subs	r3, r2, r3
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d803      	bhi.n	8005c5c <HAL_SPI_Receive+0x478>
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c5a:	d102      	bne.n	8005c62 <HAL_SPI_Receive+0x47e>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d114      	bne.n	8005c8c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005c62:	68f8      	ldr	r0, [r7, #12]
 8005c64:	f000 f830 	bl	8005cc8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c6e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e019      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	f47f af41 	bne.w	8005b1c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f000 f814 	bl	8005cc8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e000      	b.n	8005cc0 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8005cbe:	2300      	movs	r3, #0
  }
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	3720      	adds	r7, #32
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bd80      	pop	{r7, pc}

08005cc8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	699a      	ldr	r2, [r3, #24]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f042 0208 	orr.w	r2, r2, #8
 8005ce6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	699a      	ldr	r2, [r3, #24]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0210 	orr.w	r2, r2, #16
 8005cf6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f022 0201 	bic.w	r2, r2, #1
 8005d06:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6919      	ldr	r1, [r3, #16]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	4b3c      	ldr	r3, [pc, #240]	@ (8005e04 <SPI_CloseTransfer+0x13c>)
 8005d14:	400b      	ands	r3, r1
 8005d16:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689a      	ldr	r2, [r3, #8]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005d26:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d2e:	b2db      	uxtb	r3, r3
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d014      	beq.n	8005d5e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0320 	and.w	r3, r3, #32
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00f      	beq.n	8005d5e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d44:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	699a      	ldr	r2, [r3, #24]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0220 	orr.w	r2, r2, #32
 8005d5c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d014      	beq.n	8005d94 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00f      	beq.n	8005d94 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d7a:	f043 0204 	orr.w	r2, r3, #4
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	699a      	ldr	r2, [r3, #24]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d92:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00f      	beq.n	8005dbe <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005da4:	f043 0201 	orr.w	r2, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	699a      	ldr	r2, [r3, #24]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dbc:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00f      	beq.n	8005de8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dce:	f043 0208 	orr.w	r2, r3, #8
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005de6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	fffffc90 	.word	0xfffffc90

08005e08 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	603b      	str	r3, [r7, #0]
 8005e14:	4613      	mov	r3, r2
 8005e16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005e18:	e010      	b.n	8005e3c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e1a:	f7fb f8a9 	bl	8000f70 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d803      	bhi.n	8005e32 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e30:	d102      	bne.n	8005e38 <SPI_WaitOnFlagUntilTimeout+0x30>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e00f      	b.n	8005e5c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	695a      	ldr	r2, [r3, #20]
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	4013      	ands	r3, r2
 8005e46:	68ba      	ldr	r2, [r7, #8]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	bf0c      	ite	eq
 8005e4c:	2301      	moveq	r3, #1
 8005e4e:	2300      	movne	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	461a      	mov	r2, r3
 8005e54:	79fb      	ldrb	r3, [r7, #7]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d0df      	beq.n	8005e1a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e70:	095b      	lsrs	r3, r3, #5
 8005e72:	3301      	adds	r3, #1
 8005e74:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	3307      	adds	r3, #7
 8005e82:	08db      	lsrs	r3, r3, #3
 8005e84:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	fb02 f303 	mul.w	r3, r2, r3
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005e9c:	b084      	sub	sp, #16
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
 8005ea6:	f107 001c 	add.w	r0, r7, #28
 8005eaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005eae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d121      	bne.n	8005efa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	68da      	ldr	r2, [r3, #12]
 8005ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8005f78 <USB_CoreInit+0xdc>)
 8005ec8:	4013      	ands	r3, r2
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005eda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d105      	bne.n	8005eee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f001 fafa 	bl	80074e8 <USB_CoreReset>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	73fb      	strb	r3, [r7, #15]
 8005ef8:	e01b      	b.n	8005f32 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f001 faee 	bl	80074e8 <USB_CoreReset>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f10:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d106      	bne.n	8005f26 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f1c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f24:	e005      	b.n	8005f32 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f2a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005f32:	7fbb      	ldrb	r3, [r7, #30]
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d116      	bne.n	8005f66 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005f46:	4b0d      	ldr	r3, [pc, #52]	@ (8005f7c <USB_CoreInit+0xe0>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	f043 0206 	orr.w	r2, r3, #6
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f043 0220 	orr.w	r2, r3, #32
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f72:	b004      	add	sp, #16
 8005f74:	4770      	bx	lr
 8005f76:	bf00      	nop
 8005f78:	ffbdffbf 	.word	0xffbdffbf
 8005f7c:	03ee0000 	.word	0x03ee0000

08005f80 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b087      	sub	sp, #28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005f8e:	79fb      	ldrb	r3, [r7, #7]
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d165      	bne.n	8006060 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	4a41      	ldr	r2, [pc, #260]	@ (800609c <USB_SetTurnaroundTime+0x11c>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d906      	bls.n	8005faa <USB_SetTurnaroundTime+0x2a>
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4a40      	ldr	r2, [pc, #256]	@ (80060a0 <USB_SetTurnaroundTime+0x120>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d202      	bcs.n	8005faa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005fa4:	230f      	movs	r3, #15
 8005fa6:	617b      	str	r3, [r7, #20]
 8005fa8:	e062      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	4a3c      	ldr	r2, [pc, #240]	@ (80060a0 <USB_SetTurnaroundTime+0x120>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d306      	bcc.n	8005fc0 <USB_SetTurnaroundTime+0x40>
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	4a3b      	ldr	r2, [pc, #236]	@ (80060a4 <USB_SetTurnaroundTime+0x124>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d202      	bcs.n	8005fc0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005fba:	230e      	movs	r3, #14
 8005fbc:	617b      	str	r3, [r7, #20]
 8005fbe:	e057      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	4a38      	ldr	r2, [pc, #224]	@ (80060a4 <USB_SetTurnaroundTime+0x124>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d306      	bcc.n	8005fd6 <USB_SetTurnaroundTime+0x56>
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	4a37      	ldr	r2, [pc, #220]	@ (80060a8 <USB_SetTurnaroundTime+0x128>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d202      	bcs.n	8005fd6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005fd0:	230d      	movs	r3, #13
 8005fd2:	617b      	str	r3, [r7, #20]
 8005fd4:	e04c      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	4a33      	ldr	r2, [pc, #204]	@ (80060a8 <USB_SetTurnaroundTime+0x128>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d306      	bcc.n	8005fec <USB_SetTurnaroundTime+0x6c>
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	4a32      	ldr	r2, [pc, #200]	@ (80060ac <USB_SetTurnaroundTime+0x12c>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d802      	bhi.n	8005fec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	e041      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4a2f      	ldr	r2, [pc, #188]	@ (80060ac <USB_SetTurnaroundTime+0x12c>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d906      	bls.n	8006002 <USB_SetTurnaroundTime+0x82>
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4a2e      	ldr	r2, [pc, #184]	@ (80060b0 <USB_SetTurnaroundTime+0x130>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d802      	bhi.n	8006002 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005ffc:	230b      	movs	r3, #11
 8005ffe:	617b      	str	r3, [r7, #20]
 8006000:	e036      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	4a2a      	ldr	r2, [pc, #168]	@ (80060b0 <USB_SetTurnaroundTime+0x130>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d906      	bls.n	8006018 <USB_SetTurnaroundTime+0x98>
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	4a29      	ldr	r2, [pc, #164]	@ (80060b4 <USB_SetTurnaroundTime+0x134>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d802      	bhi.n	8006018 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006012:	230a      	movs	r3, #10
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	e02b      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	4a26      	ldr	r2, [pc, #152]	@ (80060b4 <USB_SetTurnaroundTime+0x134>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d906      	bls.n	800602e <USB_SetTurnaroundTime+0xae>
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	4a25      	ldr	r2, [pc, #148]	@ (80060b8 <USB_SetTurnaroundTime+0x138>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d202      	bcs.n	800602e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006028:	2309      	movs	r3, #9
 800602a:	617b      	str	r3, [r7, #20]
 800602c:	e020      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4a21      	ldr	r2, [pc, #132]	@ (80060b8 <USB_SetTurnaroundTime+0x138>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d306      	bcc.n	8006044 <USB_SetTurnaroundTime+0xc4>
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	4a20      	ldr	r2, [pc, #128]	@ (80060bc <USB_SetTurnaroundTime+0x13c>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d802      	bhi.n	8006044 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800603e:	2308      	movs	r3, #8
 8006040:	617b      	str	r3, [r7, #20]
 8006042:	e015      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	4a1d      	ldr	r2, [pc, #116]	@ (80060bc <USB_SetTurnaroundTime+0x13c>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d906      	bls.n	800605a <USB_SetTurnaroundTime+0xda>
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	4a1c      	ldr	r2, [pc, #112]	@ (80060c0 <USB_SetTurnaroundTime+0x140>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d202      	bcs.n	800605a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006054:	2307      	movs	r3, #7
 8006056:	617b      	str	r3, [r7, #20]
 8006058:	e00a      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800605a:	2306      	movs	r3, #6
 800605c:	617b      	str	r3, [r7, #20]
 800605e:	e007      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006060:	79fb      	ldrb	r3, [r7, #7]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d102      	bne.n	800606c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006066:	2309      	movs	r3, #9
 8006068:	617b      	str	r3, [r7, #20]
 800606a:	e001      	b.n	8006070 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800606c:	2309      	movs	r3, #9
 800606e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	029b      	lsls	r3, r3, #10
 8006084:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006088:	431a      	orrs	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	371c      	adds	r7, #28
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	00d8acbf 	.word	0x00d8acbf
 80060a0:	00e4e1c0 	.word	0x00e4e1c0
 80060a4:	00f42400 	.word	0x00f42400
 80060a8:	01067380 	.word	0x01067380
 80060ac:	011a499f 	.word	0x011a499f
 80060b0:	01312cff 	.word	0x01312cff
 80060b4:	014ca43f 	.word	0x014ca43f
 80060b8:	016e3600 	.word	0x016e3600
 80060bc:	01a6ab1f 	.word	0x01a6ab1f
 80060c0:	01e84800 	.word	0x01e84800

080060c4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f043 0201 	orr.w	r2, r3, #1
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr

080060e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b083      	sub	sp, #12
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 0201 	bic.w	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	460b      	mov	r3, r1
 8006112:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006114:	2300      	movs	r3, #0
 8006116:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006124:	78fb      	ldrb	r3, [r7, #3]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d115      	bne.n	8006156 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006136:	200a      	movs	r0, #10
 8006138:	f7fa ff26 	bl	8000f88 <HAL_Delay>
      ms += 10U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	330a      	adds	r3, #10
 8006140:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f001 f93f 	bl	80073c6 <USB_GetMode>
 8006148:	4603      	mov	r3, r0
 800614a:	2b01      	cmp	r3, #1
 800614c:	d01e      	beq.n	800618c <USB_SetCurrentMode+0x84>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2bc7      	cmp	r3, #199	@ 0xc7
 8006152:	d9f0      	bls.n	8006136 <USB_SetCurrentMode+0x2e>
 8006154:	e01a      	b.n	800618c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006156:	78fb      	ldrb	r3, [r7, #3]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d115      	bne.n	8006188 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006168:	200a      	movs	r0, #10
 800616a:	f7fa ff0d 	bl	8000f88 <HAL_Delay>
      ms += 10U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	330a      	adds	r3, #10
 8006172:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f001 f926 	bl	80073c6 <USB_GetMode>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d005      	beq.n	800618c <USB_SetCurrentMode+0x84>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2bc7      	cmp	r3, #199	@ 0xc7
 8006184:	d9f0      	bls.n	8006168 <USB_SetCurrentMode+0x60>
 8006186:	e001      	b.n	800618c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e005      	b.n	8006198 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006190:	d101      	bne.n	8006196 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e000      	b.n	8006198 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061a0:	b084      	sub	sp, #16
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b086      	sub	sp, #24
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
 80061aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80061ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061b2:	2300      	movs	r3, #0
 80061b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061ba:	2300      	movs	r3, #0
 80061bc:	613b      	str	r3, [r7, #16]
 80061be:	e009      	b.n	80061d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	3340      	adds	r3, #64	@ 0x40
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	2200      	movs	r2, #0
 80061cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	3301      	adds	r3, #1
 80061d2:	613b      	str	r3, [r7, #16]
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	2b0e      	cmp	r3, #14
 80061d8:	d9f2      	bls.n	80061c0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80061da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d11c      	bne.n	800621c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061f0:	f043 0302 	orr.w	r3, r3, #2
 80061f4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fa:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	601a      	str	r2, [r3, #0]
 800621a:	e005      	b.n	8006228 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006220:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800622e:	461a      	mov	r2, r3
 8006230:	2300      	movs	r3, #0
 8006232:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006234:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006238:	2b01      	cmp	r3, #1
 800623a:	d10d      	bne.n	8006258 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800623c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006240:	2b00      	cmp	r3, #0
 8006242:	d104      	bne.n	800624e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006244:	2100      	movs	r1, #0
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 f968 	bl	800651c <USB_SetDevSpeed>
 800624c:	e008      	b.n	8006260 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800624e:	2101      	movs	r1, #1
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 f963 	bl	800651c <USB_SetDevSpeed>
 8006256:	e003      	b.n	8006260 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006258:	2103      	movs	r1, #3
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f95e 	bl	800651c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006260:	2110      	movs	r1, #16
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f8fa 	bl	800645c <USB_FlushTxFifo>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f924 	bl	80064c0 <USB_FlushRxFifo>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006288:	461a      	mov	r2, r3
 800628a:	2300      	movs	r3, #0
 800628c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006294:	461a      	mov	r2, r3
 8006296:	2300      	movs	r3, #0
 8006298:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062a0:	461a      	mov	r2, r3
 80062a2:	2300      	movs	r3, #0
 80062a4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062a6:	2300      	movs	r3, #0
 80062a8:	613b      	str	r3, [r7, #16]
 80062aa:	e043      	b.n	8006334 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062c2:	d118      	bne.n	80062f6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d10a      	bne.n	80062e0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d6:	461a      	mov	r2, r3
 80062d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062dc:	6013      	str	r3, [r2, #0]
 80062de:	e013      	b.n	8006308 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	015a      	lsls	r2, r3, #5
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	4413      	add	r3, r2
 80062e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ec:	461a      	mov	r2, r3
 80062ee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062f2:	6013      	str	r3, [r2, #0]
 80062f4:	e008      	b.n	8006308 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	015a      	lsls	r2, r3, #5
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4413      	add	r3, r2
 80062fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006302:	461a      	mov	r2, r3
 8006304:	2300      	movs	r3, #0
 8006306:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	015a      	lsls	r2, r3, #5
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4413      	add	r3, r2
 8006310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006314:	461a      	mov	r2, r3
 8006316:	2300      	movs	r3, #0
 8006318:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006326:	461a      	mov	r2, r3
 8006328:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800632c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	3301      	adds	r3, #1
 8006332:	613b      	str	r3, [r7, #16]
 8006334:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006338:	461a      	mov	r2, r3
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	4293      	cmp	r3, r2
 800633e:	d3b5      	bcc.n	80062ac <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006340:	2300      	movs	r3, #0
 8006342:	613b      	str	r3, [r7, #16]
 8006344:	e043      	b.n	80063ce <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006358:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800635c:	d118      	bne.n	8006390 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10a      	bne.n	800637a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006370:	461a      	mov	r2, r3
 8006372:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006376:	6013      	str	r3, [r2, #0]
 8006378:	e013      	b.n	80063a2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006386:	461a      	mov	r2, r3
 8006388:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800638c:	6013      	str	r3, [r2, #0]
 800638e:	e008      	b.n	80063a2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4413      	add	r3, r2
 8006398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639c:	461a      	mov	r2, r3
 800639e:	2300      	movs	r3, #0
 80063a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	015a      	lsls	r2, r3, #5
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	4413      	add	r3, r2
 80063aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ae:	461a      	mov	r2, r3
 80063b0:	2300      	movs	r3, #0
 80063b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	015a      	lsls	r2, r3, #5
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c0:	461a      	mov	r2, r3
 80063c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	3301      	adds	r3, #1
 80063cc:	613b      	str	r3, [r7, #16]
 80063ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063d2:	461a      	mov	r2, r3
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d3b5      	bcc.n	8006346 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	68fa      	ldr	r2, [r7, #12]
 80063e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80063fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80063fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006400:	2b00      	cmp	r3, #0
 8006402:	d105      	bne.n	8006410 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	f043 0210 	orr.w	r2, r3, #16
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	699a      	ldr	r2, [r3, #24]
 8006414:	4b0f      	ldr	r3, [pc, #60]	@ (8006454 <USB_DevInit+0x2b4>)
 8006416:	4313      	orrs	r3, r2
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800641c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	699b      	ldr	r3, [r3, #24]
 8006428:	f043 0208 	orr.w	r2, r3, #8
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006430:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006434:	2b01      	cmp	r3, #1
 8006436:	d105      	bne.n	8006444 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	699a      	ldr	r2, [r3, #24]
 800643c:	4b06      	ldr	r3, [pc, #24]	@ (8006458 <USB_DevInit+0x2b8>)
 800643e:	4313      	orrs	r3, r2
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006444:	7dfb      	ldrb	r3, [r7, #23]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3718      	adds	r7, #24
 800644a:	46bd      	mov	sp, r7
 800644c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006450:	b004      	add	sp, #16
 8006452:	4770      	bx	lr
 8006454:	803c3800 	.word	0x803c3800
 8006458:	40000004 	.word	0x40000004

0800645c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	3301      	adds	r3, #1
 800646e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006476:	d901      	bls.n	800647c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e01b      	b.n	80064b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	2b00      	cmp	r3, #0
 8006482:	daf2      	bge.n	800646a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	019b      	lsls	r3, r3, #6
 800648c:	f043 0220 	orr.w	r2, r3, #32
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	3301      	adds	r3, #1
 8006498:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064a0:	d901      	bls.n	80064a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e006      	b.n	80064b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b20      	cmp	r3, #32
 80064b0:	d0f0      	beq.n	8006494 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80064b2:	2300      	movs	r3, #0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3714      	adds	r7, #20
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	3301      	adds	r3, #1
 80064d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064d8:	d901      	bls.n	80064de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e018      	b.n	8006510 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	daf2      	bge.n	80064cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2210      	movs	r2, #16
 80064ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	3301      	adds	r3, #1
 80064f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064fc:	d901      	bls.n	8006502 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e006      	b.n	8006510 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0310 	and.w	r3, r3, #16
 800650a:	2b10      	cmp	r3, #16
 800650c:	d0f0      	beq.n	80064f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	460b      	mov	r3, r1
 8006526:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	68f9      	ldr	r1, [r7, #12]
 8006538:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800653c:	4313      	orrs	r3, r2
 800653e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3714      	adds	r7, #20
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr

0800654e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800654e:	b480      	push	{r7}
 8006550:	b087      	sub	sp, #28
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 0306 	and.w	r3, r3, #6
 8006566:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d102      	bne.n	8006574 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800656e:	2300      	movs	r3, #0
 8006570:	75fb      	strb	r3, [r7, #23]
 8006572:	e00a      	b.n	800658a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2b02      	cmp	r3, #2
 8006578:	d002      	beq.n	8006580 <USB_GetDevSpeed+0x32>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b06      	cmp	r3, #6
 800657e:	d102      	bne.n	8006586 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006580:	2302      	movs	r3, #2
 8006582:	75fb      	strb	r3, [r7, #23]
 8006584:	e001      	b.n	800658a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006586:	230f      	movs	r3, #15
 8006588:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800658a:	7dfb      	ldrb	r3, [r7, #23]
}
 800658c:	4618      	mov	r0, r3
 800658e:	371c      	adds	r7, #28
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	781b      	ldrb	r3, [r3, #0]
 80065aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	785b      	ldrb	r3, [r3, #1]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d139      	bne.n	8006628 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065ba:	69da      	ldr	r2, [r3, #28]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	f003 030f 	and.w	r3, r3, #15
 80065c4:	2101      	movs	r1, #1
 80065c6:	fa01 f303 	lsl.w	r3, r1, r3
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	68f9      	ldr	r1, [r7, #12]
 80065ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065d2:	4313      	orrs	r3, r2
 80065d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d153      	bne.n	8006694 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	015a      	lsls	r2, r3, #5
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4413      	add	r3, r2
 80065f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	791b      	ldrb	r3, [r3, #4]
 8006606:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006608:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	059b      	lsls	r3, r3, #22
 800660e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006610:	431a      	orrs	r2, r3
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	0159      	lsls	r1, r3, #5
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	440b      	add	r3, r1
 800661a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800661e:	4619      	mov	r1, r3
 8006620:	4b20      	ldr	r3, [pc, #128]	@ (80066a4 <USB_ActivateEndpoint+0x10c>)
 8006622:	4313      	orrs	r3, r2
 8006624:	600b      	str	r3, [r1, #0]
 8006626:	e035      	b.n	8006694 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800662e:	69da      	ldr	r2, [r3, #28]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	f003 030f 	and.w	r3, r3, #15
 8006638:	2101      	movs	r1, #1
 800663a:	fa01 f303 	lsl.w	r3, r1, r3
 800663e:	041b      	lsls	r3, r3, #16
 8006640:	68f9      	ldr	r1, [r7, #12]
 8006642:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006646:	4313      	orrs	r3, r2
 8006648:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	015a      	lsls	r2, r3, #5
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	4413      	add	r3, r2
 8006652:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800665c:	2b00      	cmp	r3, #0
 800665e:	d119      	bne.n	8006694 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	015a      	lsls	r2, r3, #5
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4413      	add	r3, r2
 8006668:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	791b      	ldrb	r3, [r3, #4]
 800667a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800667c:	430b      	orrs	r3, r1
 800667e:	431a      	orrs	r2, r3
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	0159      	lsls	r1, r3, #5
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	440b      	add	r3, r1
 8006688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800668c:	4619      	mov	r1, r3
 800668e:	4b05      	ldr	r3, [pc, #20]	@ (80066a4 <USB_ActivateEndpoint+0x10c>)
 8006690:	4313      	orrs	r3, r2
 8006692:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	10008000 	.word	0x10008000

080066a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
 80066b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	785b      	ldrb	r3, [r3, #1]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d161      	bne.n	8006788 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	015a      	lsls	r2, r3, #5
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066da:	d11f      	bne.n	800671c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	015a      	lsls	r2, r3, #5
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	4413      	add	r3, r2
 80066e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	0151      	lsls	r1, r2, #5
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	440a      	add	r2, r1
 80066f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	015a      	lsls	r2, r3, #5
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4413      	add	r3, r2
 8006704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	0151      	lsls	r1, r2, #5
 800670e:	68fa      	ldr	r2, [r7, #12]
 8006710:	440a      	add	r2, r1
 8006712:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006716:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800671a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006722:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	f003 030f 	and.w	r3, r3, #15
 800672c:	2101      	movs	r1, #1
 800672e:	fa01 f303 	lsl.w	r3, r1, r3
 8006732:	b29b      	uxth	r3, r3
 8006734:	43db      	mvns	r3, r3
 8006736:	68f9      	ldr	r1, [r7, #12]
 8006738:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800673c:	4013      	ands	r3, r2
 800673e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 030f 	and.w	r3, r3, #15
 8006750:	2101      	movs	r1, #1
 8006752:	fa01 f303 	lsl.w	r3, r1, r3
 8006756:	b29b      	uxth	r3, r3
 8006758:	43db      	mvns	r3, r3
 800675a:	68f9      	ldr	r1, [r7, #12]
 800675c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006760:	4013      	ands	r3, r2
 8006762:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	015a      	lsls	r2, r3, #5
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	4413      	add	r3, r2
 800676c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	0159      	lsls	r1, r3, #5
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	440b      	add	r3, r1
 800677a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800677e:	4619      	mov	r1, r3
 8006780:	4b35      	ldr	r3, [pc, #212]	@ (8006858 <USB_DeactivateEndpoint+0x1b0>)
 8006782:	4013      	ands	r3, r2
 8006784:	600b      	str	r3, [r1, #0]
 8006786:	e060      	b.n	800684a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800679a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800679e:	d11f      	bne.n	80067e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	0151      	lsls	r1, r2, #5
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	440a      	add	r2, r1
 80067b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	015a      	lsls	r2, r3, #5
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68ba      	ldr	r2, [r7, #8]
 80067d0:	0151      	lsls	r1, r2, #5
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	440a      	add	r2, r1
 80067d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80067de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	f003 030f 	and.w	r3, r3, #15
 80067f0:	2101      	movs	r1, #1
 80067f2:	fa01 f303 	lsl.w	r3, r1, r3
 80067f6:	041b      	lsls	r3, r3, #16
 80067f8:	43db      	mvns	r3, r3
 80067fa:	68f9      	ldr	r1, [r7, #12]
 80067fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006800:	4013      	ands	r3, r2
 8006802:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800680a:	69da      	ldr	r2, [r3, #28]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	2101      	movs	r1, #1
 8006816:	fa01 f303 	lsl.w	r3, r1, r3
 800681a:	041b      	lsls	r3, r3, #16
 800681c:	43db      	mvns	r3, r3
 800681e:	68f9      	ldr	r1, [r7, #12]
 8006820:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006824:	4013      	ands	r3, r2
 8006826:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	0159      	lsls	r1, r3, #5
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	440b      	add	r3, r1
 800683e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006842:	4619      	mov	r1, r3
 8006844:	4b05      	ldr	r3, [pc, #20]	@ (800685c <USB_DeactivateEndpoint+0x1b4>)
 8006846:	4013      	ands	r3, r2
 8006848:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3714      	adds	r7, #20
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr
 8006858:	ec337800 	.word	0xec337800
 800685c:	eff37800 	.word	0xeff37800

08006860 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	@ 0x28
 8006864:	af02      	add	r7, sp, #8
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	4613      	mov	r3, r2
 800686c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	785b      	ldrb	r3, [r3, #1]
 800687c:	2b01      	cmp	r3, #1
 800687e:	f040 8185 	bne.w	8006b8c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d132      	bne.n	80068f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	015a      	lsls	r2, r3, #5
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	4413      	add	r3, r2
 8006892:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	0159      	lsls	r1, r3, #5
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	440b      	add	r3, r1
 80068a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a4:	4619      	mov	r1, r3
 80068a6:	4ba7      	ldr	r3, [pc, #668]	@ (8006b44 <USB_EPStartXfer+0x2e4>)
 80068a8:	4013      	ands	r3, r2
 80068aa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	015a      	lsls	r2, r3, #5
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	4413      	add	r3, r2
 80068b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	69ba      	ldr	r2, [r7, #24]
 80068bc:	0151      	lsls	r1, r2, #5
 80068be:	69fa      	ldr	r2, [r7, #28]
 80068c0:	440a      	add	r2, r1
 80068c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80068ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	015a      	lsls	r2, r3, #5
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	4413      	add	r3, r2
 80068d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068d8:	691a      	ldr	r2, [r3, #16]
 80068da:	69bb      	ldr	r3, [r7, #24]
 80068dc:	0159      	lsls	r1, r3, #5
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	440b      	add	r3, r1
 80068e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068e6:	4619      	mov	r1, r3
 80068e8:	4b97      	ldr	r3, [pc, #604]	@ (8006b48 <USB_EPStartXfer+0x2e8>)
 80068ea:	4013      	ands	r3, r2
 80068ec:	610b      	str	r3, [r1, #16]
 80068ee:	e097      	b.n	8006a20 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	015a      	lsls	r2, r3, #5
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	4413      	add	r3, r2
 80068f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068fc:	691a      	ldr	r2, [r3, #16]
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	0159      	lsls	r1, r3, #5
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	440b      	add	r3, r1
 8006906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800690a:	4619      	mov	r1, r3
 800690c:	4b8e      	ldr	r3, [pc, #568]	@ (8006b48 <USB_EPStartXfer+0x2e8>)
 800690e:	4013      	ands	r3, r2
 8006910:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	4413      	add	r3, r2
 800691a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	0159      	lsls	r1, r3, #5
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	440b      	add	r3, r1
 8006928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800692c:	4619      	mov	r1, r3
 800692e:	4b85      	ldr	r3, [pc, #532]	@ (8006b44 <USB_EPStartXfer+0x2e4>)
 8006930:	4013      	ands	r3, r2
 8006932:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d11a      	bne.n	8006970 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	691a      	ldr	r2, [r3, #16]
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	429a      	cmp	r2, r3
 8006944:	d903      	bls.n	800694e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	689a      	ldr	r2, [r3, #8]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	015a      	lsls	r2, r3, #5
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	4413      	add	r3, r2
 8006956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695a:	691b      	ldr	r3, [r3, #16]
 800695c:	69ba      	ldr	r2, [r7, #24]
 800695e:	0151      	lsls	r1, r2, #5
 8006960:	69fa      	ldr	r2, [r7, #28]
 8006962:	440a      	add	r2, r1
 8006964:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006968:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800696c:	6113      	str	r3, [r2, #16]
 800696e:	e044      	b.n	80069fa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	691a      	ldr	r2, [r3, #16]
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	4413      	add	r3, r2
 800697a:	1e5a      	subs	r2, r3, #1
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	fbb2 f3f3 	udiv	r3, r2, r3
 8006984:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	4413      	add	r3, r2
 800698e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006992:	691a      	ldr	r2, [r3, #16]
 8006994:	8afb      	ldrh	r3, [r7, #22]
 8006996:	04d9      	lsls	r1, r3, #19
 8006998:	4b6c      	ldr	r3, [pc, #432]	@ (8006b4c <USB_EPStartXfer+0x2ec>)
 800699a:	400b      	ands	r3, r1
 800699c:	69b9      	ldr	r1, [r7, #24]
 800699e:	0148      	lsls	r0, r1, #5
 80069a0:	69f9      	ldr	r1, [r7, #28]
 80069a2:	4401      	add	r1, r0
 80069a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80069a8:	4313      	orrs	r3, r2
 80069aa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	791b      	ldrb	r3, [r3, #4]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d122      	bne.n	80069fa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	69ba      	ldr	r2, [r7, #24]
 80069c4:	0151      	lsls	r1, r2, #5
 80069c6:	69fa      	ldr	r2, [r7, #28]
 80069c8:	440a      	add	r2, r1
 80069ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069ce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80069d2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	015a      	lsls	r2, r3, #5
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	4413      	add	r3, r2
 80069dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069e0:	691a      	ldr	r2, [r3, #16]
 80069e2:	8afb      	ldrh	r3, [r7, #22]
 80069e4:	075b      	lsls	r3, r3, #29
 80069e6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80069ea:	69b9      	ldr	r1, [r7, #24]
 80069ec:	0148      	lsls	r0, r1, #5
 80069ee:	69f9      	ldr	r1, [r7, #28]
 80069f0:	4401      	add	r1, r0
 80069f2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80069f6:	4313      	orrs	r3, r2
 80069f8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	015a      	lsls	r2, r3, #5
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	4413      	add	r3, r2
 8006a02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a06:	691a      	ldr	r2, [r3, #16]
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a10:	69b9      	ldr	r1, [r7, #24]
 8006a12:	0148      	lsls	r0, r1, #5
 8006a14:	69f9      	ldr	r1, [r7, #28]
 8006a16:	4401      	add	r1, r0
 8006a18:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006a20:	79fb      	ldrb	r3, [r7, #7]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d14b      	bne.n	8006abe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d009      	beq.n	8006a42 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	015a      	lsls	r2, r3, #5
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	4413      	add	r3, r2
 8006a36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	69db      	ldr	r3, [r3, #28]
 8006a40:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	791b      	ldrb	r3, [r3, #4]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d128      	bne.n	8006a9c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d110      	bne.n	8006a7c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	015a      	lsls	r2, r3, #5
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	4413      	add	r3, r2
 8006a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	69ba      	ldr	r2, [r7, #24]
 8006a6a:	0151      	lsls	r1, r2, #5
 8006a6c:	69fa      	ldr	r2, [r7, #28]
 8006a6e:	440a      	add	r2, r1
 8006a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	e00f      	b.n	8006a9c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	015a      	lsls	r2, r3, #5
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	4413      	add	r3, r2
 8006a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69ba      	ldr	r2, [r7, #24]
 8006a8c:	0151      	lsls	r1, r2, #5
 8006a8e:	69fa      	ldr	r2, [r7, #28]
 8006a90:	440a      	add	r2, r1
 8006a92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a9a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006a9c:	69bb      	ldr	r3, [r7, #24]
 8006a9e:	015a      	lsls	r2, r3, #5
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	69ba      	ldr	r2, [r7, #24]
 8006aac:	0151      	lsls	r1, r2, #5
 8006aae:	69fa      	ldr	r2, [r7, #28]
 8006ab0:	440a      	add	r2, r1
 8006ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ab6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	e169      	b.n	8006d92 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	69ba      	ldr	r2, [r7, #24]
 8006ace:	0151      	lsls	r1, r2, #5
 8006ad0:	69fa      	ldr	r2, [r7, #28]
 8006ad2:	440a      	add	r2, r1
 8006ad4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ad8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006adc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	791b      	ldrb	r3, [r3, #4]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d015      	beq.n	8006b12 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f000 8151 	beq.w	8006d92 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	f003 030f 	and.w	r3, r3, #15
 8006b00:	2101      	movs	r1, #1
 8006b02:	fa01 f303 	lsl.w	r3, r1, r3
 8006b06:	69f9      	ldr	r1, [r7, #28]
 8006b08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b0c:	4313      	orrs	r3, r2
 8006b0e:	634b      	str	r3, [r1, #52]	@ 0x34
 8006b10:	e13f      	b.n	8006d92 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d116      	bne.n	8006b50 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b22:	69bb      	ldr	r3, [r7, #24]
 8006b24:	015a      	lsls	r2, r3, #5
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	4413      	add	r3, r2
 8006b2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	0151      	lsls	r1, r2, #5
 8006b34:	69fa      	ldr	r2, [r7, #28]
 8006b36:	440a      	add	r2, r1
 8006b38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	e015      	b.n	8006b70 <USB_EPStartXfer+0x310>
 8006b44:	e007ffff 	.word	0xe007ffff
 8006b48:	fff80000 	.word	0xfff80000
 8006b4c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	0151      	lsls	r1, r2, #5
 8006b62:	69fa      	ldr	r2, [r7, #28]
 8006b64:	440a      	add	r2, r1
 8006b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b6e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	68d9      	ldr	r1, [r3, #12]
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	781a      	ldrb	r2, [r3, #0]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	b298      	uxth	r0, r3
 8006b7e:	79fb      	ldrb	r3, [r7, #7]
 8006b80:	9300      	str	r3, [sp, #0]
 8006b82:	4603      	mov	r3, r0
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 f9b9 	bl	8006efc <USB_WritePacket>
 8006b8a:	e102      	b.n	8006d92 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b98:	691a      	ldr	r2, [r3, #16]
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	0159      	lsls	r1, r3, #5
 8006b9e:	69fb      	ldr	r3, [r7, #28]
 8006ba0:	440b      	add	r3, r1
 8006ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	4b7c      	ldr	r3, [pc, #496]	@ (8006d9c <USB_EPStartXfer+0x53c>)
 8006baa:	4013      	ands	r3, r2
 8006bac:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	69fb      	ldr	r3, [r7, #28]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bba:	691a      	ldr	r2, [r3, #16]
 8006bbc:	69bb      	ldr	r3, [r7, #24]
 8006bbe:	0159      	lsls	r1, r3, #5
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc8:	4619      	mov	r1, r3
 8006bca:	4b75      	ldr	r3, [pc, #468]	@ (8006da0 <USB_EPStartXfer+0x540>)
 8006bcc:	4013      	ands	r3, r2
 8006bce:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d12f      	bne.n	8006c36 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfa:	691a      	ldr	r2, [r3, #16]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	6a1b      	ldr	r3, [r3, #32]
 8006c00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c04:	69b9      	ldr	r1, [r7, #24]
 8006c06:	0148      	lsls	r0, r1, #5
 8006c08:	69f9      	ldr	r1, [r7, #28]
 8006c0a:	4401      	add	r1, r0
 8006c0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006c10:	4313      	orrs	r3, r2
 8006c12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	015a      	lsls	r2, r3, #5
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	0151      	lsls	r1, r2, #5
 8006c26:	69fa      	ldr	r2, [r7, #28]
 8006c28:	440a      	add	r2, r1
 8006c2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c2e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c32:	6113      	str	r3, [r2, #16]
 8006c34:	e05f      	b.n	8006cf6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d123      	bne.n	8006c86 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4a:	691a      	ldr	r2, [r3, #16]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c54:	69b9      	ldr	r1, [r7, #24]
 8006c56:	0148      	lsls	r0, r1, #5
 8006c58:	69f9      	ldr	r1, [r7, #28]
 8006c5a:	4401      	add	r1, r0
 8006c5c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006c60:	4313      	orrs	r3, r2
 8006c62:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c64:	69bb      	ldr	r3, [r7, #24]
 8006c66:	015a      	lsls	r2, r3, #5
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c70:	691b      	ldr	r3, [r3, #16]
 8006c72:	69ba      	ldr	r2, [r7, #24]
 8006c74:	0151      	lsls	r1, r2, #5
 8006c76:	69fa      	ldr	r2, [r7, #28]
 8006c78:	440a      	add	r2, r1
 8006c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c7e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c82:	6113      	str	r3, [r2, #16]
 8006c84:	e037      	b.n	8006cf6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	691a      	ldr	r2, [r3, #16]
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	4413      	add	r3, r2
 8006c90:	1e5a      	subs	r2, r3, #1
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c9a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	8afa      	ldrh	r2, [r7, #22]
 8006ca2:	fb03 f202 	mul.w	r2, r3, r2
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb6:	691a      	ldr	r2, [r3, #16]
 8006cb8:	8afb      	ldrh	r3, [r7, #22]
 8006cba:	04d9      	lsls	r1, r3, #19
 8006cbc:	4b39      	ldr	r3, [pc, #228]	@ (8006da4 <USB_EPStartXfer+0x544>)
 8006cbe:	400b      	ands	r3, r1
 8006cc0:	69b9      	ldr	r1, [r7, #24]
 8006cc2:	0148      	lsls	r0, r1, #5
 8006cc4:	69f9      	ldr	r1, [r7, #28]
 8006cc6:	4401      	add	r1, r0
 8006cc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	015a      	lsls	r2, r3, #5
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cdc:	691a      	ldr	r2, [r3, #16]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ce6:	69b9      	ldr	r1, [r7, #24]
 8006ce8:	0148      	lsls	r0, r1, #5
 8006cea:	69f9      	ldr	r1, [r7, #28]
 8006cec:	4401      	add	r1, r0
 8006cee:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006cf6:	79fb      	ldrb	r3, [r7, #7]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d10d      	bne.n	8006d18 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d009      	beq.n	8006d18 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	68d9      	ldr	r1, [r3, #12]
 8006d08:	69bb      	ldr	r3, [r7, #24]
 8006d0a:	015a      	lsls	r2, r3, #5
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	4413      	add	r3, r2
 8006d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d14:	460a      	mov	r2, r1
 8006d16:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	791b      	ldrb	r3, [r3, #4]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d128      	bne.n	8006d72 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d110      	bne.n	8006d52 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	015a      	lsls	r2, r3, #5
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	4413      	add	r3, r2
 8006d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69ba      	ldr	r2, [r7, #24]
 8006d40:	0151      	lsls	r1, r2, #5
 8006d42:	69fa      	ldr	r2, [r7, #28]
 8006d44:	440a      	add	r2, r1
 8006d46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d4a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	e00f      	b.n	8006d72 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	0151      	lsls	r1, r2, #5
 8006d64:	69fa      	ldr	r2, [r7, #28]
 8006d66:	440a      	add	r2, r1
 8006d68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d70:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	0151      	lsls	r1, r2, #5
 8006d84:	69fa      	ldr	r2, [r7, #28]
 8006d86:	440a      	add	r2, r1
 8006d88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d8c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006d90:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d92:	2300      	movs	r3, #0
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3720      	adds	r7, #32
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	fff80000 	.word	0xfff80000
 8006da0:	e007ffff 	.word	0xe007ffff
 8006da4:	1ff80000 	.word	0x1ff80000

08006da8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b087      	sub	sp, #28
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006db2:	2300      	movs	r3, #0
 8006db4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	785b      	ldrb	r3, [r3, #1]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d14a      	bne.n	8006e5c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dde:	f040 8086 	bne.w	8006eee <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	015a      	lsls	r2, r3, #5
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	4413      	add	r3, r2
 8006dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	7812      	ldrb	r2, [r2, #0]
 8006df6:	0151      	lsls	r1, r2, #5
 8006df8:	693a      	ldr	r2, [r7, #16]
 8006dfa:	440a      	add	r2, r1
 8006dfc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e04:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	015a      	lsls	r2, r3, #5
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	683a      	ldr	r2, [r7, #0]
 8006e18:	7812      	ldrb	r2, [r2, #0]
 8006e1a:	0151      	lsls	r1, r2, #5
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	440a      	add	r2, r1
 8006e20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006e28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d902      	bls.n	8006e40 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	75fb      	strb	r3, [r7, #23]
          break;
 8006e3e:	e056      	b.n	8006eee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	015a      	lsls	r2, r3, #5
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	4413      	add	r3, r2
 8006e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e58:	d0e7      	beq.n	8006e2a <USB_EPStopXfer+0x82>
 8006e5a:	e048      	b.n	8006eee <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	015a      	lsls	r2, r3, #5
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	4413      	add	r3, r2
 8006e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e74:	d13b      	bne.n	8006eee <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	781b      	ldrb	r3, [r3, #0]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	683a      	ldr	r2, [r7, #0]
 8006e88:	7812      	ldrb	r2, [r2, #0]
 8006e8a:	0151      	lsls	r1, r2, #5
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	440a      	add	r2, r1
 8006e90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006e98:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	015a      	lsls	r2, r3, #5
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	7812      	ldrb	r2, [r2, #0]
 8006eae:	0151      	lsls	r1, r2, #5
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	440a      	add	r2, r1
 8006eb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006eb8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ebc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d902      	bls.n	8006ed4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006ece:	2301      	movs	r3, #1
 8006ed0:	75fb      	strb	r3, [r7, #23]
          break;
 8006ed2:	e00c      	b.n	8006eee <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	015a      	lsls	r2, r3, #5
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	4413      	add	r3, r2
 8006ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ee8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006eec:	d0e7      	beq.n	8006ebe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	371c      	adds	r7, #28
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b089      	sub	sp, #36	@ 0x24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	60f8      	str	r0, [r7, #12]
 8006f04:	60b9      	str	r1, [r7, #8]
 8006f06:	4611      	mov	r1, r2
 8006f08:	461a      	mov	r2, r3
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	71fb      	strb	r3, [r7, #7]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006f1a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d123      	bne.n	8006f6a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006f22:	88bb      	ldrh	r3, [r7, #4]
 8006f24:	3303      	adds	r3, #3
 8006f26:	089b      	lsrs	r3, r3, #2
 8006f28:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	61bb      	str	r3, [r7, #24]
 8006f2e:	e018      	b.n	8006f62 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006f30:	79fb      	ldrb	r3, [r7, #7]
 8006f32:	031a      	lsls	r2, r3, #12
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	3301      	adds	r3, #1
 8006f48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f50:	69fb      	ldr	r3, [r7, #28]
 8006f52:	3301      	adds	r3, #1
 8006f54:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	3301      	adds	r3, #1
 8006f5a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	61bb      	str	r3, [r7, #24]
 8006f62:	69ba      	ldr	r2, [r7, #24]
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d3e2      	bcc.n	8006f30 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3724      	adds	r7, #36	@ 0x24
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b08b      	sub	sp, #44	@ 0x2c
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	4613      	mov	r3, r2
 8006f84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006f8e:	88fb      	ldrh	r3, [r7, #6]
 8006f90:	089b      	lsrs	r3, r3, #2
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006f96:	88fb      	ldrh	r3, [r7, #6]
 8006f98:	f003 0303 	and.w	r3, r3, #3
 8006f9c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	623b      	str	r3, [r7, #32]
 8006fa2:	e014      	b.n	8006fce <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fae:	601a      	str	r2, [r3, #0]
    pDest++;
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb8:	3301      	adds	r3, #1
 8006fba:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	623b      	str	r3, [r7, #32]
 8006fce:	6a3a      	ldr	r2, [r7, #32]
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d3e6      	bcc.n	8006fa4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006fd6:	8bfb      	ldrh	r3, [r7, #30]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d01e      	beq.n	800701a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f107 0310 	add.w	r3, r7, #16
 8006fec:	6812      	ldr	r2, [r2, #0]
 8006fee:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	6a3b      	ldr	r3, [r7, #32]
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	00db      	lsls	r3, r3, #3
 8006ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ffc:	b2da      	uxtb	r2, r3
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	701a      	strb	r2, [r3, #0]
      i++;
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	3301      	adds	r3, #1
 8007006:	623b      	str	r3, [r7, #32]
      pDest++;
 8007008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700a:	3301      	adds	r3, #1
 800700c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800700e:	8bfb      	ldrh	r3, [r7, #30]
 8007010:	3b01      	subs	r3, #1
 8007012:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007014:	8bfb      	ldrh	r3, [r7, #30]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d1ea      	bne.n	8006ff0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800701a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800701c:	4618      	mov	r0, r3
 800701e:	372c      	adds	r7, #44	@ 0x2c
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr

08007028 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007028:	b480      	push	{r7}
 800702a:	b085      	sub	sp, #20
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	781b      	ldrb	r3, [r3, #0]
 800703a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	785b      	ldrb	r3, [r3, #1]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d12c      	bne.n	800709e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	015a      	lsls	r2, r3, #5
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4413      	add	r3, r2
 800704c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	db12      	blt.n	800707c <USB_EPSetStall+0x54>
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00f      	beq.n	800707c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	0151      	lsls	r1, r2, #5
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	440a      	add	r2, r1
 8007072:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007076:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800707a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4413      	add	r3, r2
 8007084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	0151      	lsls	r1, r2, #5
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	440a      	add	r2, r1
 8007092:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007096:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800709a:	6013      	str	r3, [r2, #0]
 800709c:	e02b      	b.n	80070f6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	015a      	lsls	r2, r3, #5
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	4413      	add	r3, r2
 80070a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	db12      	blt.n	80070d6 <USB_EPSetStall+0xae>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00f      	beq.n	80070d6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	015a      	lsls	r2, r3, #5
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	4413      	add	r3, r2
 80070be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	0151      	lsls	r1, r2, #5
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	440a      	add	r2, r1
 80070cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80070d4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	015a      	lsls	r2, r3, #5
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	4413      	add	r3, r2
 80070de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68ba      	ldr	r2, [r7, #8]
 80070e6:	0151      	lsls	r1, r2, #5
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	440a      	add	r2, r1
 80070ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80070f4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80070f6:	2300      	movs	r3, #0
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3714      	adds	r7, #20
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d128      	bne.n	8007172 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	015a      	lsls	r2, r3, #5
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	4413      	add	r3, r2
 8007128:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68ba      	ldr	r2, [r7, #8]
 8007130:	0151      	lsls	r1, r2, #5
 8007132:	68fa      	ldr	r2, [r7, #12]
 8007134:	440a      	add	r2, r1
 8007136:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800713a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800713e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	791b      	ldrb	r3, [r3, #4]
 8007144:	2b03      	cmp	r3, #3
 8007146:	d003      	beq.n	8007150 <USB_EPClearStall+0x4c>
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	791b      	ldrb	r3, [r3, #4]
 800714c:	2b02      	cmp	r3, #2
 800714e:	d138      	bne.n	80071c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	015a      	lsls	r2, r3, #5
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	4413      	add	r3, r2
 8007158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	0151      	lsls	r1, r2, #5
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	440a      	add	r2, r1
 8007166:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800716a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800716e:	6013      	str	r3, [r2, #0]
 8007170:	e027      	b.n	80071c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	015a      	lsls	r2, r3, #5
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	4413      	add	r3, r2
 800717a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	68ba      	ldr	r2, [r7, #8]
 8007182:	0151      	lsls	r1, r2, #5
 8007184:	68fa      	ldr	r2, [r7, #12]
 8007186:	440a      	add	r2, r1
 8007188:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800718c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007190:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	791b      	ldrb	r3, [r3, #4]
 8007196:	2b03      	cmp	r3, #3
 8007198:	d003      	beq.n	80071a2 <USB_EPClearStall+0x9e>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	791b      	ldrb	r3, [r3, #4]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d10f      	bne.n	80071c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	015a      	lsls	r2, r3, #5
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	4413      	add	r3, r2
 80071aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68ba      	ldr	r2, [r7, #8]
 80071b2:	0151      	lsls	r1, r2, #5
 80071b4:	68fa      	ldr	r2, [r7, #12]
 80071b6:	440a      	add	r2, r1
 80071b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80071c2:	2300      	movs	r3, #0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3714      	adds	r7, #20
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b085      	sub	sp, #20
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
 80071d8:	460b      	mov	r3, r1
 80071da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68fa      	ldr	r2, [r7, #12]
 80071ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80071ee:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80071f2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007204:	68f9      	ldr	r1, [r7, #12]
 8007206:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800720a:	4313      	orrs	r3, r2
 800720c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800720e:	2300      	movs	r3, #0
}
 8007210:	4618      	mov	r0, r3
 8007212:	3714      	adds	r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800721c:	b480      	push	{r7}
 800721e:	b085      	sub	sp, #20
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800724a:	f023 0302 	bic.w	r3, r3, #2
 800724e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3714      	adds	r7, #20
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr

0800725e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800725e:	b480      	push	{r7}
 8007260:	b085      	sub	sp, #20
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007278:	f023 0303 	bic.w	r3, r3, #3
 800727c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800728c:	f043 0302 	orr.w	r3, r3, #2
 8007290:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b085      	sub	sp, #20
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	4013      	ands	r3, r2
 80072b6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80072b8:	68fb      	ldr	r3, [r7, #12]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3714      	adds	r7, #20
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b085      	sub	sp, #20
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e2:	69db      	ldr	r3, [r3, #28]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	4013      	ands	r3, r2
 80072e8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	0c1b      	lsrs	r3, r3, #16
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b085      	sub	sp, #20
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007316:	69db      	ldr	r3, [r3, #28]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	4013      	ands	r3, r2
 800731c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	b29b      	uxth	r3, r3
}
 8007322:	4618      	mov	r0, r3
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800732e:	b480      	push	{r7}
 8007330:	b085      	sub	sp, #20
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
 8007336:	460b      	mov	r3, r1
 8007338:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800733e:	78fb      	ldrb	r3, [r7, #3]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	4013      	ands	r3, r2
 800735a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800735c:	68bb      	ldr	r3, [r7, #8]
}
 800735e:	4618      	mov	r0, r3
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800736a:	b480      	push	{r7}
 800736c:	b087      	sub	sp, #28
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	460b      	mov	r3, r1
 8007374:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800738a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800738c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	fa22 f303 	lsr.w	r3, r2, r3
 800739a:	01db      	lsls	r3, r3, #7
 800739c:	b2db      	uxtb	r3, r3
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	693a      	ldr	r2, [r7, #16]
 80073b4:	4013      	ands	r3, r2
 80073b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80073b8:	68bb      	ldr	r3, [r7, #8]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	371c      	adds	r7, #28
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	f003 0301 	and.w	r3, r3, #1
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr
	...

080073e4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073fe:	4619      	mov	r1, r3
 8007400:	4b09      	ldr	r3, [pc, #36]	@ (8007428 <USB_ActivateSetup+0x44>)
 8007402:	4013      	ands	r3, r2
 8007404:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007418:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	fffff800 	.word	0xfffff800

0800742c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800742c:	b480      	push	{r7}
 800742e:	b087      	sub	sp, #28
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	460b      	mov	r3, r1
 8007436:	607a      	str	r2, [r7, #4]
 8007438:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	333c      	adds	r3, #60	@ 0x3c
 8007442:	3304      	adds	r3, #4
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	4a26      	ldr	r2, [pc, #152]	@ (80074e4 <USB_EP0_OutStart+0xb8>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d90a      	bls.n	8007466 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800745c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007460:	d101      	bne.n	8007466 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007462:	2300      	movs	r3, #0
 8007464:	e037      	b.n	80074d6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746c:	461a      	mov	r2, r3
 800746e:	2300      	movs	r3, #0
 8007470:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007480:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007484:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007494:	f043 0318 	orr.w	r3, r3, #24
 8007498:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074a8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80074ac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80074ae:	7afb      	ldrb	r3, [r7, #11]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d10f      	bne.n	80074d4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ba:	461a      	mov	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80074ce:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80074d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	371c      	adds	r7, #28
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop
 80074e4:	4f54300a 	.word	0x4f54300a

080074e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	3301      	adds	r3, #1
 80074f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007500:	d901      	bls.n	8007506 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e01b      	b.n	800753e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	691b      	ldr	r3, [r3, #16]
 800750a:	2b00      	cmp	r3, #0
 800750c:	daf2      	bge.n	80074f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800750e:	2300      	movs	r3, #0
 8007510:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	f043 0201 	orr.w	r2, r3, #1
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	3301      	adds	r3, #1
 8007522:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800752a:	d901      	bls.n	8007530 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e006      	b.n	800753e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	2b01      	cmp	r3, #1
 800753a:	d0f0      	beq.n	800751e <USB_CoreReset+0x36>

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
	...

0800754c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
 8007554:	460b      	mov	r3, r1
 8007556:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007558:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800755c:	f002 fcee 	bl	8009f3c <USBD_static_malloc>
 8007560:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d109      	bne.n	800757c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	32b0      	adds	r2, #176	@ 0xb0
 8007572:	2100      	movs	r1, #0
 8007574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007578:	2302      	movs	r3, #2
 800757a:	e0d4      	b.n	8007726 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800757c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8007580:	2100      	movs	r1, #0
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f003 fa79 	bl	800aa7a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	32b0      	adds	r2, #176	@ 0xb0
 8007592:	68f9      	ldr	r1, [r7, #12]
 8007594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	32b0      	adds	r2, #176	@ 0xb0
 80075a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	7c1b      	ldrb	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d138      	bne.n	8007626 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80075b4:	4b5e      	ldr	r3, [pc, #376]	@ (8007730 <USBD_CDC_Init+0x1e4>)
 80075b6:	7819      	ldrb	r1, [r3, #0]
 80075b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80075bc:	2202      	movs	r2, #2
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f002 fb99 	bl	8009cf6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80075c4:	4b5a      	ldr	r3, [pc, #360]	@ (8007730 <USBD_CDC_Init+0x1e4>)
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	f003 020f 	and.w	r2, r3, #15
 80075cc:	6879      	ldr	r1, [r7, #4]
 80075ce:	4613      	mov	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	440b      	add	r3, r1
 80075d8:	3324      	adds	r3, #36	@ 0x24
 80075da:	2201      	movs	r2, #1
 80075dc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80075de:	4b55      	ldr	r3, [pc, #340]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 80075e0:	7819      	ldrb	r1, [r3, #0]
 80075e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80075e6:	2202      	movs	r2, #2
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f002 fb84 	bl	8009cf6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80075ee:	4b51      	ldr	r3, [pc, #324]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	f003 020f 	and.w	r2, r3, #15
 80075f6:	6879      	ldr	r1, [r7, #4]
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	440b      	add	r3, r1
 8007602:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007606:	2201      	movs	r2, #1
 8007608:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800760a:	4b4b      	ldr	r3, [pc, #300]	@ (8007738 <USBD_CDC_Init+0x1ec>)
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	f003 020f 	and.w	r2, r3, #15
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	4613      	mov	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	440b      	add	r3, r1
 800761e:	3326      	adds	r3, #38	@ 0x26
 8007620:	2210      	movs	r2, #16
 8007622:	801a      	strh	r2, [r3, #0]
 8007624:	e035      	b.n	8007692 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007626:	4b42      	ldr	r3, [pc, #264]	@ (8007730 <USBD_CDC_Init+0x1e4>)
 8007628:	7819      	ldrb	r1, [r3, #0]
 800762a:	2340      	movs	r3, #64	@ 0x40
 800762c:	2202      	movs	r2, #2
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f002 fb61 	bl	8009cf6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007634:	4b3e      	ldr	r3, [pc, #248]	@ (8007730 <USBD_CDC_Init+0x1e4>)
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	f003 020f 	and.w	r2, r3, #15
 800763c:	6879      	ldr	r1, [r7, #4]
 800763e:	4613      	mov	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4413      	add	r3, r2
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	440b      	add	r3, r1
 8007648:	3324      	adds	r3, #36	@ 0x24
 800764a:	2201      	movs	r2, #1
 800764c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800764e:	4b39      	ldr	r3, [pc, #228]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 8007650:	7819      	ldrb	r1, [r3, #0]
 8007652:	2340      	movs	r3, #64	@ 0x40
 8007654:	2202      	movs	r2, #2
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f002 fb4d 	bl	8009cf6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800765c:	4b35      	ldr	r3, [pc, #212]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 800765e:	781b      	ldrb	r3, [r3, #0]
 8007660:	f003 020f 	and.w	r2, r3, #15
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	4613      	mov	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	440b      	add	r3, r1
 8007670:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007674:	2201      	movs	r2, #1
 8007676:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007678:	4b2f      	ldr	r3, [pc, #188]	@ (8007738 <USBD_CDC_Init+0x1ec>)
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	f003 020f 	and.w	r2, r3, #15
 8007680:	6879      	ldr	r1, [r7, #4]
 8007682:	4613      	mov	r3, r2
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	009b      	lsls	r3, r3, #2
 800768a:	440b      	add	r3, r1
 800768c:	3326      	adds	r3, #38	@ 0x26
 800768e:	2210      	movs	r2, #16
 8007690:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007692:	4b29      	ldr	r3, [pc, #164]	@ (8007738 <USBD_CDC_Init+0x1ec>)
 8007694:	7819      	ldrb	r1, [r3, #0]
 8007696:	2308      	movs	r3, #8
 8007698:	2203      	movs	r2, #3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f002 fb2b 	bl	8009cf6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80076a0:	4b25      	ldr	r3, [pc, #148]	@ (8007738 <USBD_CDC_Init+0x1ec>)
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	f003 020f 	and.w	r2, r3, #15
 80076a8:	6879      	ldr	r1, [r7, #4]
 80076aa:	4613      	mov	r3, r2
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	4413      	add	r3, r2
 80076b0:	009b      	lsls	r3, r3, #2
 80076b2:	440b      	add	r3, r1
 80076b4:	3324      	adds	r3, #36	@ 0x24
 80076b6:	2201      	movs	r2, #1
 80076b8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2200      	movs	r2, #0
 80076be:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	33b0      	adds	r3, #176	@ 0xb0
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4413      	add	r3, r2
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d101      	bne.n	80076f4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80076f0:	2302      	movs	r3, #2
 80076f2:	e018      	b.n	8007726 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	7c1b      	ldrb	r3, [r3, #16]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d10a      	bne.n	8007712 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80076fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 80076fe:	7819      	ldrb	r1, [r3, #0]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007706:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f002 fbe2 	bl	8009ed4 <USBD_LL_PrepareReceive>
 8007710:	e008      	b.n	8007724 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007712:	4b08      	ldr	r3, [pc, #32]	@ (8007734 <USBD_CDC_Init+0x1e8>)
 8007714:	7819      	ldrb	r1, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800771c:	2340      	movs	r3, #64	@ 0x40
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f002 fbd8 	bl	8009ed4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	24000097 	.word	0x24000097
 8007734:	24000098 	.word	0x24000098
 8007738:	24000099 	.word	0x24000099

0800773c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	460b      	mov	r3, r1
 8007746:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007748:	4b3a      	ldr	r3, [pc, #232]	@ (8007834 <USBD_CDC_DeInit+0xf8>)
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f002 faf7 	bl	8009d42 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007754:	4b37      	ldr	r3, [pc, #220]	@ (8007834 <USBD_CDC_DeInit+0xf8>)
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	f003 020f 	and.w	r2, r3, #15
 800775c:	6879      	ldr	r1, [r7, #4]
 800775e:	4613      	mov	r3, r2
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4413      	add	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	440b      	add	r3, r1
 8007768:	3324      	adds	r3, #36	@ 0x24
 800776a:	2200      	movs	r2, #0
 800776c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800776e:	4b32      	ldr	r3, [pc, #200]	@ (8007838 <USBD_CDC_DeInit+0xfc>)
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	4619      	mov	r1, r3
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f002 fae4 	bl	8009d42 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800777a:	4b2f      	ldr	r3, [pc, #188]	@ (8007838 <USBD_CDC_DeInit+0xfc>)
 800777c:	781b      	ldrb	r3, [r3, #0]
 800777e:	f003 020f 	and.w	r2, r3, #15
 8007782:	6879      	ldr	r1, [r7, #4]
 8007784:	4613      	mov	r3, r2
 8007786:	009b      	lsls	r3, r3, #2
 8007788:	4413      	add	r3, r2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	440b      	add	r3, r1
 800778e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007792:	2200      	movs	r2, #0
 8007794:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8007796:	4b29      	ldr	r3, [pc, #164]	@ (800783c <USBD_CDC_DeInit+0x100>)
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	4619      	mov	r1, r3
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f002 fad0 	bl	8009d42 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80077a2:	4b26      	ldr	r3, [pc, #152]	@ (800783c <USBD_CDC_DeInit+0x100>)
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	f003 020f 	and.w	r2, r3, #15
 80077aa:	6879      	ldr	r1, [r7, #4]
 80077ac:	4613      	mov	r3, r2
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	4413      	add	r3, r2
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	440b      	add	r3, r1
 80077b6:	3324      	adds	r3, #36	@ 0x24
 80077b8:	2200      	movs	r2, #0
 80077ba:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80077bc:	4b1f      	ldr	r3, [pc, #124]	@ (800783c <USBD_CDC_DeInit+0x100>)
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	f003 020f 	and.w	r2, r3, #15
 80077c4:	6879      	ldr	r1, [r7, #4]
 80077c6:	4613      	mov	r3, r2
 80077c8:	009b      	lsls	r3, r3, #2
 80077ca:	4413      	add	r3, r2
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	440b      	add	r3, r1
 80077d0:	3326      	adds	r3, #38	@ 0x26
 80077d2:	2200      	movs	r2, #0
 80077d4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	32b0      	adds	r2, #176	@ 0xb0
 80077e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d01f      	beq.n	8007828 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	33b0      	adds	r3, #176	@ 0xb0
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	32b0      	adds	r2, #176	@ 0xb0
 8007806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800780a:	4618      	mov	r0, r3
 800780c:	f002 fba4 	bl	8009f58 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	32b0      	adds	r2, #176	@ 0xb0
 800781a:	2100      	movs	r1, #0
 800781c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2200      	movs	r2, #0
 8007824:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop
 8007834:	24000097 	.word	0x24000097
 8007838:	24000098 	.word	0x24000098
 800783c:	24000099 	.word	0x24000099

08007840 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	32b0      	adds	r2, #176	@ 0xb0
 8007854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007858:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800785a:	2300      	movs	r3, #0
 800785c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800785e:	2300      	movs	r3, #0
 8007860:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d101      	bne.n	8007870 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800786c:	2303      	movs	r3, #3
 800786e:	e0bf      	b.n	80079f0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007878:	2b00      	cmp	r3, #0
 800787a:	d050      	beq.n	800791e <USBD_CDC_Setup+0xde>
 800787c:	2b20      	cmp	r3, #32
 800787e:	f040 80af 	bne.w	80079e0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	88db      	ldrh	r3, [r3, #6]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d03a      	beq.n	8007900 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	b25b      	sxtb	r3, r3
 8007890:	2b00      	cmp	r3, #0
 8007892:	da1b      	bge.n	80078cc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	33b0      	adds	r3, #176	@ 0xb0
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80078aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	88d2      	ldrh	r2, [r2, #6]
 80078b0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	88db      	ldrh	r3, [r3, #6]
 80078b6:	2b07      	cmp	r3, #7
 80078b8:	bf28      	it	cs
 80078ba:	2307      	movcs	r3, #7
 80078bc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	89fa      	ldrh	r2, [r7, #14]
 80078c2:	4619      	mov	r1, r3
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f001 fdbd 	bl	8009444 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80078ca:	e090      	b.n	80079ee <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	785a      	ldrb	r2, [r3, #1]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	88db      	ldrh	r3, [r3, #6]
 80078da:	2b3f      	cmp	r3, #63	@ 0x3f
 80078dc:	d803      	bhi.n	80078e6 <USBD_CDC_Setup+0xa6>
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	88db      	ldrh	r3, [r3, #6]
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	e000      	b.n	80078e8 <USBD_CDC_Setup+0xa8>
 80078e6:	2240      	movs	r2, #64	@ 0x40
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80078ee:	6939      	ldr	r1, [r7, #16]
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80078f6:	461a      	mov	r2, r3
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f001 fdcf 	bl	800949c <USBD_CtlPrepareRx>
      break;
 80078fe:	e076      	b.n	80079ee <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	33b0      	adds	r3, #176	@ 0xb0
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4413      	add	r3, r2
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	7850      	ldrb	r0, [r2, #1]
 8007916:	2200      	movs	r2, #0
 8007918:	6839      	ldr	r1, [r7, #0]
 800791a:	4798      	blx	r3
      break;
 800791c:	e067      	b.n	80079ee <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	785b      	ldrb	r3, [r3, #1]
 8007922:	2b0b      	cmp	r3, #11
 8007924:	d851      	bhi.n	80079ca <USBD_CDC_Setup+0x18a>
 8007926:	a201      	add	r2, pc, #4	@ (adr r2, 800792c <USBD_CDC_Setup+0xec>)
 8007928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792c:	0800795d 	.word	0x0800795d
 8007930:	080079d9 	.word	0x080079d9
 8007934:	080079cb 	.word	0x080079cb
 8007938:	080079cb 	.word	0x080079cb
 800793c:	080079cb 	.word	0x080079cb
 8007940:	080079cb 	.word	0x080079cb
 8007944:	080079cb 	.word	0x080079cb
 8007948:	080079cb 	.word	0x080079cb
 800794c:	080079cb 	.word	0x080079cb
 8007950:	080079cb 	.word	0x080079cb
 8007954:	08007987 	.word	0x08007987
 8007958:	080079b1 	.word	0x080079b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b03      	cmp	r3, #3
 8007966:	d107      	bne.n	8007978 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007968:	f107 030a 	add.w	r3, r7, #10
 800796c:	2202      	movs	r2, #2
 800796e:	4619      	mov	r1, r3
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f001 fd67 	bl	8009444 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007976:	e032      	b.n	80079de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007978:	6839      	ldr	r1, [r7, #0]
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f001 fce5 	bl	800934a <USBD_CtlError>
            ret = USBD_FAIL;
 8007980:	2303      	movs	r3, #3
 8007982:	75fb      	strb	r3, [r7, #23]
          break;
 8007984:	e02b      	b.n	80079de <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800798c:	b2db      	uxtb	r3, r3
 800798e:	2b03      	cmp	r3, #3
 8007990:	d107      	bne.n	80079a2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007992:	f107 030d 	add.w	r3, r7, #13
 8007996:	2201      	movs	r2, #1
 8007998:	4619      	mov	r1, r3
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f001 fd52 	bl	8009444 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80079a0:	e01d      	b.n	80079de <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80079a2:	6839      	ldr	r1, [r7, #0]
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f001 fcd0 	bl	800934a <USBD_CtlError>
            ret = USBD_FAIL;
 80079aa:	2303      	movs	r3, #3
 80079ac:	75fb      	strb	r3, [r7, #23]
          break;
 80079ae:	e016      	b.n	80079de <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b03      	cmp	r3, #3
 80079ba:	d00f      	beq.n	80079dc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80079bc:	6839      	ldr	r1, [r7, #0]
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f001 fcc3 	bl	800934a <USBD_CtlError>
            ret = USBD_FAIL;
 80079c4:	2303      	movs	r3, #3
 80079c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80079c8:	e008      	b.n	80079dc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80079ca:	6839      	ldr	r1, [r7, #0]
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f001 fcbc 	bl	800934a <USBD_CtlError>
          ret = USBD_FAIL;
 80079d2:	2303      	movs	r3, #3
 80079d4:	75fb      	strb	r3, [r7, #23]
          break;
 80079d6:	e002      	b.n	80079de <USBD_CDC_Setup+0x19e>
          break;
 80079d8:	bf00      	nop
 80079da:	e008      	b.n	80079ee <USBD_CDC_Setup+0x1ae>
          break;
 80079dc:	bf00      	nop
      }
      break;
 80079de:	e006      	b.n	80079ee <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80079e0:	6839      	ldr	r1, [r7, #0]
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f001 fcb1 	bl	800934a <USBD_CtlError>
      ret = USBD_FAIL;
 80079e8:	2303      	movs	r3, #3
 80079ea:	75fb      	strb	r3, [r7, #23]
      break;
 80079ec:	bf00      	nop
  }

  return (uint8_t)ret;
 80079ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3718      	adds	r7, #24
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b084      	sub	sp, #16
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	460b      	mov	r3, r1
 8007a02:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007a0a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	32b0      	adds	r2, #176	@ 0xb0
 8007a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d101      	bne.n	8007a22 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e065      	b.n	8007aee <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	32b0      	adds	r2, #176	@ 0xb0
 8007a2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007a32:	78fb      	ldrb	r3, [r7, #3]
 8007a34:	f003 020f 	and.w	r2, r3, #15
 8007a38:	6879      	ldr	r1, [r7, #4]
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	4413      	add	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	440b      	add	r3, r1
 8007a44:	3318      	adds	r3, #24
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d02f      	beq.n	8007aac <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007a4c:	78fb      	ldrb	r3, [r7, #3]
 8007a4e:	f003 020f 	and.w	r2, r3, #15
 8007a52:	6879      	ldr	r1, [r7, #4]
 8007a54:	4613      	mov	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4413      	add	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	440b      	add	r3, r1
 8007a5e:	3318      	adds	r3, #24
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	78fb      	ldrb	r3, [r7, #3]
 8007a64:	f003 010f 	and.w	r1, r3, #15
 8007a68:	68f8      	ldr	r0, [r7, #12]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	00db      	lsls	r3, r3, #3
 8007a6e:	440b      	add	r3, r1
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4403      	add	r3, r0
 8007a74:	331c      	adds	r3, #28
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	fbb2 f1f3 	udiv	r1, r2, r3
 8007a7c:	fb01 f303 	mul.w	r3, r1, r3
 8007a80:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d112      	bne.n	8007aac <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007a86:	78fb      	ldrb	r3, [r7, #3]
 8007a88:	f003 020f 	and.w	r2, r3, #15
 8007a8c:	6879      	ldr	r1, [r7, #4]
 8007a8e:	4613      	mov	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	4413      	add	r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	440b      	add	r3, r1
 8007a98:	3318      	adds	r3, #24
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007a9e:	78f9      	ldrb	r1, [r7, #3]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f002 f9f4 	bl	8009e92 <USBD_LL_Transmit>
 8007aaa:	e01f      	b.n	8007aec <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	33b0      	adds	r3, #176	@ 0xb0
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d010      	beq.n	8007aec <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	33b0      	adds	r3, #176	@ 0xb0
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	4413      	add	r3, r2
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007ae8:	78fa      	ldrb	r2, [r7, #3]
 8007aea:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3710      	adds	r7, #16
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b084      	sub	sp, #16
 8007afa:	af00      	add	r7, sp, #0
 8007afc:	6078      	str	r0, [r7, #4]
 8007afe:	460b      	mov	r3, r1
 8007b00:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	32b0      	adds	r2, #176	@ 0xb0
 8007b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b10:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	32b0      	adds	r2, #176	@ 0xb0
 8007b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d101      	bne.n	8007b28 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e01a      	b.n	8007b5e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007b28:	78fb      	ldrb	r3, [r7, #3]
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f002 f9f2 	bl	8009f16 <USBD_LL_GetRxDataSize>
 8007b32:	4602      	mov	r2, r0
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	33b0      	adds	r3, #176	@ 0xb0
 8007b44:	009b      	lsls	r3, r3, #2
 8007b46:	4413      	add	r3, r2
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007b52:	68fa      	ldr	r2, [r7, #12]
 8007b54:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007b58:	4611      	mov	r1, r2
 8007b5a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b084      	sub	sp, #16
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	32b0      	adds	r2, #176	@ 0xb0
 8007b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b7c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e024      	b.n	8007bd2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	33b0      	adds	r3, #176	@ 0xb0
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	4413      	add	r3, r2
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d019      	beq.n	8007bd0 <USBD_CDC_EP0_RxReady+0x6a>
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007ba2:	2bff      	cmp	r3, #255	@ 0xff
 8007ba4:	d014      	beq.n	8007bd0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	33b0      	adds	r3, #176	@ 0xb0
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007bbe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007bc6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	22ff      	movs	r2, #255	@ 0xff
 8007bcc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
	...

08007bdc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007be4:	2182      	movs	r1, #130	@ 0x82
 8007be6:	4818      	ldr	r0, [pc, #96]	@ (8007c48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007be8:	f000 fd4f 	bl	800868a <USBD_GetEpDesc>
 8007bec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007bee:	2101      	movs	r1, #1
 8007bf0:	4815      	ldr	r0, [pc, #84]	@ (8007c48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007bf2:	f000 fd4a 	bl	800868a <USBD_GetEpDesc>
 8007bf6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007bf8:	2181      	movs	r1, #129	@ 0x81
 8007bfa:	4813      	ldr	r0, [pc, #76]	@ (8007c48 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007bfc:	f000 fd45 	bl	800868a <USBD_GetEpDesc>
 8007c00:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d002      	beq.n	8007c0e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	2210      	movs	r2, #16
 8007c0c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c0e:	693b      	ldr	r3, [r7, #16]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d006      	beq.n	8007c22 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c1c:	711a      	strb	r2, [r3, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d006      	beq.n	8007c36 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c30:	711a      	strb	r2, [r3, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2243      	movs	r2, #67	@ 0x43
 8007c3a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007c3c:	4b02      	ldr	r3, [pc, #8]	@ (8007c48 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3718      	adds	r7, #24
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	24000054 	.word	0x24000054

08007c4c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b086      	sub	sp, #24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007c54:	2182      	movs	r1, #130	@ 0x82
 8007c56:	4818      	ldr	r0, [pc, #96]	@ (8007cb8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007c58:	f000 fd17 	bl	800868a <USBD_GetEpDesc>
 8007c5c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007c5e:	2101      	movs	r1, #1
 8007c60:	4815      	ldr	r0, [pc, #84]	@ (8007cb8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007c62:	f000 fd12 	bl	800868a <USBD_GetEpDesc>
 8007c66:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007c68:	2181      	movs	r1, #129	@ 0x81
 8007c6a:	4813      	ldr	r0, [pc, #76]	@ (8007cb8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007c6c:	f000 fd0d 	bl	800868a <USBD_GetEpDesc>
 8007c70:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d002      	beq.n	8007c7e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	2210      	movs	r2, #16
 8007c7c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d006      	beq.n	8007c92 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	2200      	movs	r2, #0
 8007c88:	711a      	strb	r2, [r3, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f042 0202 	orr.w	r2, r2, #2
 8007c90:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d006      	beq.n	8007ca6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	711a      	strb	r2, [r3, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	f042 0202 	orr.w	r2, r2, #2
 8007ca4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2243      	movs	r2, #67	@ 0x43
 8007caa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007cac:	4b02      	ldr	r3, [pc, #8]	@ (8007cb8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3718      	adds	r7, #24
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop
 8007cb8:	24000054 	.word	0x24000054

08007cbc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007cc4:	2182      	movs	r1, #130	@ 0x82
 8007cc6:	4818      	ldr	r0, [pc, #96]	@ (8007d28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007cc8:	f000 fcdf 	bl	800868a <USBD_GetEpDesc>
 8007ccc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007cce:	2101      	movs	r1, #1
 8007cd0:	4815      	ldr	r0, [pc, #84]	@ (8007d28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007cd2:	f000 fcda 	bl	800868a <USBD_GetEpDesc>
 8007cd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007cd8:	2181      	movs	r1, #129	@ 0x81
 8007cda:	4813      	ldr	r0, [pc, #76]	@ (8007d28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007cdc:	f000 fcd5 	bl	800868a <USBD_GetEpDesc>
 8007ce0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	2210      	movs	r2, #16
 8007cec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d006      	beq.n	8007d02 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cfc:	711a      	strb	r2, [r3, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d006      	beq.n	8007d16 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d10:	711a      	strb	r2, [r3, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2243      	movs	r2, #67	@ 0x43
 8007d1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007d1c:	4b02      	ldr	r3, [pc, #8]	@ (8007d28 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	24000054 	.word	0x24000054

08007d2c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	220a      	movs	r2, #10
 8007d38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007d3a:	4b03      	ldr	r3, [pc, #12]	@ (8007d48 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	370c      	adds	r7, #12
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	24000010 	.word	0x24000010

08007d4c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d101      	bne.n	8007d60 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	e009      	b.n	8007d74 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	33b0      	adds	r3, #176	@ 0xb0
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4413      	add	r3, r2
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007d72:	2300      	movs	r3, #0
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr

08007d80 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b087      	sub	sp, #28
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	32b0      	adds	r2, #176	@ 0xb0
 8007d96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d9a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d101      	bne.n	8007da6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e008      	b.n	8007db8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	68ba      	ldr	r2, [r7, #8]
 8007daa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007db6:	2300      	movs	r3, #0
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	371c      	adds	r7, #28
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b085      	sub	sp, #20
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	32b0      	adds	r2, #176	@ 0xb0
 8007dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ddc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d101      	bne.n	8007de8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007de4:	2303      	movs	r3, #3
 8007de6:	e004      	b.n	8007df2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	683a      	ldr	r2, [r7, #0]
 8007dec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
	...

08007e00 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	32b0      	adds	r2, #176	@ 0xb0
 8007e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e16:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d101      	bne.n	8007e26 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007e22:	2303      	movs	r3, #3
 8007e24:	e025      	b.n	8007e72 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d11f      	bne.n	8007e70 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007e38:	4b10      	ldr	r3, [pc, #64]	@ (8007e7c <USBD_CDC_TransmitPacket+0x7c>)
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	f003 020f 	and.w	r2, r3, #15
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	4613      	mov	r3, r2
 8007e4a:	009b      	lsls	r3, r3, #2
 8007e4c:	4413      	add	r3, r2
 8007e4e:	009b      	lsls	r3, r3, #2
 8007e50:	4403      	add	r3, r0
 8007e52:	3318      	adds	r3, #24
 8007e54:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007e56:	4b09      	ldr	r3, [pc, #36]	@ (8007e7c <USBD_CDC_TransmitPacket+0x7c>)
 8007e58:	7819      	ldrb	r1, [r3, #0]
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007e60:	68bb      	ldr	r3, [r7, #8]
 8007e62:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f002 f813 	bl	8009e92 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	24000097 	.word	0x24000097

08007e80 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	32b0      	adds	r2, #176	@ 0xb0
 8007e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e96:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	32b0      	adds	r2, #176	@ 0xb0
 8007ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d101      	bne.n	8007eae <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e018      	b.n	8007ee0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	7c1b      	ldrb	r3, [r3, #16]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d10a      	bne.n	8007ecc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee8 <USBD_CDC_ReceivePacket+0x68>)
 8007eb8:	7819      	ldrb	r1, [r3, #0]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ec0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f002 f805 	bl	8009ed4 <USBD_LL_PrepareReceive>
 8007eca:	e008      	b.n	8007ede <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007ecc:	4b06      	ldr	r3, [pc, #24]	@ (8007ee8 <USBD_CDC_ReceivePacket+0x68>)
 8007ece:	7819      	ldrb	r1, [r3, #0]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ed6:	2340      	movs	r3, #64	@ 0x40
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 fffb 	bl	8009ed4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3710      	adds	r7, #16
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	24000098 	.word	0x24000098

08007eec <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b086      	sub	sp, #24
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e01f      	b.n	8007f44 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	68ba      	ldr	r2, [r7, #8]
 8007f26:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	79fa      	ldrb	r2, [r7, #7]
 8007f36:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f001 fe71 	bl	8009c20 <USBD_LL_Init>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3718      	adds	r7, #24
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d101      	bne.n	8007f64 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007f60:	2303      	movs	r3, #3
 8007f62:	e025      	b.n	8007fb0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	32ae      	adds	r2, #174	@ 0xae
 8007f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00f      	beq.n	8007fa0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	32ae      	adds	r2, #174	@ 0xae
 8007f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f90:	f107 020e 	add.w	r2, r7, #14
 8007f94:	4610      	mov	r0, r2
 8007f96:	4798      	blx	r3
 8007f98:	4602      	mov	r2, r0
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007fa6:	1c5a      	adds	r2, r3, #1
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f001 fe7d 	bl	8009cc0 <USBD_LL_Start>
 8007fc6:	4603      	mov	r3, r0
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3708      	adds	r7, #8
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fd8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	370c      	adds	r7, #12
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr

08007fe6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b084      	sub	sp, #16
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	460b      	mov	r3, r1
 8007ff0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d009      	beq.n	8008014 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	78fa      	ldrb	r2, [r7, #3]
 800800a:	4611      	mov	r1, r2
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	4798      	blx	r3
 8008010:	4603      	mov	r3, r0
 8008012:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008014:	7bfb      	ldrb	r3, [r7, #15]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b084      	sub	sp, #16
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	460b      	mov	r3, r1
 8008028:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	78fa      	ldrb	r2, [r7, #3]
 8008038:	4611      	mov	r1, r2
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	4798      	blx	r3
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d001      	beq.n	8008048 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008044:	2303      	movs	r3, #3
 8008046:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008048:	7bfb      	ldrb	r3, [r7, #15]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b084      	sub	sp, #16
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008062:	6839      	ldr	r1, [r7, #0]
 8008064:	4618      	mov	r0, r3
 8008066:	f001 f936 	bl	80092d6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008078:	461a      	mov	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008086:	f003 031f 	and.w	r3, r3, #31
 800808a:	2b02      	cmp	r3, #2
 800808c:	d01a      	beq.n	80080c4 <USBD_LL_SetupStage+0x72>
 800808e:	2b02      	cmp	r3, #2
 8008090:	d822      	bhi.n	80080d8 <USBD_LL_SetupStage+0x86>
 8008092:	2b00      	cmp	r3, #0
 8008094:	d002      	beq.n	800809c <USBD_LL_SetupStage+0x4a>
 8008096:	2b01      	cmp	r3, #1
 8008098:	d00a      	beq.n	80080b0 <USBD_LL_SetupStage+0x5e>
 800809a:	e01d      	b.n	80080d8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080a2:	4619      	mov	r1, r3
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fb63 	bl	8008770 <USBD_StdDevReq>
 80080aa:	4603      	mov	r3, r0
 80080ac:	73fb      	strb	r3, [r7, #15]
      break;
 80080ae:	e020      	b.n	80080f2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080b6:	4619      	mov	r1, r3
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fbcb 	bl	8008854 <USBD_StdItfReq>
 80080be:	4603      	mov	r3, r0
 80080c0:	73fb      	strb	r3, [r7, #15]
      break;
 80080c2:	e016      	b.n	80080f2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fc2d 	bl	800892c <USBD_StdEPReq>
 80080d2:	4603      	mov	r3, r0
 80080d4:	73fb      	strb	r3, [r7, #15]
      break;
 80080d6:	e00c      	b.n	80080f2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80080de:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	4619      	mov	r1, r3
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f001 fe4a 	bl	8009d80 <USBD_LL_StallEP>
 80080ec:	4603      	mov	r3, r0
 80080ee:	73fb      	strb	r3, [r7, #15]
      break;
 80080f0:	bf00      	nop
  }

  return ret;
 80080f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b086      	sub	sp, #24
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	460b      	mov	r3, r1
 8008106:	607a      	str	r2, [r7, #4]
 8008108:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800810a:	2300      	movs	r3, #0
 800810c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800810e:	7afb      	ldrb	r3, [r7, #11]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d16e      	bne.n	80081f2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800811a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008122:	2b03      	cmp	r3, #3
 8008124:	f040 8098 	bne.w	8008258 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	689a      	ldr	r2, [r3, #8]
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	68db      	ldr	r3, [r3, #12]
 8008130:	429a      	cmp	r2, r3
 8008132:	d913      	bls.n	800815c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	689a      	ldr	r2, [r3, #8]
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	1ad2      	subs	r2, r2, r3
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	68da      	ldr	r2, [r3, #12]
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	4293      	cmp	r3, r2
 800814c:	bf28      	it	cs
 800814e:	4613      	movcs	r3, r2
 8008150:	461a      	mov	r2, r3
 8008152:	6879      	ldr	r1, [r7, #4]
 8008154:	68f8      	ldr	r0, [r7, #12]
 8008156:	f001 f9be 	bl	80094d6 <USBD_CtlContinueRx>
 800815a:	e07d      	b.n	8008258 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008162:	f003 031f 	and.w	r3, r3, #31
 8008166:	2b02      	cmp	r3, #2
 8008168:	d014      	beq.n	8008194 <USBD_LL_DataOutStage+0x98>
 800816a:	2b02      	cmp	r3, #2
 800816c:	d81d      	bhi.n	80081aa <USBD_LL_DataOutStage+0xae>
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <USBD_LL_DataOutStage+0x7c>
 8008172:	2b01      	cmp	r3, #1
 8008174:	d003      	beq.n	800817e <USBD_LL_DataOutStage+0x82>
 8008176:	e018      	b.n	80081aa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008178:	2300      	movs	r3, #0
 800817a:	75bb      	strb	r3, [r7, #22]
            break;
 800817c:	e018      	b.n	80081b0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008184:	b2db      	uxtb	r3, r3
 8008186:	4619      	mov	r1, r3
 8008188:	68f8      	ldr	r0, [r7, #12]
 800818a:	f000 fa64 	bl	8008656 <USBD_CoreFindIF>
 800818e:	4603      	mov	r3, r0
 8008190:	75bb      	strb	r3, [r7, #22]
            break;
 8008192:	e00d      	b.n	80081b0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800819a:	b2db      	uxtb	r3, r3
 800819c:	4619      	mov	r1, r3
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f000 fa66 	bl	8008670 <USBD_CoreFindEP>
 80081a4:	4603      	mov	r3, r0
 80081a6:	75bb      	strb	r3, [r7, #22]
            break;
 80081a8:	e002      	b.n	80081b0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80081aa:	2300      	movs	r3, #0
 80081ac:	75bb      	strb	r3, [r7, #22]
            break;
 80081ae:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80081b0:	7dbb      	ldrb	r3, [r7, #22]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d119      	bne.n	80081ea <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d113      	bne.n	80081ea <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80081c2:	7dba      	ldrb	r2, [r7, #22]
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	32ae      	adds	r2, #174	@ 0xae
 80081c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d00b      	beq.n	80081ea <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80081d2:	7dba      	ldrb	r2, [r7, #22]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80081da:	7dba      	ldrb	r2, [r7, #22]
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	32ae      	adds	r2, #174	@ 0xae
 80081e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f001 f984 	bl	80094f8 <USBD_CtlSendStatus>
 80081f0:	e032      	b.n	8008258 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80081f2:	7afb      	ldrb	r3, [r7, #11]
 80081f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	4619      	mov	r1, r3
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f000 fa37 	bl	8008670 <USBD_CoreFindEP>
 8008202:	4603      	mov	r3, r0
 8008204:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008206:	7dbb      	ldrb	r3, [r7, #22]
 8008208:	2bff      	cmp	r3, #255	@ 0xff
 800820a:	d025      	beq.n	8008258 <USBD_LL_DataOutStage+0x15c>
 800820c:	7dbb      	ldrb	r3, [r7, #22]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d122      	bne.n	8008258 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b03      	cmp	r3, #3
 800821c:	d117      	bne.n	800824e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800821e:	7dba      	ldrb	r2, [r7, #22]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	32ae      	adds	r2, #174	@ 0xae
 8008224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008228:	699b      	ldr	r3, [r3, #24]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00f      	beq.n	800824e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800822e:	7dba      	ldrb	r2, [r7, #22]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008236:	7dba      	ldrb	r2, [r7, #22]
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	32ae      	adds	r2, #174	@ 0xae
 800823c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008240:	699b      	ldr	r3, [r3, #24]
 8008242:	7afa      	ldrb	r2, [r7, #11]
 8008244:	4611      	mov	r1, r2
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	4798      	blx	r3
 800824a:	4603      	mov	r3, r0
 800824c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800824e:	7dfb      	ldrb	r3, [r7, #23]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d001      	beq.n	8008258 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008254:	7dfb      	ldrb	r3, [r7, #23]
 8008256:	e000      	b.n	800825a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008258:	2300      	movs	r3, #0
}
 800825a:	4618      	mov	r0, r3
 800825c:	3718      	adds	r7, #24
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b086      	sub	sp, #24
 8008266:	af00      	add	r7, sp, #0
 8008268:	60f8      	str	r0, [r7, #12]
 800826a:	460b      	mov	r3, r1
 800826c:	607a      	str	r2, [r7, #4]
 800826e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008270:	7afb      	ldrb	r3, [r7, #11]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d16f      	bne.n	8008356 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	3314      	adds	r3, #20
 800827a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008282:	2b02      	cmp	r3, #2
 8008284:	d15a      	bne.n	800833c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	689a      	ldr	r2, [r3, #8]
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	429a      	cmp	r2, r3
 8008290:	d914      	bls.n	80082bc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	689a      	ldr	r2, [r3, #8]
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	1ad2      	subs	r2, r2, r3
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	461a      	mov	r2, r3
 80082a6:	6879      	ldr	r1, [r7, #4]
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	f001 f8e6 	bl	800947a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082ae:	2300      	movs	r3, #0
 80082b0:	2200      	movs	r2, #0
 80082b2:	2100      	movs	r1, #0
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f001 fe0d 	bl	8009ed4 <USBD_LL_PrepareReceive>
 80082ba:	e03f      	b.n	800833c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	68da      	ldr	r2, [r3, #12]
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d11c      	bne.n	8008302 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	685a      	ldr	r2, [r3, #4]
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d316      	bcc.n	8008302 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80082de:	429a      	cmp	r2, r3
 80082e0:	d20f      	bcs.n	8008302 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80082e2:	2200      	movs	r2, #0
 80082e4:	2100      	movs	r1, #0
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f001 f8c7 	bl	800947a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80082f4:	2300      	movs	r3, #0
 80082f6:	2200      	movs	r2, #0
 80082f8:	2100      	movs	r1, #0
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f001 fdea 	bl	8009ed4 <USBD_LL_PrepareReceive>
 8008300:	e01c      	b.n	800833c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b03      	cmp	r3, #3
 800830c:	d10f      	bne.n	800832e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008314:	68db      	ldr	r3, [r3, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d009      	beq.n	800832e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800832e:	2180      	movs	r1, #128	@ 0x80
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f001 fd25 	bl	8009d80 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008336:	68f8      	ldr	r0, [r7, #12]
 8008338:	f001 f8f1 	bl	800951e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008342:	2b00      	cmp	r3, #0
 8008344:	d03a      	beq.n	80083bc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008346:	68f8      	ldr	r0, [r7, #12]
 8008348:	f7ff fe42 	bl	8007fd0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2200      	movs	r2, #0
 8008350:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008354:	e032      	b.n	80083bc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008356:	7afb      	ldrb	r3, [r7, #11]
 8008358:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800835c:	b2db      	uxtb	r3, r3
 800835e:	4619      	mov	r1, r3
 8008360:	68f8      	ldr	r0, [r7, #12]
 8008362:	f000 f985 	bl	8008670 <USBD_CoreFindEP>
 8008366:	4603      	mov	r3, r0
 8008368:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	2bff      	cmp	r3, #255	@ 0xff
 800836e:	d025      	beq.n	80083bc <USBD_LL_DataInStage+0x15a>
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d122      	bne.n	80083bc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800837c:	b2db      	uxtb	r3, r3
 800837e:	2b03      	cmp	r3, #3
 8008380:	d11c      	bne.n	80083bc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008382:	7dfa      	ldrb	r2, [r7, #23]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	32ae      	adds	r2, #174	@ 0xae
 8008388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d014      	beq.n	80083bc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008392:	7dfa      	ldrb	r2, [r7, #23]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800839a:	7dfa      	ldrb	r2, [r7, #23]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	32ae      	adds	r2, #174	@ 0xae
 80083a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083a4:	695b      	ldr	r3, [r3, #20]
 80083a6:	7afa      	ldrb	r2, [r7, #11]
 80083a8:	4611      	mov	r1, r2
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	4798      	blx	r3
 80083ae:	4603      	mov	r3, r0
 80083b0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80083b2:	7dbb      	ldrb	r3, [r7, #22]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d001      	beq.n	80083bc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80083b8:	7dbb      	ldrb	r3, [r7, #22]
 80083ba:	e000      	b.n	80083be <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3718      	adds	r7, #24
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b084      	sub	sp, #16
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80083ce:	2300      	movs	r3, #0
 80083d0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d014      	beq.n	800842c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00e      	beq.n	800842c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	6852      	ldr	r2, [r2, #4]
 800841a:	b2d2      	uxtb	r2, r2
 800841c:	4611      	mov	r1, r2
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	4798      	blx	r3
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d001      	beq.n	800842c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008428:	2303      	movs	r3, #3
 800842a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800842c:	2340      	movs	r3, #64	@ 0x40
 800842e:	2200      	movs	r2, #0
 8008430:	2100      	movs	r1, #0
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f001 fc5f 	bl	8009cf6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2240      	movs	r2, #64	@ 0x40
 8008444:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008448:	2340      	movs	r3, #64	@ 0x40
 800844a:	2200      	movs	r2, #0
 800844c:	2180      	movs	r1, #128	@ 0x80
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f001 fc51 	bl	8009cf6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2240      	movs	r2, #64	@ 0x40
 800845e:	621a      	str	r2, [r3, #32]

  return ret;
 8008460:	7bfb      	ldrb	r3, [r7, #15]
}
 8008462:	4618      	mov	r0, r3
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800846a:	b480      	push	{r7}
 800846c:	b083      	sub	sp, #12
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
 8008472:	460b      	mov	r3, r1
 8008474:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	78fa      	ldrb	r2, [r7, #3]
 800847a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800848a:	b480      	push	{r7}
 800848c:	b083      	sub	sp, #12
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008498:	b2db      	uxtb	r3, r3
 800849a:	2b04      	cmp	r3, #4
 800849c:	d006      	beq.n	80084ac <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a4:	b2da      	uxtb	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2204      	movs	r2, #4
 80084b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr

080084c2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80084c2:	b480      	push	{r7}
 80084c4:	b083      	sub	sp, #12
 80084c6:	af00      	add	r7, sp, #0
 80084c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b04      	cmp	r3, #4
 80084d4:	d106      	bne.n	80084e4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80084f2:	b580      	push	{r7, lr}
 80084f4:	b082      	sub	sp, #8
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b03      	cmp	r3, #3
 8008504:	d110      	bne.n	8008528 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800850c:	2b00      	cmp	r3, #0
 800850e:	d00b      	beq.n	8008528 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008516:	69db      	ldr	r3, [r3, #28]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d005      	beq.n	8008528 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008522:	69db      	ldr	r3, [r3, #28]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008528:	2300      	movs	r3, #0
}
 800852a:	4618      	mov	r0, r3
 800852c:	3708      	adds	r7, #8
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b082      	sub	sp, #8
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	460b      	mov	r3, r1
 800853c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	32ae      	adds	r2, #174	@ 0xae
 8008548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d101      	bne.n	8008554 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008550:	2303      	movs	r3, #3
 8008552:	e01c      	b.n	800858e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800855a:	b2db      	uxtb	r3, r3
 800855c:	2b03      	cmp	r3, #3
 800855e:	d115      	bne.n	800858c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	32ae      	adds	r2, #174	@ 0xae
 800856a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800856e:	6a1b      	ldr	r3, [r3, #32]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00b      	beq.n	800858c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	32ae      	adds	r2, #174	@ 0xae
 800857e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	78fa      	ldrb	r2, [r7, #3]
 8008586:	4611      	mov	r1, r2
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b082      	sub	sp, #8
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	32ae      	adds	r2, #174	@ 0xae
 80085ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d101      	bne.n	80085b8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80085b4:	2303      	movs	r3, #3
 80085b6:	e01c      	b.n	80085f2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085be:	b2db      	uxtb	r3, r3
 80085c0:	2b03      	cmp	r3, #3
 80085c2:	d115      	bne.n	80085f0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	32ae      	adds	r2, #174	@ 0xae
 80085ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00b      	beq.n	80085f0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	32ae      	adds	r2, #174	@ 0xae
 80085e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	4611      	mov	r1, r2
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3708      	adds	r7, #8
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80085fa:	b480      	push	{r7}
 80085fc:	b083      	sub	sp, #12
 80085fe:	af00      	add	r7, sp, #0
 8008600:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008602:	2300      	movs	r3, #0
}
 8008604:	4618      	mov	r0, r3
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860e:	4770      	bx	lr

08008610 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008618:	2300      	movs	r3, #0
 800861a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00e      	beq.n	800864c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	687a      	ldr	r2, [r7, #4]
 8008638:	6852      	ldr	r2, [r2, #4]
 800863a:	b2d2      	uxtb	r2, r2
 800863c:	4611      	mov	r1, r2
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d001      	beq.n	800864c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008648:	2303      	movs	r3, #3
 800864a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800864c:	7bfb      	ldrb	r3, [r7, #15]
}
 800864e:	4618      	mov	r0, r3
 8008650:	3710      	adds	r7, #16
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008656:	b480      	push	{r7}
 8008658:	b083      	sub	sp, #12
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
 800865e:	460b      	mov	r3, r1
 8008660:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008662:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008664:	4618      	mov	r0, r3
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	460b      	mov	r3, r1
 800867a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800867c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800867e:	4618      	mov	r0, r3
 8008680:	370c      	adds	r7, #12
 8008682:	46bd      	mov	sp, r7
 8008684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008688:	4770      	bx	lr

0800868a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b086      	sub	sp, #24
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	460b      	mov	r3, r1
 8008694:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800869e:	2300      	movs	r3, #0
 80086a0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	885b      	ldrh	r3, [r3, #2]
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	68fa      	ldr	r2, [r7, #12]
 80086aa:	7812      	ldrb	r2, [r2, #0]
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d91f      	bls.n	80086f0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80086b6:	e013      	b.n	80086e0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80086b8:	f107 030a 	add.w	r3, r7, #10
 80086bc:	4619      	mov	r1, r3
 80086be:	6978      	ldr	r0, [r7, #20]
 80086c0:	f000 f81b 	bl	80086fa <USBD_GetNextDesc>
 80086c4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	785b      	ldrb	r3, [r3, #1]
 80086ca:	2b05      	cmp	r3, #5
 80086cc:	d108      	bne.n	80086e0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	789b      	ldrb	r3, [r3, #2]
 80086d6:	78fa      	ldrb	r2, [r7, #3]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d008      	beq.n	80086ee <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80086dc:	2300      	movs	r3, #0
 80086de:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	885b      	ldrh	r3, [r3, #2]
 80086e4:	b29a      	uxth	r2, r3
 80086e6:	897b      	ldrh	r3, [r7, #10]
 80086e8:	429a      	cmp	r2, r3
 80086ea:	d8e5      	bhi.n	80086b8 <USBD_GetEpDesc+0x2e>
 80086ec:	e000      	b.n	80086f0 <USBD_GetEpDesc+0x66>
          break;
 80086ee:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80086f0:	693b      	ldr	r3, [r7, #16]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3718      	adds	r7, #24
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80086fa:	b480      	push	{r7}
 80086fc:	b085      	sub	sp, #20
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
 8008702:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	881b      	ldrh	r3, [r3, #0]
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	7812      	ldrb	r2, [r2, #0]
 8008710:	4413      	add	r3, r2
 8008712:	b29a      	uxth	r2, r3
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	461a      	mov	r2, r3
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4413      	add	r3, r2
 8008722:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008724:	68fb      	ldr	r3, [r7, #12]
}
 8008726:	4618      	mov	r0, r3
 8008728:	3714      	adds	r7, #20
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr

08008732 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008732:	b480      	push	{r7}
 8008734:	b087      	sub	sp, #28
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	3301      	adds	r3, #1
 8008748:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008750:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008754:	021b      	lsls	r3, r3, #8
 8008756:	b21a      	sxth	r2, r3
 8008758:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800875c:	4313      	orrs	r3, r2
 800875e:	b21b      	sxth	r3, r3
 8008760:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008762:	89fb      	ldrh	r3, [r7, #14]
}
 8008764:	4618      	mov	r0, r3
 8008766:	371c      	adds	r7, #28
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800877a:	2300      	movs	r3, #0
 800877c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008786:	2b40      	cmp	r3, #64	@ 0x40
 8008788:	d005      	beq.n	8008796 <USBD_StdDevReq+0x26>
 800878a:	2b40      	cmp	r3, #64	@ 0x40
 800878c:	d857      	bhi.n	800883e <USBD_StdDevReq+0xce>
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00f      	beq.n	80087b2 <USBD_StdDevReq+0x42>
 8008792:	2b20      	cmp	r3, #32
 8008794:	d153      	bne.n	800883e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	32ae      	adds	r2, #174	@ 0xae
 80087a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	4798      	blx	r3
 80087ac:	4603      	mov	r3, r0
 80087ae:	73fb      	strb	r3, [r7, #15]
      break;
 80087b0:	e04a      	b.n	8008848 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	785b      	ldrb	r3, [r3, #1]
 80087b6:	2b09      	cmp	r3, #9
 80087b8:	d83b      	bhi.n	8008832 <USBD_StdDevReq+0xc2>
 80087ba:	a201      	add	r2, pc, #4	@ (adr r2, 80087c0 <USBD_StdDevReq+0x50>)
 80087bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c0:	08008815 	.word	0x08008815
 80087c4:	08008829 	.word	0x08008829
 80087c8:	08008833 	.word	0x08008833
 80087cc:	0800881f 	.word	0x0800881f
 80087d0:	08008833 	.word	0x08008833
 80087d4:	080087f3 	.word	0x080087f3
 80087d8:	080087e9 	.word	0x080087e9
 80087dc:	08008833 	.word	0x08008833
 80087e0:	0800880b 	.word	0x0800880b
 80087e4:	080087fd 	.word	0x080087fd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fa3c 	bl	8008c68 <USBD_GetDescriptor>
          break;
 80087f0:	e024      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80087f2:	6839      	ldr	r1, [r7, #0]
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 fbcb 	bl	8008f90 <USBD_SetAddress>
          break;
 80087fa:	e01f      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fc0a 	bl	8009018 <USBD_SetConfig>
 8008804:	4603      	mov	r3, r0
 8008806:	73fb      	strb	r3, [r7, #15]
          break;
 8008808:	e018      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 fcad 	bl	800916c <USBD_GetConfig>
          break;
 8008812:	e013      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008814:	6839      	ldr	r1, [r7, #0]
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fcde 	bl	80091d8 <USBD_GetStatus>
          break;
 800881c:	e00e      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800881e:	6839      	ldr	r1, [r7, #0]
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 fd0d 	bl	8009240 <USBD_SetFeature>
          break;
 8008826:	e009      	b.n	800883c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008828:	6839      	ldr	r1, [r7, #0]
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 fd31 	bl	8009292 <USBD_ClrFeature>
          break;
 8008830:	e004      	b.n	800883c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008832:	6839      	ldr	r1, [r7, #0]
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	f000 fd88 	bl	800934a <USBD_CtlError>
          break;
 800883a:	bf00      	nop
      }
      break;
 800883c:	e004      	b.n	8008848 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 fd82 	bl	800934a <USBD_CtlError>
      break;
 8008846:	bf00      	nop
  }

  return ret;
 8008848:	7bfb      	ldrb	r3, [r7, #15]
}
 800884a:	4618      	mov	r0, r3
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop

08008854 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800885e:	2300      	movs	r3, #0
 8008860:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800886a:	2b40      	cmp	r3, #64	@ 0x40
 800886c:	d005      	beq.n	800887a <USBD_StdItfReq+0x26>
 800886e:	2b40      	cmp	r3, #64	@ 0x40
 8008870:	d852      	bhi.n	8008918 <USBD_StdItfReq+0xc4>
 8008872:	2b00      	cmp	r3, #0
 8008874:	d001      	beq.n	800887a <USBD_StdItfReq+0x26>
 8008876:	2b20      	cmp	r3, #32
 8008878:	d14e      	bne.n	8008918 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008880:	b2db      	uxtb	r3, r3
 8008882:	3b01      	subs	r3, #1
 8008884:	2b02      	cmp	r3, #2
 8008886:	d840      	bhi.n	800890a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	889b      	ldrh	r3, [r3, #4]
 800888c:	b2db      	uxtb	r3, r3
 800888e:	2b01      	cmp	r3, #1
 8008890:	d836      	bhi.n	8008900 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	889b      	ldrh	r3, [r3, #4]
 8008896:	b2db      	uxtb	r3, r3
 8008898:	4619      	mov	r1, r3
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f7ff fedb 	bl	8008656 <USBD_CoreFindIF>
 80088a0:	4603      	mov	r3, r0
 80088a2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088a4:	7bbb      	ldrb	r3, [r7, #14]
 80088a6:	2bff      	cmp	r3, #255	@ 0xff
 80088a8:	d01d      	beq.n	80088e6 <USBD_StdItfReq+0x92>
 80088aa:	7bbb      	ldrb	r3, [r7, #14]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d11a      	bne.n	80088e6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80088b0:	7bba      	ldrb	r2, [r7, #14]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	32ae      	adds	r2, #174	@ 0xae
 80088b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00f      	beq.n	80088e0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80088c0:	7bba      	ldrb	r2, [r7, #14]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80088c8:	7bba      	ldrb	r2, [r7, #14]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	32ae      	adds	r2, #174	@ 0xae
 80088ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	6839      	ldr	r1, [r7, #0]
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	4798      	blx	r3
 80088da:	4603      	mov	r3, r0
 80088dc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80088de:	e004      	b.n	80088ea <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80088e0:	2303      	movs	r3, #3
 80088e2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80088e4:	e001      	b.n	80088ea <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80088e6:	2303      	movs	r3, #3
 80088e8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	88db      	ldrh	r3, [r3, #6]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d110      	bne.n	8008914 <USBD_StdItfReq+0xc0>
 80088f2:	7bfb      	ldrb	r3, [r7, #15]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d10d      	bne.n	8008914 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 fdfd 	bl	80094f8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80088fe:	e009      	b.n	8008914 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008900:	6839      	ldr	r1, [r7, #0]
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fd21 	bl	800934a <USBD_CtlError>
          break;
 8008908:	e004      	b.n	8008914 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800890a:	6839      	ldr	r1, [r7, #0]
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fd1c 	bl	800934a <USBD_CtlError>
          break;
 8008912:	e000      	b.n	8008916 <USBD_StdItfReq+0xc2>
          break;
 8008914:	bf00      	nop
      }
      break;
 8008916:	e004      	b.n	8008922 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008918:	6839      	ldr	r1, [r7, #0]
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 fd15 	bl	800934a <USBD_CtlError>
      break;
 8008920:	bf00      	nop
  }

  return ret;
 8008922:	7bfb      	ldrb	r3, [r7, #15]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008936:	2300      	movs	r3, #0
 8008938:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	889b      	ldrh	r3, [r3, #4]
 800893e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	781b      	ldrb	r3, [r3, #0]
 8008944:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008948:	2b40      	cmp	r3, #64	@ 0x40
 800894a:	d007      	beq.n	800895c <USBD_StdEPReq+0x30>
 800894c:	2b40      	cmp	r3, #64	@ 0x40
 800894e:	f200 817f 	bhi.w	8008c50 <USBD_StdEPReq+0x324>
 8008952:	2b00      	cmp	r3, #0
 8008954:	d02a      	beq.n	80089ac <USBD_StdEPReq+0x80>
 8008956:	2b20      	cmp	r3, #32
 8008958:	f040 817a 	bne.w	8008c50 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800895c:	7bbb      	ldrb	r3, [r7, #14]
 800895e:	4619      	mov	r1, r3
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7ff fe85 	bl	8008670 <USBD_CoreFindEP>
 8008966:	4603      	mov	r3, r0
 8008968:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800896a:	7b7b      	ldrb	r3, [r7, #13]
 800896c:	2bff      	cmp	r3, #255	@ 0xff
 800896e:	f000 8174 	beq.w	8008c5a <USBD_StdEPReq+0x32e>
 8008972:	7b7b      	ldrb	r3, [r7, #13]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f040 8170 	bne.w	8008c5a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800897a:	7b7a      	ldrb	r2, [r7, #13]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008982:	7b7a      	ldrb	r2, [r7, #13]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	32ae      	adds	r2, #174	@ 0xae
 8008988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	2b00      	cmp	r3, #0
 8008990:	f000 8163 	beq.w	8008c5a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008994:	7b7a      	ldrb	r2, [r7, #13]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	32ae      	adds	r2, #174	@ 0xae
 800899a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	4798      	blx	r3
 80089a6:	4603      	mov	r3, r0
 80089a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089aa:	e156      	b.n	8008c5a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	785b      	ldrb	r3, [r3, #1]
 80089b0:	2b03      	cmp	r3, #3
 80089b2:	d008      	beq.n	80089c6 <USBD_StdEPReq+0x9a>
 80089b4:	2b03      	cmp	r3, #3
 80089b6:	f300 8145 	bgt.w	8008c44 <USBD_StdEPReq+0x318>
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 809b 	beq.w	8008af6 <USBD_StdEPReq+0x1ca>
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d03c      	beq.n	8008a3e <USBD_StdEPReq+0x112>
 80089c4:	e13e      	b.n	8008c44 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b02      	cmp	r3, #2
 80089d0:	d002      	beq.n	80089d8 <USBD_StdEPReq+0xac>
 80089d2:	2b03      	cmp	r3, #3
 80089d4:	d016      	beq.n	8008a04 <USBD_StdEPReq+0xd8>
 80089d6:	e02c      	b.n	8008a32 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089d8:	7bbb      	ldrb	r3, [r7, #14]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00d      	beq.n	80089fa <USBD_StdEPReq+0xce>
 80089de:	7bbb      	ldrb	r3, [r7, #14]
 80089e0:	2b80      	cmp	r3, #128	@ 0x80
 80089e2:	d00a      	beq.n	80089fa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80089e4:	7bbb      	ldrb	r3, [r7, #14]
 80089e6:	4619      	mov	r1, r3
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f001 f9c9 	bl	8009d80 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80089ee:	2180      	movs	r1, #128	@ 0x80
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f001 f9c5 	bl	8009d80 <USBD_LL_StallEP>
 80089f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80089f8:	e020      	b.n	8008a3c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 fca4 	bl	800934a <USBD_CtlError>
              break;
 8008a02:	e01b      	b.n	8008a3c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	885b      	ldrh	r3, [r3, #2]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10e      	bne.n	8008a2a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a0c:	7bbb      	ldrb	r3, [r7, #14]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00b      	beq.n	8008a2a <USBD_StdEPReq+0xfe>
 8008a12:	7bbb      	ldrb	r3, [r7, #14]
 8008a14:	2b80      	cmp	r3, #128	@ 0x80
 8008a16:	d008      	beq.n	8008a2a <USBD_StdEPReq+0xfe>
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	88db      	ldrh	r3, [r3, #6]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d104      	bne.n	8008a2a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a20:	7bbb      	ldrb	r3, [r7, #14]
 8008a22:	4619      	mov	r1, r3
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f9ab 	bl	8009d80 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fd64 	bl	80094f8 <USBD_CtlSendStatus>

              break;
 8008a30:	e004      	b.n	8008a3c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008a32:	6839      	ldr	r1, [r7, #0]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 fc88 	bl	800934a <USBD_CtlError>
              break;
 8008a3a:	bf00      	nop
          }
          break;
 8008a3c:	e107      	b.n	8008c4e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d002      	beq.n	8008a50 <USBD_StdEPReq+0x124>
 8008a4a:	2b03      	cmp	r3, #3
 8008a4c:	d016      	beq.n	8008a7c <USBD_StdEPReq+0x150>
 8008a4e:	e04b      	b.n	8008ae8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a50:	7bbb      	ldrb	r3, [r7, #14]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00d      	beq.n	8008a72 <USBD_StdEPReq+0x146>
 8008a56:	7bbb      	ldrb	r3, [r7, #14]
 8008a58:	2b80      	cmp	r3, #128	@ 0x80
 8008a5a:	d00a      	beq.n	8008a72 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008a5c:	7bbb      	ldrb	r3, [r7, #14]
 8008a5e:	4619      	mov	r1, r3
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f001 f98d 	bl	8009d80 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a66:	2180      	movs	r1, #128	@ 0x80
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f001 f989 	bl	8009d80 <USBD_LL_StallEP>
 8008a6e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a70:	e040      	b.n	8008af4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008a72:	6839      	ldr	r1, [r7, #0]
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 fc68 	bl	800934a <USBD_CtlError>
              break;
 8008a7a:	e03b      	b.n	8008af4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	885b      	ldrh	r3, [r3, #2]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d136      	bne.n	8008af2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a84:	7bbb      	ldrb	r3, [r7, #14]
 8008a86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d004      	beq.n	8008a98 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a8e:	7bbb      	ldrb	r3, [r7, #14]
 8008a90:	4619      	mov	r1, r3
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f001 f993 	bl	8009dbe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 fd2d 	bl	80094f8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008a9e:	7bbb      	ldrb	r3, [r7, #14]
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7ff fde4 	bl	8008670 <USBD_CoreFindEP>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008aac:	7b7b      	ldrb	r3, [r7, #13]
 8008aae:	2bff      	cmp	r3, #255	@ 0xff
 8008ab0:	d01f      	beq.n	8008af2 <USBD_StdEPReq+0x1c6>
 8008ab2:	7b7b      	ldrb	r3, [r7, #13]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d11c      	bne.n	8008af2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008ab8:	7b7a      	ldrb	r2, [r7, #13]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008ac0:	7b7a      	ldrb	r2, [r7, #13]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	32ae      	adds	r2, #174	@ 0xae
 8008ac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d010      	beq.n	8008af2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ad0:	7b7a      	ldrb	r2, [r7, #13]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	32ae      	adds	r2, #174	@ 0xae
 8008ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	6839      	ldr	r1, [r7, #0]
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	4798      	blx	r3
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008ae6:	e004      	b.n	8008af2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 fc2d 	bl	800934a <USBD_CtlError>
              break;
 8008af0:	e000      	b.n	8008af4 <USBD_StdEPReq+0x1c8>
              break;
 8008af2:	bf00      	nop
          }
          break;
 8008af4:	e0ab      	b.n	8008c4e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	d002      	beq.n	8008b08 <USBD_StdEPReq+0x1dc>
 8008b02:	2b03      	cmp	r3, #3
 8008b04:	d032      	beq.n	8008b6c <USBD_StdEPReq+0x240>
 8008b06:	e097      	b.n	8008c38 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d007      	beq.n	8008b1e <USBD_StdEPReq+0x1f2>
 8008b0e:	7bbb      	ldrb	r3, [r7, #14]
 8008b10:	2b80      	cmp	r3, #128	@ 0x80
 8008b12:	d004      	beq.n	8008b1e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fc17 	bl	800934a <USBD_CtlError>
                break;
 8008b1c:	e091      	b.n	8008c42 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b1e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	da0b      	bge.n	8008b3e <USBD_StdEPReq+0x212>
 8008b26:	7bbb      	ldrb	r3, [r7, #14]
 8008b28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008b2c:	4613      	mov	r3, r2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	4413      	add	r3, r2
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	3310      	adds	r3, #16
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	4413      	add	r3, r2
 8008b3a:	3304      	adds	r3, #4
 8008b3c:	e00b      	b.n	8008b56 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b3e:	7bbb      	ldrb	r3, [r7, #14]
 8008b40:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b44:	4613      	mov	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4413      	add	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	4413      	add	r3, r2
 8008b54:	3304      	adds	r3, #4
 8008b56:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008b5e:	68bb      	ldr	r3, [r7, #8]
 8008b60:	2202      	movs	r2, #2
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fc6d 	bl	8009444 <USBD_CtlSendData>
              break;
 8008b6a:	e06a      	b.n	8008c42 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008b6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	da11      	bge.n	8008b98 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008b74:	7bbb      	ldrb	r3, [r7, #14]
 8008b76:	f003 020f 	and.w	r2, r3, #15
 8008b7a:	6879      	ldr	r1, [r7, #4]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	440b      	add	r3, r1
 8008b86:	3324      	adds	r3, #36	@ 0x24
 8008b88:	881b      	ldrh	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d117      	bne.n	8008bbe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 fbda 	bl	800934a <USBD_CtlError>
                  break;
 8008b96:	e054      	b.n	8008c42 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b98:	7bbb      	ldrb	r3, [r7, #14]
 8008b9a:	f003 020f 	and.w	r2, r3, #15
 8008b9e:	6879      	ldr	r1, [r7, #4]
 8008ba0:	4613      	mov	r3, r2
 8008ba2:	009b      	lsls	r3, r3, #2
 8008ba4:	4413      	add	r3, r2
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	440b      	add	r3, r1
 8008baa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d104      	bne.n	8008bbe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fbc7 	bl	800934a <USBD_CtlError>
                  break;
 8008bbc:	e041      	b.n	8008c42 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008bbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	da0b      	bge.n	8008bde <USBD_StdEPReq+0x2b2>
 8008bc6:	7bbb      	ldrb	r3, [r7, #14]
 8008bc8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	3310      	adds	r3, #16
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	4413      	add	r3, r2
 8008bda:	3304      	adds	r3, #4
 8008bdc:	e00b      	b.n	8008bf6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008bde:	7bbb      	ldrb	r3, [r7, #14]
 8008be0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008be4:	4613      	mov	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	3304      	adds	r3, #4
 8008bf6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d002      	beq.n	8008c04 <USBD_StdEPReq+0x2d8>
 8008bfe:	7bbb      	ldrb	r3, [r7, #14]
 8008c00:	2b80      	cmp	r3, #128	@ 0x80
 8008c02:	d103      	bne.n	8008c0c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2200      	movs	r2, #0
 8008c08:	601a      	str	r2, [r3, #0]
 8008c0a:	e00e      	b.n	8008c2a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008c0c:	7bbb      	ldrb	r3, [r7, #14]
 8008c0e:	4619      	mov	r1, r3
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f001 f8f3 	bl	8009dfc <USBD_LL_IsStallEP>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d003      	beq.n	8008c24 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	601a      	str	r2, [r3, #0]
 8008c22:	e002      	b.n	8008c2a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2200      	movs	r2, #0
 8008c28:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	4619      	mov	r1, r3
 8008c30:	6878      	ldr	r0, [r7, #4]
 8008c32:	f000 fc07 	bl	8009444 <USBD_CtlSendData>
              break;
 8008c36:	e004      	b.n	8008c42 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008c38:	6839      	ldr	r1, [r7, #0]
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 fb85 	bl	800934a <USBD_CtlError>
              break;
 8008c40:	bf00      	nop
          }
          break;
 8008c42:	e004      	b.n	8008c4e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fb7f 	bl	800934a <USBD_CtlError>
          break;
 8008c4c:	bf00      	nop
      }
      break;
 8008c4e:	e005      	b.n	8008c5c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008c50:	6839      	ldr	r1, [r7, #0]
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 fb79 	bl	800934a <USBD_CtlError>
      break;
 8008c58:	e000      	b.n	8008c5c <USBD_StdEPReq+0x330>
      break;
 8008c5a:	bf00      	nop
  }

  return ret;
 8008c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
	...

08008c68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008c72:	2300      	movs	r3, #0
 8008c74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008c76:	2300      	movs	r3, #0
 8008c78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	885b      	ldrh	r3, [r3, #2]
 8008c82:	0a1b      	lsrs	r3, r3, #8
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	2b0e      	cmp	r3, #14
 8008c8a:	f200 8152 	bhi.w	8008f32 <USBD_GetDescriptor+0x2ca>
 8008c8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c94 <USBD_GetDescriptor+0x2c>)
 8008c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c94:	08008d05 	.word	0x08008d05
 8008c98:	08008d1d 	.word	0x08008d1d
 8008c9c:	08008d5d 	.word	0x08008d5d
 8008ca0:	08008f33 	.word	0x08008f33
 8008ca4:	08008f33 	.word	0x08008f33
 8008ca8:	08008ed3 	.word	0x08008ed3
 8008cac:	08008eff 	.word	0x08008eff
 8008cb0:	08008f33 	.word	0x08008f33
 8008cb4:	08008f33 	.word	0x08008f33
 8008cb8:	08008f33 	.word	0x08008f33
 8008cbc:	08008f33 	.word	0x08008f33
 8008cc0:	08008f33 	.word	0x08008f33
 8008cc4:	08008f33 	.word	0x08008f33
 8008cc8:	08008f33 	.word	0x08008f33
 8008ccc:	08008cd1 	.word	0x08008cd1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cd6:	69db      	ldr	r3, [r3, #28]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00b      	beq.n	8008cf4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ce2:	69db      	ldr	r3, [r3, #28]
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	7c12      	ldrb	r2, [r2, #16]
 8008ce8:	f107 0108 	add.w	r1, r7, #8
 8008cec:	4610      	mov	r0, r2
 8008cee:	4798      	blx	r3
 8008cf0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cf2:	e126      	b.n	8008f42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008cf4:	6839      	ldr	r1, [r7, #0]
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 fb27 	bl	800934a <USBD_CtlError>
        err++;
 8008cfc:	7afb      	ldrb	r3, [r7, #11]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	72fb      	strb	r3, [r7, #11]
      break;
 8008d02:	e11e      	b.n	8008f42 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	687a      	ldr	r2, [r7, #4]
 8008d0e:	7c12      	ldrb	r2, [r2, #16]
 8008d10:	f107 0108 	add.w	r1, r7, #8
 8008d14:	4610      	mov	r0, r2
 8008d16:	4798      	blx	r3
 8008d18:	60f8      	str	r0, [r7, #12]
      break;
 8008d1a:	e112      	b.n	8008f42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	7c1b      	ldrb	r3, [r3, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10d      	bne.n	8008d40 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2c:	f107 0208 	add.w	r2, r7, #8
 8008d30:	4610      	mov	r0, r2
 8008d32:	4798      	blx	r3
 8008d34:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	2202      	movs	r2, #2
 8008d3c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008d3e:	e100      	b.n	8008f42 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d48:	f107 0208 	add.w	r2, r7, #8
 8008d4c:	4610      	mov	r0, r2
 8008d4e:	4798      	blx	r3
 8008d50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3301      	adds	r3, #1
 8008d56:	2202      	movs	r2, #2
 8008d58:	701a      	strb	r2, [r3, #0]
      break;
 8008d5a:	e0f2      	b.n	8008f42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	885b      	ldrh	r3, [r3, #2]
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b05      	cmp	r3, #5
 8008d64:	f200 80ac 	bhi.w	8008ec0 <USBD_GetDescriptor+0x258>
 8008d68:	a201      	add	r2, pc, #4	@ (adr r2, 8008d70 <USBD_GetDescriptor+0x108>)
 8008d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d6e:	bf00      	nop
 8008d70:	08008d89 	.word	0x08008d89
 8008d74:	08008dbd 	.word	0x08008dbd
 8008d78:	08008df1 	.word	0x08008df1
 8008d7c:	08008e25 	.word	0x08008e25
 8008d80:	08008e59 	.word	0x08008e59
 8008d84:	08008e8d 	.word	0x08008e8d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d00b      	beq.n	8008dac <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d9a:	685b      	ldr	r3, [r3, #4]
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	7c12      	ldrb	r2, [r2, #16]
 8008da0:	f107 0108 	add.w	r1, r7, #8
 8008da4:	4610      	mov	r0, r2
 8008da6:	4798      	blx	r3
 8008da8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008daa:	e091      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008dac:	6839      	ldr	r1, [r7, #0]
 8008dae:	6878      	ldr	r0, [r7, #4]
 8008db0:	f000 facb 	bl	800934a <USBD_CtlError>
            err++;
 8008db4:	7afb      	ldrb	r3, [r7, #11]
 8008db6:	3301      	adds	r3, #1
 8008db8:	72fb      	strb	r3, [r7, #11]
          break;
 8008dba:	e089      	b.n	8008ed0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00b      	beq.n	8008de0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	7c12      	ldrb	r2, [r2, #16]
 8008dd4:	f107 0108 	add.w	r1, r7, #8
 8008dd8:	4610      	mov	r0, r2
 8008dda:	4798      	blx	r3
 8008ddc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dde:	e077      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008de0:	6839      	ldr	r1, [r7, #0]
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f000 fab1 	bl	800934a <USBD_CtlError>
            err++;
 8008de8:	7afb      	ldrb	r3, [r7, #11]
 8008dea:	3301      	adds	r3, #1
 8008dec:	72fb      	strb	r3, [r7, #11]
          break;
 8008dee:	e06f      	b.n	8008ed0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00b      	beq.n	8008e14 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	7c12      	ldrb	r2, [r2, #16]
 8008e08:	f107 0108 	add.w	r1, r7, #8
 8008e0c:	4610      	mov	r0, r2
 8008e0e:	4798      	blx	r3
 8008e10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e12:	e05d      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e14:	6839      	ldr	r1, [r7, #0]
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 fa97 	bl	800934a <USBD_CtlError>
            err++;
 8008e1c:	7afb      	ldrb	r3, [r7, #11]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	72fb      	strb	r3, [r7, #11]
          break;
 8008e22:	e055      	b.n	8008ed0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d00b      	beq.n	8008e48 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e36:	691b      	ldr	r3, [r3, #16]
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	7c12      	ldrb	r2, [r2, #16]
 8008e3c:	f107 0108 	add.w	r1, r7, #8
 8008e40:	4610      	mov	r0, r2
 8008e42:	4798      	blx	r3
 8008e44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e46:	e043      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e48:	6839      	ldr	r1, [r7, #0]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 fa7d 	bl	800934a <USBD_CtlError>
            err++;
 8008e50:	7afb      	ldrb	r3, [r7, #11]
 8008e52:	3301      	adds	r3, #1
 8008e54:	72fb      	strb	r3, [r7, #11]
          break;
 8008e56:	e03b      	b.n	8008ed0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e5e:	695b      	ldr	r3, [r3, #20]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00b      	beq.n	8008e7c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e6a:	695b      	ldr	r3, [r3, #20]
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	7c12      	ldrb	r2, [r2, #16]
 8008e70:	f107 0108 	add.w	r1, r7, #8
 8008e74:	4610      	mov	r0, r2
 8008e76:	4798      	blx	r3
 8008e78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e7a:	e029      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008e7c:	6839      	ldr	r1, [r7, #0]
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 fa63 	bl	800934a <USBD_CtlError>
            err++;
 8008e84:	7afb      	ldrb	r3, [r7, #11]
 8008e86:	3301      	adds	r3, #1
 8008e88:	72fb      	strb	r3, [r7, #11]
          break;
 8008e8a:	e021      	b.n	8008ed0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e92:	699b      	ldr	r3, [r3, #24]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00b      	beq.n	8008eb0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e9e:	699b      	ldr	r3, [r3, #24]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	7c12      	ldrb	r2, [r2, #16]
 8008ea4:	f107 0108 	add.w	r1, r7, #8
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eae:	e00f      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008eb0:	6839      	ldr	r1, [r7, #0]
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 fa49 	bl	800934a <USBD_CtlError>
            err++;
 8008eb8:	7afb      	ldrb	r3, [r7, #11]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ebe:	e007      	b.n	8008ed0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008ec0:	6839      	ldr	r1, [r7, #0]
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fa41 	bl	800934a <USBD_CtlError>
          err++;
 8008ec8:	7afb      	ldrb	r3, [r7, #11]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008ece:	bf00      	nop
      }
      break;
 8008ed0:	e037      	b.n	8008f42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	7c1b      	ldrb	r3, [r3, #16]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d109      	bne.n	8008eee <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ee0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee2:	f107 0208 	add.w	r2, r7, #8
 8008ee6:	4610      	mov	r0, r2
 8008ee8:	4798      	blx	r3
 8008eea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008eec:	e029      	b.n	8008f42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008eee:	6839      	ldr	r1, [r7, #0]
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 fa2a 	bl	800934a <USBD_CtlError>
        err++;
 8008ef6:	7afb      	ldrb	r3, [r7, #11]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	72fb      	strb	r3, [r7, #11]
      break;
 8008efc:	e021      	b.n	8008f42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	7c1b      	ldrb	r3, [r3, #16]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d10d      	bne.n	8008f22 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f0e:	f107 0208 	add.w	r2, r7, #8
 8008f12:	4610      	mov	r0, r2
 8008f14:	4798      	blx	r3
 8008f16:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	2207      	movs	r2, #7
 8008f1e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f20:	e00f      	b.n	8008f42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008f22:	6839      	ldr	r1, [r7, #0]
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa10 	bl	800934a <USBD_CtlError>
        err++;
 8008f2a:	7afb      	ldrb	r3, [r7, #11]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	72fb      	strb	r3, [r7, #11]
      break;
 8008f30:	e007      	b.n	8008f42 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008f32:	6839      	ldr	r1, [r7, #0]
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 fa08 	bl	800934a <USBD_CtlError>
      err++;
 8008f3a:	7afb      	ldrb	r3, [r7, #11]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	72fb      	strb	r3, [r7, #11]
      break;
 8008f40:	bf00      	nop
  }

  if (err != 0U)
 8008f42:	7afb      	ldrb	r3, [r7, #11]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d11e      	bne.n	8008f86 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	88db      	ldrh	r3, [r3, #6]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d016      	beq.n	8008f7e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008f50:	893b      	ldrh	r3, [r7, #8]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00e      	beq.n	8008f74 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	88da      	ldrh	r2, [r3, #6]
 8008f5a:	893b      	ldrh	r3, [r7, #8]
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	bf28      	it	cs
 8008f60:	4613      	movcs	r3, r2
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008f66:	893b      	ldrh	r3, [r7, #8]
 8008f68:	461a      	mov	r2, r3
 8008f6a:	68f9      	ldr	r1, [r7, #12]
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f000 fa69 	bl	8009444 <USBD_CtlSendData>
 8008f72:	e009      	b.n	8008f88 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008f74:	6839      	ldr	r1, [r7, #0]
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 f9e7 	bl	800934a <USBD_CtlError>
 8008f7c:	e004      	b.n	8008f88 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 faba 	bl	80094f8 <USBD_CtlSendStatus>
 8008f84:	e000      	b.n	8008f88 <USBD_GetDescriptor+0x320>
    return;
 8008f86:	bf00      	nop
  }
}
 8008f88:	3710      	adds	r7, #16
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop

08008f90 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	889b      	ldrh	r3, [r3, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d131      	bne.n	8009006 <USBD_SetAddress+0x76>
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	88db      	ldrh	r3, [r3, #6]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d12d      	bne.n	8009006 <USBD_SetAddress+0x76>
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	885b      	ldrh	r3, [r3, #2]
 8008fae:	2b7f      	cmp	r3, #127	@ 0x7f
 8008fb0:	d829      	bhi.n	8009006 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	885b      	ldrh	r3, [r3, #2]
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fbc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b03      	cmp	r3, #3
 8008fc8:	d104      	bne.n	8008fd4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008fca:	6839      	ldr	r1, [r7, #0]
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f9bc 	bl	800934a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fd2:	e01d      	b.n	8009010 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	7bfa      	ldrb	r2, [r7, #15]
 8008fd8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008fdc:	7bfb      	ldrb	r3, [r7, #15]
 8008fde:	4619      	mov	r1, r3
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 ff37 	bl	8009e54 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fa86 	bl	80094f8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d004      	beq.n	8008ffc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2202      	movs	r2, #2
 8008ff6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ffa:	e009      	b.n	8009010 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2201      	movs	r2, #1
 8009000:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009004:	e004      	b.n	8009010 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009006:	6839      	ldr	r1, [r7, #0]
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f000 f99e 	bl	800934a <USBD_CtlError>
  }
}
 800900e:	bf00      	nop
 8009010:	bf00      	nop
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	885b      	ldrh	r3, [r3, #2]
 800902a:	b2da      	uxtb	r2, r3
 800902c:	4b4e      	ldr	r3, [pc, #312]	@ (8009168 <USBD_SetConfig+0x150>)
 800902e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009030:	4b4d      	ldr	r3, [pc, #308]	@ (8009168 <USBD_SetConfig+0x150>)
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	2b01      	cmp	r3, #1
 8009036:	d905      	bls.n	8009044 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009038:	6839      	ldr	r1, [r7, #0]
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 f985 	bl	800934a <USBD_CtlError>
    return USBD_FAIL;
 8009040:	2303      	movs	r3, #3
 8009042:	e08c      	b.n	800915e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800904a:	b2db      	uxtb	r3, r3
 800904c:	2b02      	cmp	r3, #2
 800904e:	d002      	beq.n	8009056 <USBD_SetConfig+0x3e>
 8009050:	2b03      	cmp	r3, #3
 8009052:	d029      	beq.n	80090a8 <USBD_SetConfig+0x90>
 8009054:	e075      	b.n	8009142 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009056:	4b44      	ldr	r3, [pc, #272]	@ (8009168 <USBD_SetConfig+0x150>)
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d020      	beq.n	80090a0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800905e:	4b42      	ldr	r3, [pc, #264]	@ (8009168 <USBD_SetConfig+0x150>)
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	461a      	mov	r2, r3
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009068:	4b3f      	ldr	r3, [pc, #252]	@ (8009168 <USBD_SetConfig+0x150>)
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	4619      	mov	r1, r3
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f7fe ffb9 	bl	8007fe6 <USBD_SetClassConfig>
 8009074:	4603      	mov	r3, r0
 8009076:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d008      	beq.n	8009090 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800907e:	6839      	ldr	r1, [r7, #0]
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f000 f962 	bl	800934a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2202      	movs	r2, #2
 800908a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800908e:	e065      	b.n	800915c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f000 fa31 	bl	80094f8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2203      	movs	r2, #3
 800909a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800909e:	e05d      	b.n	800915c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 fa29 	bl	80094f8 <USBD_CtlSendStatus>
      break;
 80090a6:	e059      	b.n	800915c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80090a8:	4b2f      	ldr	r3, [pc, #188]	@ (8009168 <USBD_SetConfig+0x150>)
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d112      	bne.n	80090d6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2202      	movs	r2, #2
 80090b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80090b8:	4b2b      	ldr	r3, [pc, #172]	@ (8009168 <USBD_SetConfig+0x150>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	461a      	mov	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80090c2:	4b29      	ldr	r3, [pc, #164]	@ (8009168 <USBD_SetConfig+0x150>)
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	4619      	mov	r1, r3
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7fe ffa8 	bl	800801e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 fa12 	bl	80094f8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80090d4:	e042      	b.n	800915c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80090d6:	4b24      	ldr	r3, [pc, #144]	@ (8009168 <USBD_SetConfig+0x150>)
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	461a      	mov	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d02a      	beq.n	800913a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	4619      	mov	r1, r3
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f7fe ff96 	bl	800801e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80090f2:	4b1d      	ldr	r3, [pc, #116]	@ (8009168 <USBD_SetConfig+0x150>)
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80090fc:	4b1a      	ldr	r3, [pc, #104]	@ (8009168 <USBD_SetConfig+0x150>)
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	4619      	mov	r1, r3
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f7fe ff6f 	bl	8007fe6 <USBD_SetClassConfig>
 8009108:	4603      	mov	r3, r0
 800910a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800910c:	7bfb      	ldrb	r3, [r7, #15]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00f      	beq.n	8009132 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f918 	bl	800934a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	4619      	mov	r1, r3
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7fe ff7b 	bl	800801e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2202      	movs	r2, #2
 800912c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009130:	e014      	b.n	800915c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f9e0 	bl	80094f8 <USBD_CtlSendStatus>
      break;
 8009138:	e010      	b.n	800915c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f9dc 	bl	80094f8 <USBD_CtlSendStatus>
      break;
 8009140:	e00c      	b.n	800915c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f000 f900 	bl	800934a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800914a:	4b07      	ldr	r3, [pc, #28]	@ (8009168 <USBD_SetConfig+0x150>)
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	4619      	mov	r1, r3
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f7fe ff64 	bl	800801e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009156:	2303      	movs	r3, #3
 8009158:	73fb      	strb	r3, [r7, #15]
      break;
 800915a:	bf00      	nop
  }

  return ret;
 800915c:	7bfb      	ldrb	r3, [r7, #15]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3710      	adds	r7, #16
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}
 8009166:	bf00      	nop
 8009168:	2400042c 	.word	0x2400042c

0800916c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	88db      	ldrh	r3, [r3, #6]
 800917a:	2b01      	cmp	r3, #1
 800917c:	d004      	beq.n	8009188 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800917e:	6839      	ldr	r1, [r7, #0]
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f8e2 	bl	800934a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009186:	e023      	b.n	80091d0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b02      	cmp	r3, #2
 8009192:	dc02      	bgt.n	800919a <USBD_GetConfig+0x2e>
 8009194:	2b00      	cmp	r3, #0
 8009196:	dc03      	bgt.n	80091a0 <USBD_GetConfig+0x34>
 8009198:	e015      	b.n	80091c6 <USBD_GetConfig+0x5a>
 800919a:	2b03      	cmp	r3, #3
 800919c:	d00b      	beq.n	80091b6 <USBD_GetConfig+0x4a>
 800919e:	e012      	b.n	80091c6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2200      	movs	r2, #0
 80091a4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	3308      	adds	r3, #8
 80091aa:	2201      	movs	r2, #1
 80091ac:	4619      	mov	r1, r3
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 f948 	bl	8009444 <USBD_CtlSendData>
        break;
 80091b4:	e00c      	b.n	80091d0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	3304      	adds	r3, #4
 80091ba:	2201      	movs	r2, #1
 80091bc:	4619      	mov	r1, r3
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f000 f940 	bl	8009444 <USBD_CtlSendData>
        break;
 80091c4:	e004      	b.n	80091d0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f8be 	bl	800934a <USBD_CtlError>
        break;
 80091ce:	bf00      	nop
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	3b01      	subs	r3, #1
 80091ec:	2b02      	cmp	r3, #2
 80091ee:	d81e      	bhi.n	800922e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	88db      	ldrh	r3, [r3, #6]
 80091f4:	2b02      	cmp	r3, #2
 80091f6:	d004      	beq.n	8009202 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80091f8:	6839      	ldr	r1, [r7, #0]
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 f8a5 	bl	800934a <USBD_CtlError>
        break;
 8009200:	e01a      	b.n	8009238 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800920e:	2b00      	cmp	r3, #0
 8009210:	d005      	beq.n	800921e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	68db      	ldr	r3, [r3, #12]
 8009216:	f043 0202 	orr.w	r2, r3, #2
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	330c      	adds	r3, #12
 8009222:	2202      	movs	r2, #2
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f90c 	bl	8009444 <USBD_CtlSendData>
      break;
 800922c:	e004      	b.n	8009238 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800922e:	6839      	ldr	r1, [r7, #0]
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 f88a 	bl	800934a <USBD_CtlError>
      break;
 8009236:	bf00      	nop
  }
}
 8009238:	bf00      	nop
 800923a:	3708      	adds	r7, #8
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b082      	sub	sp, #8
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	885b      	ldrh	r3, [r3, #2]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d107      	bne.n	8009262 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2201      	movs	r2, #1
 8009256:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 f94c 	bl	80094f8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009260:	e013      	b.n	800928a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	885b      	ldrh	r3, [r3, #2]
 8009266:	2b02      	cmp	r3, #2
 8009268:	d10b      	bne.n	8009282 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	889b      	ldrh	r3, [r3, #4]
 800926e:	0a1b      	lsrs	r3, r3, #8
 8009270:	b29b      	uxth	r3, r3
 8009272:	b2da      	uxtb	r2, r3
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 f93c 	bl	80094f8 <USBD_CtlSendStatus>
}
 8009280:	e003      	b.n	800928a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009282:	6839      	ldr	r1, [r7, #0]
 8009284:	6878      	ldr	r0, [r7, #4]
 8009286:	f000 f860 	bl	800934a <USBD_CtlError>
}
 800928a:	bf00      	nop
 800928c:	3708      	adds	r7, #8
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}

08009292 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009292:	b580      	push	{r7, lr}
 8009294:	b082      	sub	sp, #8
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
 800929a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	3b01      	subs	r3, #1
 80092a6:	2b02      	cmp	r3, #2
 80092a8:	d80b      	bhi.n	80092c2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	885b      	ldrh	r3, [r3, #2]
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d10c      	bne.n	80092cc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2200      	movs	r2, #0
 80092b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f000 f91c 	bl	80094f8 <USBD_CtlSendStatus>
      }
      break;
 80092c0:	e004      	b.n	80092cc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80092c2:	6839      	ldr	r1, [r7, #0]
 80092c4:	6878      	ldr	r0, [r7, #4]
 80092c6:	f000 f840 	bl	800934a <USBD_CtlError>
      break;
 80092ca:	e000      	b.n	80092ce <USBD_ClrFeature+0x3c>
      break;
 80092cc:	bf00      	nop
  }
}
 80092ce:	bf00      	nop
 80092d0:	3708      	adds	r7, #8
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b084      	sub	sp, #16
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	781a      	ldrb	r2, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3301      	adds	r3, #1
 80092f0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	781a      	ldrb	r2, [r3, #0]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	3301      	adds	r3, #1
 80092fe:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009300:	68f8      	ldr	r0, [r7, #12]
 8009302:	f7ff fa16 	bl	8008732 <SWAPBYTE>
 8009306:	4603      	mov	r3, r0
 8009308:	461a      	mov	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	3301      	adds	r3, #1
 8009312:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	3301      	adds	r3, #1
 8009318:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f7ff fa09 	bl	8008732 <SWAPBYTE>
 8009320:	4603      	mov	r3, r0
 8009322:	461a      	mov	r2, r3
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	3301      	adds	r3, #1
 800932c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	3301      	adds	r3, #1
 8009332:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009334:	68f8      	ldr	r0, [r7, #12]
 8009336:	f7ff f9fc 	bl	8008732 <SWAPBYTE>
 800933a:	4603      	mov	r3, r0
 800933c:	461a      	mov	r2, r3
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	80da      	strh	r2, [r3, #6]
}
 8009342:	bf00      	nop
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b082      	sub	sp, #8
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009354:	2180      	movs	r1, #128	@ 0x80
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 fd12 	bl	8009d80 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800935c:	2100      	movs	r1, #0
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fd0e 	bl	8009d80 <USBD_LL_StallEP>
}
 8009364:	bf00      	nop
 8009366:	3708      	adds	r7, #8
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b086      	sub	sp, #24
 8009370:	af00      	add	r7, sp, #0
 8009372:	60f8      	str	r0, [r7, #12]
 8009374:	60b9      	str	r1, [r7, #8]
 8009376:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009378:	2300      	movs	r3, #0
 800937a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d042      	beq.n	8009408 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009386:	6938      	ldr	r0, [r7, #16]
 8009388:	f000 f842 	bl	8009410 <USBD_GetLen>
 800938c:	4603      	mov	r3, r0
 800938e:	3301      	adds	r3, #1
 8009390:	005b      	lsls	r3, r3, #1
 8009392:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009396:	d808      	bhi.n	80093aa <USBD_GetString+0x3e>
 8009398:	6938      	ldr	r0, [r7, #16]
 800939a:	f000 f839 	bl	8009410 <USBD_GetLen>
 800939e:	4603      	mov	r3, r0
 80093a0:	3301      	adds	r3, #1
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	005b      	lsls	r3, r3, #1
 80093a6:	b29a      	uxth	r2, r3
 80093a8:	e001      	b.n	80093ae <USBD_GetString+0x42>
 80093aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80093b2:	7dfb      	ldrb	r3, [r7, #23]
 80093b4:	68ba      	ldr	r2, [r7, #8]
 80093b6:	4413      	add	r3, r2
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	7812      	ldrb	r2, [r2, #0]
 80093bc:	701a      	strb	r2, [r3, #0]
  idx++;
 80093be:	7dfb      	ldrb	r3, [r7, #23]
 80093c0:	3301      	adds	r3, #1
 80093c2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80093c4:	7dfb      	ldrb	r3, [r7, #23]
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	4413      	add	r3, r2
 80093ca:	2203      	movs	r2, #3
 80093cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80093ce:	7dfb      	ldrb	r3, [r7, #23]
 80093d0:	3301      	adds	r3, #1
 80093d2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80093d4:	e013      	b.n	80093fe <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80093d6:	7dfb      	ldrb	r3, [r7, #23]
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	4413      	add	r3, r2
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	7812      	ldrb	r2, [r2, #0]
 80093e0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	3301      	adds	r3, #1
 80093e6:	613b      	str	r3, [r7, #16]
    idx++;
 80093e8:	7dfb      	ldrb	r3, [r7, #23]
 80093ea:	3301      	adds	r3, #1
 80093ec:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80093ee:	7dfb      	ldrb	r3, [r7, #23]
 80093f0:	68ba      	ldr	r2, [r7, #8]
 80093f2:	4413      	add	r3, r2
 80093f4:	2200      	movs	r2, #0
 80093f6:	701a      	strb	r2, [r3, #0]
    idx++;
 80093f8:	7dfb      	ldrb	r3, [r7, #23]
 80093fa:	3301      	adds	r3, #1
 80093fc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d1e7      	bne.n	80093d6 <USBD_GetString+0x6a>
 8009406:	e000      	b.n	800940a <USBD_GetString+0x9e>
    return;
 8009408:	bf00      	nop
  }
}
 800940a:	3718      	adds	r7, #24
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009420:	e005      	b.n	800942e <USBD_GetLen+0x1e>
  {
    len++;
 8009422:	7bfb      	ldrb	r3, [r7, #15]
 8009424:	3301      	adds	r3, #1
 8009426:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	3301      	adds	r3, #1
 800942c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	781b      	ldrb	r3, [r3, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d1f5      	bne.n	8009422 <USBD_GetLen+0x12>
  }

  return len;
 8009436:	7bfb      	ldrb	r3, [r7, #15]
}
 8009438:	4618      	mov	r0, r3
 800943a:	3714      	adds	r7, #20
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2202      	movs	r2, #2
 8009454:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	2100      	movs	r1, #0
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f000 fd11 	bl	8009e92 <USBD_LL_Transmit>

  return USBD_OK;
 8009470:	2300      	movs	r3, #0
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b084      	sub	sp, #16
 800947e:	af00      	add	r7, sp, #0
 8009480:	60f8      	str	r0, [r7, #12]
 8009482:	60b9      	str	r1, [r7, #8]
 8009484:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68ba      	ldr	r2, [r7, #8]
 800948a:	2100      	movs	r1, #0
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 fd00 	bl	8009e92 <USBD_LL_Transmit>

  return USBD_OK;
 8009492:	2300      	movs	r3, #0
}
 8009494:	4618      	mov	r0, r3
 8009496:	3710      	adds	r7, #16
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	60f8      	str	r0, [r7, #12]
 80094a4:	60b9      	str	r1, [r7, #8]
 80094a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2203      	movs	r2, #3
 80094ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	68ba      	ldr	r2, [r7, #8]
 80094c4:	2100      	movs	r1, #0
 80094c6:	68f8      	ldr	r0, [r7, #12]
 80094c8:	f000 fd04 	bl	8009ed4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}

080094d6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b084      	sub	sp, #16
 80094da:	af00      	add	r7, sp, #0
 80094dc:	60f8      	str	r0, [r7, #12]
 80094de:	60b9      	str	r1, [r7, #8]
 80094e0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	2100      	movs	r1, #0
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f000 fcf3 	bl	8009ed4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3710      	adds	r7, #16
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b082      	sub	sp, #8
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2204      	movs	r2, #4
 8009504:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009508:	2300      	movs	r3, #0
 800950a:	2200      	movs	r2, #0
 800950c:	2100      	movs	r1, #0
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f000 fcbf 	bl	8009e92 <USBD_LL_Transmit>

  return USBD_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3708      	adds	r7, #8
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b082      	sub	sp, #8
 8009522:	af00      	add	r7, sp, #0
 8009524:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2205      	movs	r2, #5
 800952a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800952e:	2300      	movs	r3, #0
 8009530:	2200      	movs	r2, #0
 8009532:	2100      	movs	r1, #0
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 fccd 	bl	8009ed4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3708      	adds	r7, #8
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009548:	2200      	movs	r2, #0
 800954a:	4913      	ldr	r1, [pc, #76]	@ (8009598 <MX_USB_DEVICE_Init+0x54>)
 800954c:	4813      	ldr	r0, [pc, #76]	@ (800959c <MX_USB_DEVICE_Init+0x58>)
 800954e:	f7fe fccd 	bl	8007eec <USBD_Init>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009558:	f7f7 f9c0 	bl	80008dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800955c:	4910      	ldr	r1, [pc, #64]	@ (80095a0 <MX_USB_DEVICE_Init+0x5c>)
 800955e:	480f      	ldr	r0, [pc, #60]	@ (800959c <MX_USB_DEVICE_Init+0x58>)
 8009560:	f7fe fcf4 	bl	8007f4c <USBD_RegisterClass>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d001      	beq.n	800956e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800956a:	f7f7 f9b7 	bl	80008dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800956e:	490d      	ldr	r1, [pc, #52]	@ (80095a4 <MX_USB_DEVICE_Init+0x60>)
 8009570:	480a      	ldr	r0, [pc, #40]	@ (800959c <MX_USB_DEVICE_Init+0x58>)
 8009572:	f7fe fbeb 	bl	8007d4c <USBD_CDC_RegisterInterface>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d001      	beq.n	8009580 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800957c:	f7f7 f9ae 	bl	80008dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009580:	4806      	ldr	r0, [pc, #24]	@ (800959c <MX_USB_DEVICE_Init+0x58>)
 8009582:	f7fe fd19 	bl	8007fb8 <USBD_Start>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d001      	beq.n	8009590 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800958c:	f7f7 f9a6 	bl	80008dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8009590:	f7f9 fade 	bl	8002b50 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009594:	bf00      	nop
 8009596:	bd80      	pop	{r7, pc}
 8009598:	240000b0 	.word	0x240000b0
 800959c:	24000430 	.word	0x24000430
 80095a0:	2400001c 	.word	0x2400001c
 80095a4:	2400009c 	.word	0x2400009c

080095a8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80095ac:	2200      	movs	r2, #0
 80095ae:	4905      	ldr	r1, [pc, #20]	@ (80095c4 <CDC_Init_FS+0x1c>)
 80095b0:	4805      	ldr	r0, [pc, #20]	@ (80095c8 <CDC_Init_FS+0x20>)
 80095b2:	f7fe fbe5 	bl	8007d80 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80095b6:	4905      	ldr	r1, [pc, #20]	@ (80095cc <CDC_Init_FS+0x24>)
 80095b8:	4803      	ldr	r0, [pc, #12]	@ (80095c8 <CDC_Init_FS+0x20>)
 80095ba:	f7fe fc03 	bl	8007dc4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80095be:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	24000f0c 	.word	0x24000f0c
 80095c8:	24000430 	.word	0x24000430
 80095cc:	2400070c 	.word	0x2400070c

080095d0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80095d0:	b480      	push	{r7}
 80095d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80095d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	4603      	mov	r3, r0
 80095e8:	6039      	str	r1, [r7, #0]
 80095ea:	71fb      	strb	r3, [r7, #7]
 80095ec:	4613      	mov	r3, r2
 80095ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80095f0:	79fb      	ldrb	r3, [r7, #7]
 80095f2:	2b23      	cmp	r3, #35	@ 0x23
 80095f4:	d84a      	bhi.n	800968c <CDC_Control_FS+0xac>
 80095f6:	a201      	add	r2, pc, #4	@ (adr r2, 80095fc <CDC_Control_FS+0x1c>)
 80095f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095fc:	0800968d 	.word	0x0800968d
 8009600:	0800968d 	.word	0x0800968d
 8009604:	0800968d 	.word	0x0800968d
 8009608:	0800968d 	.word	0x0800968d
 800960c:	0800968d 	.word	0x0800968d
 8009610:	0800968d 	.word	0x0800968d
 8009614:	0800968d 	.word	0x0800968d
 8009618:	0800968d 	.word	0x0800968d
 800961c:	0800968d 	.word	0x0800968d
 8009620:	0800968d 	.word	0x0800968d
 8009624:	0800968d 	.word	0x0800968d
 8009628:	0800968d 	.word	0x0800968d
 800962c:	0800968d 	.word	0x0800968d
 8009630:	0800968d 	.word	0x0800968d
 8009634:	0800968d 	.word	0x0800968d
 8009638:	0800968d 	.word	0x0800968d
 800963c:	0800968d 	.word	0x0800968d
 8009640:	0800968d 	.word	0x0800968d
 8009644:	0800968d 	.word	0x0800968d
 8009648:	0800968d 	.word	0x0800968d
 800964c:	0800968d 	.word	0x0800968d
 8009650:	0800968d 	.word	0x0800968d
 8009654:	0800968d 	.word	0x0800968d
 8009658:	0800968d 	.word	0x0800968d
 800965c:	0800968d 	.word	0x0800968d
 8009660:	0800968d 	.word	0x0800968d
 8009664:	0800968d 	.word	0x0800968d
 8009668:	0800968d 	.word	0x0800968d
 800966c:	0800968d 	.word	0x0800968d
 8009670:	0800968d 	.word	0x0800968d
 8009674:	0800968d 	.word	0x0800968d
 8009678:	0800968d 	.word	0x0800968d
 800967c:	0800968d 	.word	0x0800968d
 8009680:	0800968d 	.word	0x0800968d
 8009684:	0800968d 	.word	0x0800968d
 8009688:	0800968d 	.word	0x0800968d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800968c:	bf00      	nop
  }

  return (USBD_OK);
 800968e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009690:	4618      	mov	r0, r3
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80096a6:	6879      	ldr	r1, [r7, #4]
 80096a8:	4805      	ldr	r0, [pc, #20]	@ (80096c0 <CDC_Receive_FS+0x24>)
 80096aa:	f7fe fb8b 	bl	8007dc4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80096ae:	4804      	ldr	r0, [pc, #16]	@ (80096c0 <CDC_Receive_FS+0x24>)
 80096b0:	f7fe fbe6 	bl	8007e80 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80096b4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3708      	adds	r7, #8
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	24000430 	.word	0x24000430

080096c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	460b      	mov	r3, r1
 80096ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80096d0:	2300      	movs	r3, #0
 80096d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80096d4:	4b0d      	ldr	r3, [pc, #52]	@ (800970c <CDC_Transmit_FS+0x48>)
 80096d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096da:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d001      	beq.n	80096ea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e00b      	b.n	8009702 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80096ea:	887b      	ldrh	r3, [r7, #2]
 80096ec:	461a      	mov	r2, r3
 80096ee:	6879      	ldr	r1, [r7, #4]
 80096f0:	4806      	ldr	r0, [pc, #24]	@ (800970c <CDC_Transmit_FS+0x48>)
 80096f2:	f7fe fb45 	bl	8007d80 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80096f6:	4805      	ldr	r0, [pc, #20]	@ (800970c <CDC_Transmit_FS+0x48>)
 80096f8:	f7fe fb82 	bl	8007e00 <USBD_CDC_TransmitPacket>
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009700:	7bfb      	ldrb	r3, [r7, #15]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	24000430 	.word	0x24000430

08009710 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009710:	b480      	push	{r7}
 8009712:	b087      	sub	sp, #28
 8009714:	af00      	add	r7, sp, #0
 8009716:	60f8      	str	r0, [r7, #12]
 8009718:	60b9      	str	r1, [r7, #8]
 800971a:	4613      	mov	r3, r2
 800971c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800971e:	2300      	movs	r3, #0
 8009720:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009722:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009726:	4618      	mov	r0, r3
 8009728:	371c      	adds	r7, #28
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr
	...

08009734 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
 800973a:	4603      	mov	r3, r0
 800973c:	6039      	str	r1, [r7, #0]
 800973e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	2212      	movs	r2, #18
 8009744:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009746:	4b03      	ldr	r3, [pc, #12]	@ (8009754 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009748:	4618      	mov	r0, r3
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr
 8009754:	240000d0 	.word	0x240000d0

08009758 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	6039      	str	r1, [r7, #0]
 8009762:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2204      	movs	r2, #4
 8009768:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800976a:	4b03      	ldr	r3, [pc, #12]	@ (8009778 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800976c:	4618      	mov	r0, r3
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr
 8009778:	240000e4 	.word	0x240000e4

0800977c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	6039      	str	r1, [r7, #0]
 8009786:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009788:	79fb      	ldrb	r3, [r7, #7]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d105      	bne.n	800979a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800978e:	683a      	ldr	r2, [r7, #0]
 8009790:	4907      	ldr	r1, [pc, #28]	@ (80097b0 <USBD_FS_ProductStrDescriptor+0x34>)
 8009792:	4808      	ldr	r0, [pc, #32]	@ (80097b4 <USBD_FS_ProductStrDescriptor+0x38>)
 8009794:	f7ff fdea 	bl	800936c <USBD_GetString>
 8009798:	e004      	b.n	80097a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800979a:	683a      	ldr	r2, [r7, #0]
 800979c:	4904      	ldr	r1, [pc, #16]	@ (80097b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800979e:	4805      	ldr	r0, [pc, #20]	@ (80097b4 <USBD_FS_ProductStrDescriptor+0x38>)
 80097a0:	f7ff fde4 	bl	800936c <USBD_GetString>
  }
  return USBD_StrDesc;
 80097a4:	4b02      	ldr	r3, [pc, #8]	@ (80097b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	2400170c 	.word	0x2400170c
 80097b4:	0800cba0 	.word	0x0800cba0

080097b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b082      	sub	sp, #8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	4603      	mov	r3, r0
 80097c0:	6039      	str	r1, [r7, #0]
 80097c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	4904      	ldr	r1, [pc, #16]	@ (80097d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80097c8:	4804      	ldr	r0, [pc, #16]	@ (80097dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80097ca:	f7ff fdcf 	bl	800936c <USBD_GetString>
  return USBD_StrDesc;
 80097ce:	4b02      	ldr	r3, [pc, #8]	@ (80097d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3708      	adds	r7, #8
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	2400170c 	.word	0x2400170c
 80097dc:	0800cbb8 	.word	0x0800cbb8

080097e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	4603      	mov	r3, r0
 80097e8:	6039      	str	r1, [r7, #0]
 80097ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	221a      	movs	r2, #26
 80097f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80097f2:	f000 f843 	bl	800987c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80097f6:	4b02      	ldr	r3, [pc, #8]	@ (8009800 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3708      	adds	r7, #8
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	240000e8 	.word	0x240000e8

08009804 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	6039      	str	r1, [r7, #0]
 800980e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009810:	79fb      	ldrb	r3, [r7, #7]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d105      	bne.n	8009822 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009816:	683a      	ldr	r2, [r7, #0]
 8009818:	4907      	ldr	r1, [pc, #28]	@ (8009838 <USBD_FS_ConfigStrDescriptor+0x34>)
 800981a:	4808      	ldr	r0, [pc, #32]	@ (800983c <USBD_FS_ConfigStrDescriptor+0x38>)
 800981c:	f7ff fda6 	bl	800936c <USBD_GetString>
 8009820:	e004      	b.n	800982c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009822:	683a      	ldr	r2, [r7, #0]
 8009824:	4904      	ldr	r1, [pc, #16]	@ (8009838 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009826:	4805      	ldr	r0, [pc, #20]	@ (800983c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009828:	f7ff fda0 	bl	800936c <USBD_GetString>
  }
  return USBD_StrDesc;
 800982c:	4b02      	ldr	r3, [pc, #8]	@ (8009838 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800982e:	4618      	mov	r0, r3
 8009830:	3708      	adds	r7, #8
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}
 8009836:	bf00      	nop
 8009838:	2400170c 	.word	0x2400170c
 800983c:	0800cbcc 	.word	0x0800cbcc

08009840 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	4603      	mov	r3, r0
 8009848:	6039      	str	r1, [r7, #0]
 800984a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800984c:	79fb      	ldrb	r3, [r7, #7]
 800984e:	2b00      	cmp	r3, #0
 8009850:	d105      	bne.n	800985e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	4907      	ldr	r1, [pc, #28]	@ (8009874 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009856:	4808      	ldr	r0, [pc, #32]	@ (8009878 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009858:	f7ff fd88 	bl	800936c <USBD_GetString>
 800985c:	e004      	b.n	8009868 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800985e:	683a      	ldr	r2, [r7, #0]
 8009860:	4904      	ldr	r1, [pc, #16]	@ (8009874 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009862:	4805      	ldr	r0, [pc, #20]	@ (8009878 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009864:	f7ff fd82 	bl	800936c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009868:	4b02      	ldr	r3, [pc, #8]	@ (8009874 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800986a:	4618      	mov	r0, r3
 800986c:	3708      	adds	r7, #8
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	2400170c 	.word	0x2400170c
 8009878:	0800cbd8 	.word	0x0800cbd8

0800987c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b084      	sub	sp, #16
 8009880:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009882:	4b0f      	ldr	r3, [pc, #60]	@ (80098c0 <Get_SerialNum+0x44>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009888:	4b0e      	ldr	r3, [pc, #56]	@ (80098c4 <Get_SerialNum+0x48>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800988e:	4b0e      	ldr	r3, [pc, #56]	@ (80098c8 <Get_SerialNum+0x4c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4413      	add	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d009      	beq.n	80098b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80098a2:	2208      	movs	r2, #8
 80098a4:	4909      	ldr	r1, [pc, #36]	@ (80098cc <Get_SerialNum+0x50>)
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f000 f814 	bl	80098d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80098ac:	2204      	movs	r2, #4
 80098ae:	4908      	ldr	r1, [pc, #32]	@ (80098d0 <Get_SerialNum+0x54>)
 80098b0:	68b8      	ldr	r0, [r7, #8]
 80098b2:	f000 f80f 	bl	80098d4 <IntToUnicode>
  }
}
 80098b6:	bf00      	nop
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	1ff1e800 	.word	0x1ff1e800
 80098c4:	1ff1e804 	.word	0x1ff1e804
 80098c8:	1ff1e808 	.word	0x1ff1e808
 80098cc:	240000ea 	.word	0x240000ea
 80098d0:	240000fa 	.word	0x240000fa

080098d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b087      	sub	sp, #28
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	4613      	mov	r3, r2
 80098e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80098e2:	2300      	movs	r3, #0
 80098e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80098e6:	2300      	movs	r3, #0
 80098e8:	75fb      	strb	r3, [r7, #23]
 80098ea:	e027      	b.n	800993c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	0f1b      	lsrs	r3, r3, #28
 80098f0:	2b09      	cmp	r3, #9
 80098f2:	d80b      	bhi.n	800990c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	0f1b      	lsrs	r3, r3, #28
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	7dfb      	ldrb	r3, [r7, #23]
 80098fc:	005b      	lsls	r3, r3, #1
 80098fe:	4619      	mov	r1, r3
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	440b      	add	r3, r1
 8009904:	3230      	adds	r2, #48	@ 0x30
 8009906:	b2d2      	uxtb	r2, r2
 8009908:	701a      	strb	r2, [r3, #0]
 800990a:	e00a      	b.n	8009922 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	0f1b      	lsrs	r3, r3, #28
 8009910:	b2da      	uxtb	r2, r3
 8009912:	7dfb      	ldrb	r3, [r7, #23]
 8009914:	005b      	lsls	r3, r3, #1
 8009916:	4619      	mov	r1, r3
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	440b      	add	r3, r1
 800991c:	3237      	adds	r2, #55	@ 0x37
 800991e:	b2d2      	uxtb	r2, r2
 8009920:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	011b      	lsls	r3, r3, #4
 8009926:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009928:	7dfb      	ldrb	r3, [r7, #23]
 800992a:	005b      	lsls	r3, r3, #1
 800992c:	3301      	adds	r3, #1
 800992e:	68ba      	ldr	r2, [r7, #8]
 8009930:	4413      	add	r3, r2
 8009932:	2200      	movs	r2, #0
 8009934:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009936:	7dfb      	ldrb	r3, [r7, #23]
 8009938:	3301      	adds	r3, #1
 800993a:	75fb      	strb	r3, [r7, #23]
 800993c:	7dfa      	ldrb	r2, [r7, #23]
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	429a      	cmp	r2, r3
 8009942:	d3d3      	bcc.n	80098ec <IntToUnicode+0x18>
  }
}
 8009944:	bf00      	nop
 8009946:	bf00      	nop
 8009948:	371c      	adds	r7, #28
 800994a:	46bd      	mov	sp, r7
 800994c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009950:	4770      	bx	lr
	...

08009954 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b0ba      	sub	sp, #232	@ 0xe8
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800995c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8009960:	2200      	movs	r2, #0
 8009962:	601a      	str	r2, [r3, #0]
 8009964:	605a      	str	r2, [r3, #4]
 8009966:	609a      	str	r2, [r3, #8]
 8009968:	60da      	str	r2, [r3, #12]
 800996a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800996c:	f107 0310 	add.w	r3, r7, #16
 8009970:	22c0      	movs	r2, #192	@ 0xc0
 8009972:	2100      	movs	r1, #0
 8009974:	4618      	mov	r0, r3
 8009976:	f001 f880 	bl	800aa7a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a2c      	ldr	r2, [pc, #176]	@ (8009a30 <HAL_PCD_MspInit+0xdc>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d151      	bne.n	8009a28 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009984:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009988:	f04f 0300 	mov.w	r3, #0
 800998c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8009990:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009994:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009998:	f107 0310 	add.w	r3, r7, #16
 800999c:	4618      	mov	r0, r3
 800999e:	f7fa f8a1 	bl	8003ae4 <HAL_RCCEx_PeriphCLKConfig>
 80099a2:	4603      	mov	r3, r0
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d001      	beq.n	80099ac <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80099a8:	f7f6 ff98 	bl	80008dc <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80099ac:	f7f9 f8d0 	bl	8002b50 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80099b0:	4b20      	ldr	r3, [pc, #128]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 80099b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80099b6:	4a1f      	ldr	r2, [pc, #124]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 80099b8:	f043 0301 	orr.w	r3, r3, #1
 80099bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80099c0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 80099c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	60fb      	str	r3, [r7, #12]
 80099cc:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80099ce:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80099d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099d6:	2302      	movs	r3, #2
 80099d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099dc:	2300      	movs	r3, #0
 80099de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099e2:	2300      	movs	r3, #0
 80099e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80099e8:	230a      	movs	r3, #10
 80099ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80099ee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80099f2:	4619      	mov	r1, r3
 80099f4:	4810      	ldr	r0, [pc, #64]	@ (8009a38 <HAL_PCD_MspInit+0xe4>)
 80099f6:	f7f7 fc07 	bl	8001208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80099fa:	4b0e      	ldr	r3, [pc, #56]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 80099fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a00:	4a0c      	ldr	r2, [pc, #48]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 8009a02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009a06:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8009a34 <HAL_PCD_MspInit+0xe0>)
 8009a0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009a10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a14:	60bb      	str	r3, [r7, #8]
 8009a16:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009a18:	2200      	movs	r2, #0
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	2065      	movs	r0, #101	@ 0x65
 8009a1e:	f7f7 fbbe 	bl	800119e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009a22:	2065      	movs	r0, #101	@ 0x65
 8009a24:	f7f7 fbd5 	bl	80011d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009a28:	bf00      	nop
 8009a2a:	37e8      	adds	r7, #232	@ 0xe8
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	40080000 	.word	0x40080000
 8009a34:	58024400 	.word	0x58024400
 8009a38:	58020000 	.word	0x58020000

08009a3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009a50:	4619      	mov	r1, r3
 8009a52:	4610      	mov	r0, r2
 8009a54:	f7fe fafd 	bl	8008052 <USBD_LL_SetupStage>
}
 8009a58:	bf00      	nop
 8009a5a:	3708      	adds	r7, #8
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b082      	sub	sp, #8
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	460b      	mov	r3, r1
 8009a6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009a72:	78fa      	ldrb	r2, [r7, #3]
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	4613      	mov	r3, r2
 8009a78:	00db      	lsls	r3, r3, #3
 8009a7a:	4413      	add	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	440b      	add	r3, r1
 8009a80:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	78fb      	ldrb	r3, [r7, #3]
 8009a88:	4619      	mov	r1, r3
 8009a8a:	f7fe fb37 	bl	80080fc <USBD_LL_DataOutStage>
}
 8009a8e:	bf00      	nop
 8009a90:	3708      	adds	r7, #8
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}

08009a96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a96:	b580      	push	{r7, lr}
 8009a98:	b082      	sub	sp, #8
 8009a9a:	af00      	add	r7, sp, #0
 8009a9c:	6078      	str	r0, [r7, #4]
 8009a9e:	460b      	mov	r3, r1
 8009aa0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009aa8:	78fa      	ldrb	r2, [r7, #3]
 8009aaa:	6879      	ldr	r1, [r7, #4]
 8009aac:	4613      	mov	r3, r2
 8009aae:	00db      	lsls	r3, r3, #3
 8009ab0:	4413      	add	r3, r2
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	440b      	add	r3, r1
 8009ab6:	3320      	adds	r3, #32
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	4619      	mov	r1, r3
 8009abe:	f7fe fbd0 	bl	8008262 <USBD_LL_DataInStage>
}
 8009ac2:	bf00      	nop
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b082      	sub	sp, #8
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f7fe fd0a 	bl	80084f2 <USBD_LL_SOF>
}
 8009ade:	bf00      	nop
 8009ae0:	3708      	adds	r7, #8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}

08009ae6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ae6:	b580      	push	{r7, lr}
 8009ae8:	b084      	sub	sp, #16
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009aee:	2301      	movs	r3, #1
 8009af0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	79db      	ldrb	r3, [r3, #7]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d102      	bne.n	8009b00 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009afa:	2300      	movs	r3, #0
 8009afc:	73fb      	strb	r3, [r7, #15]
 8009afe:	e008      	b.n	8009b12 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	79db      	ldrb	r3, [r3, #7]
 8009b04:	2b02      	cmp	r3, #2
 8009b06:	d102      	bne.n	8009b0e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009b08:	2301      	movs	r3, #1
 8009b0a:	73fb      	strb	r3, [r7, #15]
 8009b0c:	e001      	b.n	8009b12 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009b0e:	f7f6 fee5 	bl	80008dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b18:	7bfa      	ldrb	r2, [r7, #15]
 8009b1a:	4611      	mov	r1, r2
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f7fe fca4 	bl	800846a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f7fe fc4c 	bl	80083c6 <USBD_LL_Reset>
}
 8009b2e:	bf00      	nop
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
	...

08009b38 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b082      	sub	sp, #8
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe fc9f 	bl	800848a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	6812      	ldr	r2, [r2, #0]
 8009b5a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009b5e:	f043 0301 	orr.w	r3, r3, #1
 8009b62:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	7adb      	ldrb	r3, [r3, #11]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d005      	beq.n	8009b78 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009b6c:	4b04      	ldr	r3, [pc, #16]	@ (8009b80 <HAL_PCD_SuspendCallback+0x48>)
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	4a03      	ldr	r2, [pc, #12]	@ (8009b80 <HAL_PCD_SuspendCallback+0x48>)
 8009b72:	f043 0306 	orr.w	r3, r3, #6
 8009b76:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009b78:	bf00      	nop
 8009b7a:	3708      	adds	r7, #8
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}
 8009b80:	e000ed00 	.word	0xe000ed00

08009b84 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fe fc95 	bl	80084c2 <USBD_LL_Resume>
}
 8009b98:	bf00      	nop
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	460b      	mov	r3, r1
 8009baa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bb2:	78fa      	ldrb	r2, [r7, #3]
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fe fced 	bl	8008596 <USBD_LL_IsoOUTIncomplete>
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	460b      	mov	r3, r1
 8009bce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bd6:	78fa      	ldrb	r2, [r7, #3]
 8009bd8:	4611      	mov	r1, r2
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f7fe fca9 	bl	8008532 <USBD_LL_IsoINIncomplete>
}
 8009be0:	bf00      	nop
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}

08009be8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b082      	sub	sp, #8
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7fe fcff 	bl	80085fa <USBD_LL_DevConnected>
}
 8009bfc:	bf00      	nop
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b082      	sub	sp, #8
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe fcfc 	bl	8008610 <USBD_LL_DevDisconnected>
}
 8009c18:	bf00      	nop
 8009c1a:	3708      	adds	r7, #8
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}

08009c20 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d13e      	bne.n	8009cae <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009c30:	4a21      	ldr	r2, [pc, #132]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c3c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009c40:	4b1d      	ldr	r3, [pc, #116]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c42:	4a1e      	ldr	r2, [pc, #120]	@ (8009cbc <USBD_LL_Init+0x9c>)
 8009c44:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8009c46:	4b1c      	ldr	r3, [pc, #112]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c48:	2209      	movs	r2, #9
 8009c4a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c4e:	2202      	movs	r2, #2
 8009c50:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009c52:	4b19      	ldr	r3, [pc, #100]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009c58:	4b17      	ldr	r3, [pc, #92]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c5a:	2202      	movs	r2, #2
 8009c5c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009c5e:	4b16      	ldr	r3, [pc, #88]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c60:	2200      	movs	r2, #0
 8009c62:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009c64:	4b14      	ldr	r3, [pc, #80]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c66:	2200      	movs	r2, #0
 8009c68:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009c6a:	4b13      	ldr	r3, [pc, #76]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009c70:	4b11      	ldr	r3, [pc, #68]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009c76:	4b10      	ldr	r3, [pc, #64]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c7e:	2200      	movs	r2, #0
 8009c80:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009c82:	480d      	ldr	r0, [pc, #52]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c84:	f7f7 fc89 	bl	800159a <HAL_PCD_Init>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d001      	beq.n	8009c92 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009c8e:	f7f6 fe25 	bl	80008dc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009c92:	2180      	movs	r1, #128	@ 0x80
 8009c94:	4808      	ldr	r0, [pc, #32]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009c96:	f7f8 fee0 	bl	8002a5a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009c9a:	2240      	movs	r2, #64	@ 0x40
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	4806      	ldr	r0, [pc, #24]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009ca0:	f7f8 fe94 	bl	80029cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009ca4:	2280      	movs	r2, #128	@ 0x80
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	4803      	ldr	r0, [pc, #12]	@ (8009cb8 <USBD_LL_Init+0x98>)
 8009caa:	f7f8 fe8f 	bl	80029cc <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3708      	adds	r7, #8
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	2400190c 	.word	0x2400190c
 8009cbc:	40080000 	.word	0x40080000

08009cc0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7f7 fd6b 	bl	80017b2 <HAL_PCD_Start>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ce0:	7bfb      	ldrb	r3, [r7, #15]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f000 f942 	bl	8009f6c <USBD_Get_USB_Status>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cec:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3710      	adds	r7, #16
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009cf6:	b580      	push	{r7, lr}
 8009cf8:	b084      	sub	sp, #16
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	6078      	str	r0, [r7, #4]
 8009cfe:	4608      	mov	r0, r1
 8009d00:	4611      	mov	r1, r2
 8009d02:	461a      	mov	r2, r3
 8009d04:	4603      	mov	r3, r0
 8009d06:	70fb      	strb	r3, [r7, #3]
 8009d08:	460b      	mov	r3, r1
 8009d0a:	70bb      	strb	r3, [r7, #2]
 8009d0c:	4613      	mov	r3, r2
 8009d0e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d10:	2300      	movs	r3, #0
 8009d12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009d1e:	78bb      	ldrb	r3, [r7, #2]
 8009d20:	883a      	ldrh	r2, [r7, #0]
 8009d22:	78f9      	ldrb	r1, [r7, #3]
 8009d24:	f7f8 fa6c 	bl	8002200 <HAL_PCD_EP_Open>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d2c:	7bfb      	ldrb	r3, [r7, #15]
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f000 f91c 	bl	8009f6c <USBD_Get_USB_Status>
 8009d34:	4603      	mov	r3, r0
 8009d36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d38:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b084      	sub	sp, #16
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d52:	2300      	movs	r3, #0
 8009d54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d5c:	78fa      	ldrb	r2, [r7, #3]
 8009d5e:	4611      	mov	r1, r2
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7f8 fab7 	bl	80022d4 <HAL_PCD_EP_Close>
 8009d66:	4603      	mov	r3, r0
 8009d68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f000 f8fd 	bl	8009f6c <USBD_Get_USB_Status>
 8009d72:	4603      	mov	r3, r0
 8009d74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d76:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3710      	adds	r7, #16
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b084      	sub	sp, #16
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	460b      	mov	r3, r1
 8009d8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d90:	2300      	movs	r3, #0
 8009d92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d9a:	78fa      	ldrb	r2, [r7, #3]
 8009d9c:	4611      	mov	r1, r2
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7f8 fb6f 	bl	8002482 <HAL_PCD_EP_SetStall>
 8009da4:	4603      	mov	r3, r0
 8009da6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009da8:	7bfb      	ldrb	r3, [r7, #15]
 8009daa:	4618      	mov	r0, r3
 8009dac:	f000 f8de 	bl	8009f6c <USBD_Get_USB_Status>
 8009db0:	4603      	mov	r3, r0
 8009db2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009db4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3710      	adds	r7, #16
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}

08009dbe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dbe:	b580      	push	{r7, lr}
 8009dc0:	b084      	sub	sp, #16
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
 8009dc6:	460b      	mov	r3, r1
 8009dc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009dd8:	78fa      	ldrb	r2, [r7, #3]
 8009dda:	4611      	mov	r1, r2
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7f8 fbb3 	bl	8002548 <HAL_PCD_EP_ClrStall>
 8009de2:	4603      	mov	r3, r0
 8009de4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009de6:	7bfb      	ldrb	r3, [r7, #15]
 8009de8:	4618      	mov	r0, r3
 8009dea:	f000 f8bf 	bl	8009f6c <USBD_Get_USB_Status>
 8009dee:	4603      	mov	r3, r0
 8009df0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009df2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3710      	adds	r7, #16
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	460b      	mov	r3, r1
 8009e06:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e0e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	da0b      	bge.n	8009e30 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009e18:	78fb      	ldrb	r3, [r7, #3]
 8009e1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e1e:	68f9      	ldr	r1, [r7, #12]
 8009e20:	4613      	mov	r3, r2
 8009e22:	00db      	lsls	r3, r3, #3
 8009e24:	4413      	add	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	440b      	add	r3, r1
 8009e2a:	3316      	adds	r3, #22
 8009e2c:	781b      	ldrb	r3, [r3, #0]
 8009e2e:	e00b      	b.n	8009e48 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e30:	78fb      	ldrb	r3, [r7, #3]
 8009e32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009e36:	68f9      	ldr	r1, [r7, #12]
 8009e38:	4613      	mov	r3, r2
 8009e3a:	00db      	lsls	r3, r3, #3
 8009e3c:	4413      	add	r3, r2
 8009e3e:	009b      	lsls	r3, r3, #2
 8009e40:	440b      	add	r3, r1
 8009e42:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009e46:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e60:	2300      	movs	r3, #0
 8009e62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e64:	2300      	movs	r3, #0
 8009e66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009e6e:	78fa      	ldrb	r2, [r7, #3]
 8009e70:	4611      	mov	r1, r2
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7f8 f9a0 	bl	80021b8 <HAL_PCD_SetAddress>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e7c:	7bfb      	ldrb	r3, [r7, #15]
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f000 f874 	bl	8009f6c <USBD_Get_USB_Status>
 8009e84:	4603      	mov	r3, r0
 8009e86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e88:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b086      	sub	sp, #24
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	60f8      	str	r0, [r7, #12]
 8009e9a:	607a      	str	r2, [r7, #4]
 8009e9c:	603b      	str	r3, [r7, #0]
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009eb0:	7af9      	ldrb	r1, [r7, #11]
 8009eb2:	683b      	ldr	r3, [r7, #0]
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	f7f8 faaa 	bl	800240e <HAL_PCD_EP_Transmit>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ebe:	7dfb      	ldrb	r3, [r7, #23]
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	f000 f853 	bl	8009f6c <USBD_Get_USB_Status>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009eca:	7dbb      	ldrb	r3, [r7, #22]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3718      	adds	r7, #24
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	607a      	str	r2, [r7, #4]
 8009ede:	603b      	str	r3, [r7, #0]
 8009ee0:	460b      	mov	r3, r1
 8009ee2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ef2:	7af9      	ldrb	r1, [r7, #11]
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	f7f8 fa36 	bl	8002368 <HAL_PCD_EP_Receive>
 8009efc:	4603      	mov	r3, r0
 8009efe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f00:	7dfb      	ldrb	r3, [r7, #23]
 8009f02:	4618      	mov	r0, r3
 8009f04:	f000 f832 	bl	8009f6c <USBD_Get_USB_Status>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009f0c:	7dbb      	ldrb	r3, [r7, #22]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3718      	adds	r7, #24
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}

08009f16 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f16:	b580      	push	{r7, lr}
 8009f18:	b082      	sub	sp, #8
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
 8009f1e:	460b      	mov	r3, r1
 8009f20:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009f28:	78fa      	ldrb	r2, [r7, #3]
 8009f2a:	4611      	mov	r1, r2
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7f8 fa56 	bl	80023de <HAL_PCD_EP_GetRxCount>
 8009f32:	4603      	mov	r3, r0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3708      	adds	r7, #8
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b083      	sub	sp, #12
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009f44:	4b03      	ldr	r3, [pc, #12]	@ (8009f54 <USBD_static_malloc+0x18>)
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	370c      	adds	r7, #12
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f50:	4770      	bx	lr
 8009f52:	bf00      	nop
 8009f54:	24001df0 	.word	0x24001df0

08009f58 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8009f60:	bf00      	nop
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b085      	sub	sp, #20
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	4603      	mov	r3, r0
 8009f74:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f7a:	79fb      	ldrb	r3, [r7, #7]
 8009f7c:	2b03      	cmp	r3, #3
 8009f7e:	d817      	bhi.n	8009fb0 <USBD_Get_USB_Status+0x44>
 8009f80:	a201      	add	r2, pc, #4	@ (adr r2, 8009f88 <USBD_Get_USB_Status+0x1c>)
 8009f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f86:	bf00      	nop
 8009f88:	08009f99 	.word	0x08009f99
 8009f8c:	08009f9f 	.word	0x08009f9f
 8009f90:	08009fa5 	.word	0x08009fa5
 8009f94:	08009fab 	.word	0x08009fab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f9c:	e00b      	b.n	8009fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f9e:	2303      	movs	r3, #3
 8009fa0:	73fb      	strb	r3, [r7, #15]
    break;
 8009fa2:	e008      	b.n	8009fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	73fb      	strb	r3, [r7, #15]
    break;
 8009fa8:	e005      	b.n	8009fb6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009faa:	2303      	movs	r3, #3
 8009fac:	73fb      	strb	r3, [r7, #15]
    break;
 8009fae:	e002      	b.n	8009fb6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009fb0:	2303      	movs	r3, #3
 8009fb2:	73fb      	strb	r3, [r7, #15]
    break;
 8009fb4:	bf00      	nop
  }
  return usb_status;
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3714      	adds	r7, #20
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <__cvt>:
 8009fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fc6:	ed2d 8b02 	vpush	{d8}
 8009fca:	eeb0 8b40 	vmov.f64	d8, d0
 8009fce:	b085      	sub	sp, #20
 8009fd0:	4617      	mov	r7, r2
 8009fd2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009fd4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fd6:	ee18 2a90 	vmov	r2, s17
 8009fda:	f025 0520 	bic.w	r5, r5, #32
 8009fde:	2a00      	cmp	r2, #0
 8009fe0:	bfb6      	itet	lt
 8009fe2:	222d      	movlt	r2, #45	@ 0x2d
 8009fe4:	2200      	movge	r2, #0
 8009fe6:	eeb1 8b40 	vneglt.f64	d8, d0
 8009fea:	2d46      	cmp	r5, #70	@ 0x46
 8009fec:	460c      	mov	r4, r1
 8009fee:	701a      	strb	r2, [r3, #0]
 8009ff0:	d004      	beq.n	8009ffc <__cvt+0x38>
 8009ff2:	2d45      	cmp	r5, #69	@ 0x45
 8009ff4:	d100      	bne.n	8009ff8 <__cvt+0x34>
 8009ff6:	3401      	adds	r4, #1
 8009ff8:	2102      	movs	r1, #2
 8009ffa:	e000      	b.n	8009ffe <__cvt+0x3a>
 8009ffc:	2103      	movs	r1, #3
 8009ffe:	ab03      	add	r3, sp, #12
 800a000:	9301      	str	r3, [sp, #4]
 800a002:	ab02      	add	r3, sp, #8
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	4622      	mov	r2, r4
 800a008:	4633      	mov	r3, r6
 800a00a:	eeb0 0b48 	vmov.f64	d0, d8
 800a00e:	f000 fe3f 	bl	800ac90 <_dtoa_r>
 800a012:	2d47      	cmp	r5, #71	@ 0x47
 800a014:	d114      	bne.n	800a040 <__cvt+0x7c>
 800a016:	07fb      	lsls	r3, r7, #31
 800a018:	d50a      	bpl.n	800a030 <__cvt+0x6c>
 800a01a:	1902      	adds	r2, r0, r4
 800a01c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a024:	bf08      	it	eq
 800a026:	9203      	streq	r2, [sp, #12]
 800a028:	2130      	movs	r1, #48	@ 0x30
 800a02a:	9b03      	ldr	r3, [sp, #12]
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d319      	bcc.n	800a064 <__cvt+0xa0>
 800a030:	9b03      	ldr	r3, [sp, #12]
 800a032:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a034:	1a1b      	subs	r3, r3, r0
 800a036:	6013      	str	r3, [r2, #0]
 800a038:	b005      	add	sp, #20
 800a03a:	ecbd 8b02 	vpop	{d8}
 800a03e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a040:	2d46      	cmp	r5, #70	@ 0x46
 800a042:	eb00 0204 	add.w	r2, r0, r4
 800a046:	d1e9      	bne.n	800a01c <__cvt+0x58>
 800a048:	7803      	ldrb	r3, [r0, #0]
 800a04a:	2b30      	cmp	r3, #48	@ 0x30
 800a04c:	d107      	bne.n	800a05e <__cvt+0x9a>
 800a04e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a056:	bf1c      	itt	ne
 800a058:	f1c4 0401 	rsbne	r4, r4, #1
 800a05c:	6034      	strne	r4, [r6, #0]
 800a05e:	6833      	ldr	r3, [r6, #0]
 800a060:	441a      	add	r2, r3
 800a062:	e7db      	b.n	800a01c <__cvt+0x58>
 800a064:	1c5c      	adds	r4, r3, #1
 800a066:	9403      	str	r4, [sp, #12]
 800a068:	7019      	strb	r1, [r3, #0]
 800a06a:	e7de      	b.n	800a02a <__cvt+0x66>

0800a06c <__exponent>:
 800a06c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a06e:	2900      	cmp	r1, #0
 800a070:	bfba      	itte	lt
 800a072:	4249      	neglt	r1, r1
 800a074:	232d      	movlt	r3, #45	@ 0x2d
 800a076:	232b      	movge	r3, #43	@ 0x2b
 800a078:	2909      	cmp	r1, #9
 800a07a:	7002      	strb	r2, [r0, #0]
 800a07c:	7043      	strb	r3, [r0, #1]
 800a07e:	dd29      	ble.n	800a0d4 <__exponent+0x68>
 800a080:	f10d 0307 	add.w	r3, sp, #7
 800a084:	461d      	mov	r5, r3
 800a086:	270a      	movs	r7, #10
 800a088:	461a      	mov	r2, r3
 800a08a:	fbb1 f6f7 	udiv	r6, r1, r7
 800a08e:	fb07 1416 	mls	r4, r7, r6, r1
 800a092:	3430      	adds	r4, #48	@ 0x30
 800a094:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a098:	460c      	mov	r4, r1
 800a09a:	2c63      	cmp	r4, #99	@ 0x63
 800a09c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	dcf1      	bgt.n	800a088 <__exponent+0x1c>
 800a0a4:	3130      	adds	r1, #48	@ 0x30
 800a0a6:	1e94      	subs	r4, r2, #2
 800a0a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a0ac:	1c41      	adds	r1, r0, #1
 800a0ae:	4623      	mov	r3, r4
 800a0b0:	42ab      	cmp	r3, r5
 800a0b2:	d30a      	bcc.n	800a0ca <__exponent+0x5e>
 800a0b4:	f10d 0309 	add.w	r3, sp, #9
 800a0b8:	1a9b      	subs	r3, r3, r2
 800a0ba:	42ac      	cmp	r4, r5
 800a0bc:	bf88      	it	hi
 800a0be:	2300      	movhi	r3, #0
 800a0c0:	3302      	adds	r3, #2
 800a0c2:	4403      	add	r3, r0
 800a0c4:	1a18      	subs	r0, r3, r0
 800a0c6:	b003      	add	sp, #12
 800a0c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a0ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a0d2:	e7ed      	b.n	800a0b0 <__exponent+0x44>
 800a0d4:	2330      	movs	r3, #48	@ 0x30
 800a0d6:	3130      	adds	r1, #48	@ 0x30
 800a0d8:	7083      	strb	r3, [r0, #2]
 800a0da:	70c1      	strb	r1, [r0, #3]
 800a0dc:	1d03      	adds	r3, r0, #4
 800a0de:	e7f1      	b.n	800a0c4 <__exponent+0x58>

0800a0e0 <_printf_float>:
 800a0e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	b08d      	sub	sp, #52	@ 0x34
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a0ec:	4616      	mov	r6, r2
 800a0ee:	461f      	mov	r7, r3
 800a0f0:	4605      	mov	r5, r0
 800a0f2:	f000 fccb 	bl	800aa8c <_localeconv_r>
 800a0f6:	f8d0 b000 	ldr.w	fp, [r0]
 800a0fa:	4658      	mov	r0, fp
 800a0fc:	f7f6 f940 	bl	8000380 <strlen>
 800a100:	2300      	movs	r3, #0
 800a102:	930a      	str	r3, [sp, #40]	@ 0x28
 800a104:	f8d8 3000 	ldr.w	r3, [r8]
 800a108:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a10c:	6822      	ldr	r2, [r4, #0]
 800a10e:	9005      	str	r0, [sp, #20]
 800a110:	3307      	adds	r3, #7
 800a112:	f023 0307 	bic.w	r3, r3, #7
 800a116:	f103 0108 	add.w	r1, r3, #8
 800a11a:	f8c8 1000 	str.w	r1, [r8]
 800a11e:	ed93 0b00 	vldr	d0, [r3]
 800a122:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800a380 <_printf_float+0x2a0>
 800a126:	eeb0 7bc0 	vabs.f64	d7, d0
 800a12a:	eeb4 7b46 	vcmp.f64	d7, d6
 800a12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a132:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800a136:	dd24      	ble.n	800a182 <_printf_float+0xa2>
 800a138:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a140:	d502      	bpl.n	800a148 <_printf_float+0x68>
 800a142:	232d      	movs	r3, #45	@ 0x2d
 800a144:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a148:	498f      	ldr	r1, [pc, #572]	@ (800a388 <_printf_float+0x2a8>)
 800a14a:	4b90      	ldr	r3, [pc, #576]	@ (800a38c <_printf_float+0x2ac>)
 800a14c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800a150:	bf8c      	ite	hi
 800a152:	4688      	movhi	r8, r1
 800a154:	4698      	movls	r8, r3
 800a156:	f022 0204 	bic.w	r2, r2, #4
 800a15a:	2303      	movs	r3, #3
 800a15c:	6123      	str	r3, [r4, #16]
 800a15e:	6022      	str	r2, [r4, #0]
 800a160:	f04f 0a00 	mov.w	sl, #0
 800a164:	9700      	str	r7, [sp, #0]
 800a166:	4633      	mov	r3, r6
 800a168:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a16a:	4621      	mov	r1, r4
 800a16c:	4628      	mov	r0, r5
 800a16e:	f000 f9d1 	bl	800a514 <_printf_common>
 800a172:	3001      	adds	r0, #1
 800a174:	f040 8089 	bne.w	800a28a <_printf_float+0x1aa>
 800a178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a17c:	b00d      	add	sp, #52	@ 0x34
 800a17e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a182:	eeb4 0b40 	vcmp.f64	d0, d0
 800a186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a18a:	d709      	bvc.n	800a1a0 <_printf_float+0xc0>
 800a18c:	ee10 3a90 	vmov	r3, s1
 800a190:	2b00      	cmp	r3, #0
 800a192:	bfbc      	itt	lt
 800a194:	232d      	movlt	r3, #45	@ 0x2d
 800a196:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a19a:	497d      	ldr	r1, [pc, #500]	@ (800a390 <_printf_float+0x2b0>)
 800a19c:	4b7d      	ldr	r3, [pc, #500]	@ (800a394 <_printf_float+0x2b4>)
 800a19e:	e7d5      	b.n	800a14c <_printf_float+0x6c>
 800a1a0:	6863      	ldr	r3, [r4, #4]
 800a1a2:	1c59      	adds	r1, r3, #1
 800a1a4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800a1a8:	d139      	bne.n	800a21e <_printf_float+0x13e>
 800a1aa:	2306      	movs	r3, #6
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	6022      	str	r2, [r4, #0]
 800a1b6:	9303      	str	r3, [sp, #12]
 800a1b8:	ab0a      	add	r3, sp, #40	@ 0x28
 800a1ba:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a1be:	ab09      	add	r3, sp, #36	@ 0x24
 800a1c0:	9300      	str	r3, [sp, #0]
 800a1c2:	6861      	ldr	r1, [r4, #4]
 800a1c4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a1c8:	4628      	mov	r0, r5
 800a1ca:	f7ff fefb 	bl	8009fc4 <__cvt>
 800a1ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a1d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a1d4:	4680      	mov	r8, r0
 800a1d6:	d129      	bne.n	800a22c <_printf_float+0x14c>
 800a1d8:	1cc8      	adds	r0, r1, #3
 800a1da:	db02      	blt.n	800a1e2 <_printf_float+0x102>
 800a1dc:	6863      	ldr	r3, [r4, #4]
 800a1de:	4299      	cmp	r1, r3
 800a1e0:	dd41      	ble.n	800a266 <_printf_float+0x186>
 800a1e2:	f1a9 0902 	sub.w	r9, r9, #2
 800a1e6:	fa5f f989 	uxtb.w	r9, r9
 800a1ea:	3901      	subs	r1, #1
 800a1ec:	464a      	mov	r2, r9
 800a1ee:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a1f2:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1f4:	f7ff ff3a 	bl	800a06c <__exponent>
 800a1f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1fa:	1813      	adds	r3, r2, r0
 800a1fc:	2a01      	cmp	r2, #1
 800a1fe:	4682      	mov	sl, r0
 800a200:	6123      	str	r3, [r4, #16]
 800a202:	dc02      	bgt.n	800a20a <_printf_float+0x12a>
 800a204:	6822      	ldr	r2, [r4, #0]
 800a206:	07d2      	lsls	r2, r2, #31
 800a208:	d501      	bpl.n	800a20e <_printf_float+0x12e>
 800a20a:	3301      	adds	r3, #1
 800a20c:	6123      	str	r3, [r4, #16]
 800a20e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a212:	2b00      	cmp	r3, #0
 800a214:	d0a6      	beq.n	800a164 <_printf_float+0x84>
 800a216:	232d      	movs	r3, #45	@ 0x2d
 800a218:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a21c:	e7a2      	b.n	800a164 <_printf_float+0x84>
 800a21e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a222:	d1c4      	bne.n	800a1ae <_printf_float+0xce>
 800a224:	2b00      	cmp	r3, #0
 800a226:	d1c2      	bne.n	800a1ae <_printf_float+0xce>
 800a228:	2301      	movs	r3, #1
 800a22a:	e7bf      	b.n	800a1ac <_printf_float+0xcc>
 800a22c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a230:	d9db      	bls.n	800a1ea <_printf_float+0x10a>
 800a232:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800a236:	d118      	bne.n	800a26a <_printf_float+0x18a>
 800a238:	2900      	cmp	r1, #0
 800a23a:	6863      	ldr	r3, [r4, #4]
 800a23c:	dd0b      	ble.n	800a256 <_printf_float+0x176>
 800a23e:	6121      	str	r1, [r4, #16]
 800a240:	b913      	cbnz	r3, 800a248 <_printf_float+0x168>
 800a242:	6822      	ldr	r2, [r4, #0]
 800a244:	07d0      	lsls	r0, r2, #31
 800a246:	d502      	bpl.n	800a24e <_printf_float+0x16e>
 800a248:	3301      	adds	r3, #1
 800a24a:	440b      	add	r3, r1
 800a24c:	6123      	str	r3, [r4, #16]
 800a24e:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a250:	f04f 0a00 	mov.w	sl, #0
 800a254:	e7db      	b.n	800a20e <_printf_float+0x12e>
 800a256:	b913      	cbnz	r3, 800a25e <_printf_float+0x17e>
 800a258:	6822      	ldr	r2, [r4, #0]
 800a25a:	07d2      	lsls	r2, r2, #31
 800a25c:	d501      	bpl.n	800a262 <_printf_float+0x182>
 800a25e:	3302      	adds	r3, #2
 800a260:	e7f4      	b.n	800a24c <_printf_float+0x16c>
 800a262:	2301      	movs	r3, #1
 800a264:	e7f2      	b.n	800a24c <_printf_float+0x16c>
 800a266:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800a26a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a26c:	4299      	cmp	r1, r3
 800a26e:	db05      	blt.n	800a27c <_printf_float+0x19c>
 800a270:	6823      	ldr	r3, [r4, #0]
 800a272:	6121      	str	r1, [r4, #16]
 800a274:	07d8      	lsls	r0, r3, #31
 800a276:	d5ea      	bpl.n	800a24e <_printf_float+0x16e>
 800a278:	1c4b      	adds	r3, r1, #1
 800a27a:	e7e7      	b.n	800a24c <_printf_float+0x16c>
 800a27c:	2900      	cmp	r1, #0
 800a27e:	bfd4      	ite	le
 800a280:	f1c1 0202 	rsble	r2, r1, #2
 800a284:	2201      	movgt	r2, #1
 800a286:	4413      	add	r3, r2
 800a288:	e7e0      	b.n	800a24c <_printf_float+0x16c>
 800a28a:	6823      	ldr	r3, [r4, #0]
 800a28c:	055a      	lsls	r2, r3, #21
 800a28e:	d407      	bmi.n	800a2a0 <_printf_float+0x1c0>
 800a290:	6923      	ldr	r3, [r4, #16]
 800a292:	4642      	mov	r2, r8
 800a294:	4631      	mov	r1, r6
 800a296:	4628      	mov	r0, r5
 800a298:	47b8      	blx	r7
 800a29a:	3001      	adds	r0, #1
 800a29c:	d12a      	bne.n	800a2f4 <_printf_float+0x214>
 800a29e:	e76b      	b.n	800a178 <_printf_float+0x98>
 800a2a0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800a2a4:	f240 80e0 	bls.w	800a468 <_printf_float+0x388>
 800a2a8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a2ac:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a2b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2b4:	d133      	bne.n	800a31e <_printf_float+0x23e>
 800a2b6:	4a38      	ldr	r2, [pc, #224]	@ (800a398 <_printf_float+0x2b8>)
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	4631      	mov	r1, r6
 800a2bc:	4628      	mov	r0, r5
 800a2be:	47b8      	blx	r7
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	f43f af59 	beq.w	800a178 <_printf_float+0x98>
 800a2c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a2ca:	4543      	cmp	r3, r8
 800a2cc:	db02      	blt.n	800a2d4 <_printf_float+0x1f4>
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	07d8      	lsls	r0, r3, #31
 800a2d2:	d50f      	bpl.n	800a2f4 <_printf_float+0x214>
 800a2d4:	9b05      	ldr	r3, [sp, #20]
 800a2d6:	465a      	mov	r2, fp
 800a2d8:	4631      	mov	r1, r6
 800a2da:	4628      	mov	r0, r5
 800a2dc:	47b8      	blx	r7
 800a2de:	3001      	adds	r0, #1
 800a2e0:	f43f af4a 	beq.w	800a178 <_printf_float+0x98>
 800a2e4:	f04f 0900 	mov.w	r9, #0
 800a2e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a2ec:	f104 0a1a 	add.w	sl, r4, #26
 800a2f0:	45c8      	cmp	r8, r9
 800a2f2:	dc09      	bgt.n	800a308 <_printf_float+0x228>
 800a2f4:	6823      	ldr	r3, [r4, #0]
 800a2f6:	079b      	lsls	r3, r3, #30
 800a2f8:	f100 8107 	bmi.w	800a50a <_printf_float+0x42a>
 800a2fc:	68e0      	ldr	r0, [r4, #12]
 800a2fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a300:	4298      	cmp	r0, r3
 800a302:	bfb8      	it	lt
 800a304:	4618      	movlt	r0, r3
 800a306:	e739      	b.n	800a17c <_printf_float+0x9c>
 800a308:	2301      	movs	r3, #1
 800a30a:	4652      	mov	r2, sl
 800a30c:	4631      	mov	r1, r6
 800a30e:	4628      	mov	r0, r5
 800a310:	47b8      	blx	r7
 800a312:	3001      	adds	r0, #1
 800a314:	f43f af30 	beq.w	800a178 <_printf_float+0x98>
 800a318:	f109 0901 	add.w	r9, r9, #1
 800a31c:	e7e8      	b.n	800a2f0 <_printf_float+0x210>
 800a31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a320:	2b00      	cmp	r3, #0
 800a322:	dc3b      	bgt.n	800a39c <_printf_float+0x2bc>
 800a324:	4a1c      	ldr	r2, [pc, #112]	@ (800a398 <_printf_float+0x2b8>)
 800a326:	2301      	movs	r3, #1
 800a328:	4631      	mov	r1, r6
 800a32a:	4628      	mov	r0, r5
 800a32c:	47b8      	blx	r7
 800a32e:	3001      	adds	r0, #1
 800a330:	f43f af22 	beq.w	800a178 <_printf_float+0x98>
 800a334:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a338:	ea59 0303 	orrs.w	r3, r9, r3
 800a33c:	d102      	bne.n	800a344 <_printf_float+0x264>
 800a33e:	6823      	ldr	r3, [r4, #0]
 800a340:	07d9      	lsls	r1, r3, #31
 800a342:	d5d7      	bpl.n	800a2f4 <_printf_float+0x214>
 800a344:	9b05      	ldr	r3, [sp, #20]
 800a346:	465a      	mov	r2, fp
 800a348:	4631      	mov	r1, r6
 800a34a:	4628      	mov	r0, r5
 800a34c:	47b8      	blx	r7
 800a34e:	3001      	adds	r0, #1
 800a350:	f43f af12 	beq.w	800a178 <_printf_float+0x98>
 800a354:	f04f 0a00 	mov.w	sl, #0
 800a358:	f104 0b1a 	add.w	fp, r4, #26
 800a35c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a35e:	425b      	negs	r3, r3
 800a360:	4553      	cmp	r3, sl
 800a362:	dc01      	bgt.n	800a368 <_printf_float+0x288>
 800a364:	464b      	mov	r3, r9
 800a366:	e794      	b.n	800a292 <_printf_float+0x1b2>
 800a368:	2301      	movs	r3, #1
 800a36a:	465a      	mov	r2, fp
 800a36c:	4631      	mov	r1, r6
 800a36e:	4628      	mov	r0, r5
 800a370:	47b8      	blx	r7
 800a372:	3001      	adds	r0, #1
 800a374:	f43f af00 	beq.w	800a178 <_printf_float+0x98>
 800a378:	f10a 0a01 	add.w	sl, sl, #1
 800a37c:	e7ee      	b.n	800a35c <_printf_float+0x27c>
 800a37e:	bf00      	nop
 800a380:	ffffffff 	.word	0xffffffff
 800a384:	7fefffff 	.word	0x7fefffff
 800a388:	0800cbfc 	.word	0x0800cbfc
 800a38c:	0800cbf8 	.word	0x0800cbf8
 800a390:	0800cc04 	.word	0x0800cc04
 800a394:	0800cc00 	.word	0x0800cc00
 800a398:	0800cc08 	.word	0x0800cc08
 800a39c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a39e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a3a2:	4553      	cmp	r3, sl
 800a3a4:	bfa8      	it	ge
 800a3a6:	4653      	movge	r3, sl
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	4699      	mov	r9, r3
 800a3ac:	dc37      	bgt.n	800a41e <_printf_float+0x33e>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	9307      	str	r3, [sp, #28]
 800a3b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3b6:	f104 021a 	add.w	r2, r4, #26
 800a3ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a3bc:	9907      	ldr	r1, [sp, #28]
 800a3be:	9306      	str	r3, [sp, #24]
 800a3c0:	eba3 0309 	sub.w	r3, r3, r9
 800a3c4:	428b      	cmp	r3, r1
 800a3c6:	dc31      	bgt.n	800a42c <_printf_float+0x34c>
 800a3c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ca:	459a      	cmp	sl, r3
 800a3cc:	dc3b      	bgt.n	800a446 <_printf_float+0x366>
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	07da      	lsls	r2, r3, #31
 800a3d2:	d438      	bmi.n	800a446 <_printf_float+0x366>
 800a3d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3d6:	ebaa 0903 	sub.w	r9, sl, r3
 800a3da:	9b06      	ldr	r3, [sp, #24]
 800a3dc:	ebaa 0303 	sub.w	r3, sl, r3
 800a3e0:	4599      	cmp	r9, r3
 800a3e2:	bfa8      	it	ge
 800a3e4:	4699      	movge	r9, r3
 800a3e6:	f1b9 0f00 	cmp.w	r9, #0
 800a3ea:	dc34      	bgt.n	800a456 <_printf_float+0x376>
 800a3ec:	f04f 0800 	mov.w	r8, #0
 800a3f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3f4:	f104 0b1a 	add.w	fp, r4, #26
 800a3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3fa:	ebaa 0303 	sub.w	r3, sl, r3
 800a3fe:	eba3 0309 	sub.w	r3, r3, r9
 800a402:	4543      	cmp	r3, r8
 800a404:	f77f af76 	ble.w	800a2f4 <_printf_float+0x214>
 800a408:	2301      	movs	r3, #1
 800a40a:	465a      	mov	r2, fp
 800a40c:	4631      	mov	r1, r6
 800a40e:	4628      	mov	r0, r5
 800a410:	47b8      	blx	r7
 800a412:	3001      	adds	r0, #1
 800a414:	f43f aeb0 	beq.w	800a178 <_printf_float+0x98>
 800a418:	f108 0801 	add.w	r8, r8, #1
 800a41c:	e7ec      	b.n	800a3f8 <_printf_float+0x318>
 800a41e:	4642      	mov	r2, r8
 800a420:	4631      	mov	r1, r6
 800a422:	4628      	mov	r0, r5
 800a424:	47b8      	blx	r7
 800a426:	3001      	adds	r0, #1
 800a428:	d1c1      	bne.n	800a3ae <_printf_float+0x2ce>
 800a42a:	e6a5      	b.n	800a178 <_printf_float+0x98>
 800a42c:	2301      	movs	r3, #1
 800a42e:	4631      	mov	r1, r6
 800a430:	4628      	mov	r0, r5
 800a432:	9206      	str	r2, [sp, #24]
 800a434:	47b8      	blx	r7
 800a436:	3001      	adds	r0, #1
 800a438:	f43f ae9e 	beq.w	800a178 <_printf_float+0x98>
 800a43c:	9b07      	ldr	r3, [sp, #28]
 800a43e:	9a06      	ldr	r2, [sp, #24]
 800a440:	3301      	adds	r3, #1
 800a442:	9307      	str	r3, [sp, #28]
 800a444:	e7b9      	b.n	800a3ba <_printf_float+0x2da>
 800a446:	9b05      	ldr	r3, [sp, #20]
 800a448:	465a      	mov	r2, fp
 800a44a:	4631      	mov	r1, r6
 800a44c:	4628      	mov	r0, r5
 800a44e:	47b8      	blx	r7
 800a450:	3001      	adds	r0, #1
 800a452:	d1bf      	bne.n	800a3d4 <_printf_float+0x2f4>
 800a454:	e690      	b.n	800a178 <_printf_float+0x98>
 800a456:	9a06      	ldr	r2, [sp, #24]
 800a458:	464b      	mov	r3, r9
 800a45a:	4442      	add	r2, r8
 800a45c:	4631      	mov	r1, r6
 800a45e:	4628      	mov	r0, r5
 800a460:	47b8      	blx	r7
 800a462:	3001      	adds	r0, #1
 800a464:	d1c2      	bne.n	800a3ec <_printf_float+0x30c>
 800a466:	e687      	b.n	800a178 <_printf_float+0x98>
 800a468:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800a46c:	f1b9 0f01 	cmp.w	r9, #1
 800a470:	dc01      	bgt.n	800a476 <_printf_float+0x396>
 800a472:	07db      	lsls	r3, r3, #31
 800a474:	d536      	bpl.n	800a4e4 <_printf_float+0x404>
 800a476:	2301      	movs	r3, #1
 800a478:	4642      	mov	r2, r8
 800a47a:	4631      	mov	r1, r6
 800a47c:	4628      	mov	r0, r5
 800a47e:	47b8      	blx	r7
 800a480:	3001      	adds	r0, #1
 800a482:	f43f ae79 	beq.w	800a178 <_printf_float+0x98>
 800a486:	9b05      	ldr	r3, [sp, #20]
 800a488:	465a      	mov	r2, fp
 800a48a:	4631      	mov	r1, r6
 800a48c:	4628      	mov	r0, r5
 800a48e:	47b8      	blx	r7
 800a490:	3001      	adds	r0, #1
 800a492:	f43f ae71 	beq.w	800a178 <_printf_float+0x98>
 800a496:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800a49a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a49e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a2:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800a4a6:	d018      	beq.n	800a4da <_printf_float+0x3fa>
 800a4a8:	464b      	mov	r3, r9
 800a4aa:	f108 0201 	add.w	r2, r8, #1
 800a4ae:	4631      	mov	r1, r6
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	47b8      	blx	r7
 800a4b4:	3001      	adds	r0, #1
 800a4b6:	d10c      	bne.n	800a4d2 <_printf_float+0x3f2>
 800a4b8:	e65e      	b.n	800a178 <_printf_float+0x98>
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	465a      	mov	r2, fp
 800a4be:	4631      	mov	r1, r6
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	47b8      	blx	r7
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	f43f ae57 	beq.w	800a178 <_printf_float+0x98>
 800a4ca:	f108 0801 	add.w	r8, r8, #1
 800a4ce:	45c8      	cmp	r8, r9
 800a4d0:	dbf3      	blt.n	800a4ba <_printf_float+0x3da>
 800a4d2:	4653      	mov	r3, sl
 800a4d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a4d8:	e6dc      	b.n	800a294 <_printf_float+0x1b4>
 800a4da:	f04f 0800 	mov.w	r8, #0
 800a4de:	f104 0b1a 	add.w	fp, r4, #26
 800a4e2:	e7f4      	b.n	800a4ce <_printf_float+0x3ee>
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	4642      	mov	r2, r8
 800a4e8:	e7e1      	b.n	800a4ae <_printf_float+0x3ce>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	464a      	mov	r2, r9
 800a4ee:	4631      	mov	r1, r6
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	47b8      	blx	r7
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	f43f ae3f 	beq.w	800a178 <_printf_float+0x98>
 800a4fa:	f108 0801 	add.w	r8, r8, #1
 800a4fe:	68e3      	ldr	r3, [r4, #12]
 800a500:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a502:	1a5b      	subs	r3, r3, r1
 800a504:	4543      	cmp	r3, r8
 800a506:	dcf0      	bgt.n	800a4ea <_printf_float+0x40a>
 800a508:	e6f8      	b.n	800a2fc <_printf_float+0x21c>
 800a50a:	f04f 0800 	mov.w	r8, #0
 800a50e:	f104 0919 	add.w	r9, r4, #25
 800a512:	e7f4      	b.n	800a4fe <_printf_float+0x41e>

0800a514 <_printf_common>:
 800a514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a518:	4616      	mov	r6, r2
 800a51a:	4698      	mov	r8, r3
 800a51c:	688a      	ldr	r2, [r1, #8]
 800a51e:	690b      	ldr	r3, [r1, #16]
 800a520:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a524:	4293      	cmp	r3, r2
 800a526:	bfb8      	it	lt
 800a528:	4613      	movlt	r3, r2
 800a52a:	6033      	str	r3, [r6, #0]
 800a52c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a530:	4607      	mov	r7, r0
 800a532:	460c      	mov	r4, r1
 800a534:	b10a      	cbz	r2, 800a53a <_printf_common+0x26>
 800a536:	3301      	adds	r3, #1
 800a538:	6033      	str	r3, [r6, #0]
 800a53a:	6823      	ldr	r3, [r4, #0]
 800a53c:	0699      	lsls	r1, r3, #26
 800a53e:	bf42      	ittt	mi
 800a540:	6833      	ldrmi	r3, [r6, #0]
 800a542:	3302      	addmi	r3, #2
 800a544:	6033      	strmi	r3, [r6, #0]
 800a546:	6825      	ldr	r5, [r4, #0]
 800a548:	f015 0506 	ands.w	r5, r5, #6
 800a54c:	d106      	bne.n	800a55c <_printf_common+0x48>
 800a54e:	f104 0a19 	add.w	sl, r4, #25
 800a552:	68e3      	ldr	r3, [r4, #12]
 800a554:	6832      	ldr	r2, [r6, #0]
 800a556:	1a9b      	subs	r3, r3, r2
 800a558:	42ab      	cmp	r3, r5
 800a55a:	dc26      	bgt.n	800a5aa <_printf_common+0x96>
 800a55c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a560:	6822      	ldr	r2, [r4, #0]
 800a562:	3b00      	subs	r3, #0
 800a564:	bf18      	it	ne
 800a566:	2301      	movne	r3, #1
 800a568:	0692      	lsls	r2, r2, #26
 800a56a:	d42b      	bmi.n	800a5c4 <_printf_common+0xb0>
 800a56c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a570:	4641      	mov	r1, r8
 800a572:	4638      	mov	r0, r7
 800a574:	47c8      	blx	r9
 800a576:	3001      	adds	r0, #1
 800a578:	d01e      	beq.n	800a5b8 <_printf_common+0xa4>
 800a57a:	6823      	ldr	r3, [r4, #0]
 800a57c:	6922      	ldr	r2, [r4, #16]
 800a57e:	f003 0306 	and.w	r3, r3, #6
 800a582:	2b04      	cmp	r3, #4
 800a584:	bf02      	ittt	eq
 800a586:	68e5      	ldreq	r5, [r4, #12]
 800a588:	6833      	ldreq	r3, [r6, #0]
 800a58a:	1aed      	subeq	r5, r5, r3
 800a58c:	68a3      	ldr	r3, [r4, #8]
 800a58e:	bf0c      	ite	eq
 800a590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a594:	2500      	movne	r5, #0
 800a596:	4293      	cmp	r3, r2
 800a598:	bfc4      	itt	gt
 800a59a:	1a9b      	subgt	r3, r3, r2
 800a59c:	18ed      	addgt	r5, r5, r3
 800a59e:	2600      	movs	r6, #0
 800a5a0:	341a      	adds	r4, #26
 800a5a2:	42b5      	cmp	r5, r6
 800a5a4:	d11a      	bne.n	800a5dc <_printf_common+0xc8>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	e008      	b.n	800a5bc <_printf_common+0xa8>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	4652      	mov	r2, sl
 800a5ae:	4641      	mov	r1, r8
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	47c8      	blx	r9
 800a5b4:	3001      	adds	r0, #1
 800a5b6:	d103      	bne.n	800a5c0 <_printf_common+0xac>
 800a5b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5c0:	3501      	adds	r5, #1
 800a5c2:	e7c6      	b.n	800a552 <_printf_common+0x3e>
 800a5c4:	18e1      	adds	r1, r4, r3
 800a5c6:	1c5a      	adds	r2, r3, #1
 800a5c8:	2030      	movs	r0, #48	@ 0x30
 800a5ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5ce:	4422      	add	r2, r4
 800a5d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5d8:	3302      	adds	r3, #2
 800a5da:	e7c7      	b.n	800a56c <_printf_common+0x58>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	4622      	mov	r2, r4
 800a5e0:	4641      	mov	r1, r8
 800a5e2:	4638      	mov	r0, r7
 800a5e4:	47c8      	blx	r9
 800a5e6:	3001      	adds	r0, #1
 800a5e8:	d0e6      	beq.n	800a5b8 <_printf_common+0xa4>
 800a5ea:	3601      	adds	r6, #1
 800a5ec:	e7d9      	b.n	800a5a2 <_printf_common+0x8e>
	...

0800a5f0 <_printf_i>:
 800a5f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5f4:	7e0f      	ldrb	r7, [r1, #24]
 800a5f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a5f8:	2f78      	cmp	r7, #120	@ 0x78
 800a5fa:	4691      	mov	r9, r2
 800a5fc:	4680      	mov	r8, r0
 800a5fe:	460c      	mov	r4, r1
 800a600:	469a      	mov	sl, r3
 800a602:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a606:	d807      	bhi.n	800a618 <_printf_i+0x28>
 800a608:	2f62      	cmp	r7, #98	@ 0x62
 800a60a:	d80a      	bhi.n	800a622 <_printf_i+0x32>
 800a60c:	2f00      	cmp	r7, #0
 800a60e:	f000 80d1 	beq.w	800a7b4 <_printf_i+0x1c4>
 800a612:	2f58      	cmp	r7, #88	@ 0x58
 800a614:	f000 80b8 	beq.w	800a788 <_printf_i+0x198>
 800a618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a61c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a620:	e03a      	b.n	800a698 <_printf_i+0xa8>
 800a622:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a626:	2b15      	cmp	r3, #21
 800a628:	d8f6      	bhi.n	800a618 <_printf_i+0x28>
 800a62a:	a101      	add	r1, pc, #4	@ (adr r1, 800a630 <_printf_i+0x40>)
 800a62c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a630:	0800a689 	.word	0x0800a689
 800a634:	0800a69d 	.word	0x0800a69d
 800a638:	0800a619 	.word	0x0800a619
 800a63c:	0800a619 	.word	0x0800a619
 800a640:	0800a619 	.word	0x0800a619
 800a644:	0800a619 	.word	0x0800a619
 800a648:	0800a69d 	.word	0x0800a69d
 800a64c:	0800a619 	.word	0x0800a619
 800a650:	0800a619 	.word	0x0800a619
 800a654:	0800a619 	.word	0x0800a619
 800a658:	0800a619 	.word	0x0800a619
 800a65c:	0800a79b 	.word	0x0800a79b
 800a660:	0800a6c7 	.word	0x0800a6c7
 800a664:	0800a755 	.word	0x0800a755
 800a668:	0800a619 	.word	0x0800a619
 800a66c:	0800a619 	.word	0x0800a619
 800a670:	0800a7bd 	.word	0x0800a7bd
 800a674:	0800a619 	.word	0x0800a619
 800a678:	0800a6c7 	.word	0x0800a6c7
 800a67c:	0800a619 	.word	0x0800a619
 800a680:	0800a619 	.word	0x0800a619
 800a684:	0800a75d 	.word	0x0800a75d
 800a688:	6833      	ldr	r3, [r6, #0]
 800a68a:	1d1a      	adds	r2, r3, #4
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	6032      	str	r2, [r6, #0]
 800a690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a694:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a698:	2301      	movs	r3, #1
 800a69a:	e09c      	b.n	800a7d6 <_printf_i+0x1e6>
 800a69c:	6833      	ldr	r3, [r6, #0]
 800a69e:	6820      	ldr	r0, [r4, #0]
 800a6a0:	1d19      	adds	r1, r3, #4
 800a6a2:	6031      	str	r1, [r6, #0]
 800a6a4:	0606      	lsls	r6, r0, #24
 800a6a6:	d501      	bpl.n	800a6ac <_printf_i+0xbc>
 800a6a8:	681d      	ldr	r5, [r3, #0]
 800a6aa:	e003      	b.n	800a6b4 <_printf_i+0xc4>
 800a6ac:	0645      	lsls	r5, r0, #25
 800a6ae:	d5fb      	bpl.n	800a6a8 <_printf_i+0xb8>
 800a6b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a6b4:	2d00      	cmp	r5, #0
 800a6b6:	da03      	bge.n	800a6c0 <_printf_i+0xd0>
 800a6b8:	232d      	movs	r3, #45	@ 0x2d
 800a6ba:	426d      	negs	r5, r5
 800a6bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6c0:	4858      	ldr	r0, [pc, #352]	@ (800a824 <_printf_i+0x234>)
 800a6c2:	230a      	movs	r3, #10
 800a6c4:	e011      	b.n	800a6ea <_printf_i+0xfa>
 800a6c6:	6821      	ldr	r1, [r4, #0]
 800a6c8:	6833      	ldr	r3, [r6, #0]
 800a6ca:	0608      	lsls	r0, r1, #24
 800a6cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6d0:	d402      	bmi.n	800a6d8 <_printf_i+0xe8>
 800a6d2:	0649      	lsls	r1, r1, #25
 800a6d4:	bf48      	it	mi
 800a6d6:	b2ad      	uxthmi	r5, r5
 800a6d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6da:	4852      	ldr	r0, [pc, #328]	@ (800a824 <_printf_i+0x234>)
 800a6dc:	6033      	str	r3, [r6, #0]
 800a6de:	bf14      	ite	ne
 800a6e0:	230a      	movne	r3, #10
 800a6e2:	2308      	moveq	r3, #8
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6ea:	6866      	ldr	r6, [r4, #4]
 800a6ec:	60a6      	str	r6, [r4, #8]
 800a6ee:	2e00      	cmp	r6, #0
 800a6f0:	db05      	blt.n	800a6fe <_printf_i+0x10e>
 800a6f2:	6821      	ldr	r1, [r4, #0]
 800a6f4:	432e      	orrs	r6, r5
 800a6f6:	f021 0104 	bic.w	r1, r1, #4
 800a6fa:	6021      	str	r1, [r4, #0]
 800a6fc:	d04b      	beq.n	800a796 <_printf_i+0x1a6>
 800a6fe:	4616      	mov	r6, r2
 800a700:	fbb5 f1f3 	udiv	r1, r5, r3
 800a704:	fb03 5711 	mls	r7, r3, r1, r5
 800a708:	5dc7      	ldrb	r7, [r0, r7]
 800a70a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a70e:	462f      	mov	r7, r5
 800a710:	42bb      	cmp	r3, r7
 800a712:	460d      	mov	r5, r1
 800a714:	d9f4      	bls.n	800a700 <_printf_i+0x110>
 800a716:	2b08      	cmp	r3, #8
 800a718:	d10b      	bne.n	800a732 <_printf_i+0x142>
 800a71a:	6823      	ldr	r3, [r4, #0]
 800a71c:	07df      	lsls	r7, r3, #31
 800a71e:	d508      	bpl.n	800a732 <_printf_i+0x142>
 800a720:	6923      	ldr	r3, [r4, #16]
 800a722:	6861      	ldr	r1, [r4, #4]
 800a724:	4299      	cmp	r1, r3
 800a726:	bfde      	ittt	le
 800a728:	2330      	movle	r3, #48	@ 0x30
 800a72a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a72e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a732:	1b92      	subs	r2, r2, r6
 800a734:	6122      	str	r2, [r4, #16]
 800a736:	f8cd a000 	str.w	sl, [sp]
 800a73a:	464b      	mov	r3, r9
 800a73c:	aa03      	add	r2, sp, #12
 800a73e:	4621      	mov	r1, r4
 800a740:	4640      	mov	r0, r8
 800a742:	f7ff fee7 	bl	800a514 <_printf_common>
 800a746:	3001      	adds	r0, #1
 800a748:	d14a      	bne.n	800a7e0 <_printf_i+0x1f0>
 800a74a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a74e:	b004      	add	sp, #16
 800a750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a754:	6823      	ldr	r3, [r4, #0]
 800a756:	f043 0320 	orr.w	r3, r3, #32
 800a75a:	6023      	str	r3, [r4, #0]
 800a75c:	4832      	ldr	r0, [pc, #200]	@ (800a828 <_printf_i+0x238>)
 800a75e:	2778      	movs	r7, #120	@ 0x78
 800a760:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a764:	6823      	ldr	r3, [r4, #0]
 800a766:	6831      	ldr	r1, [r6, #0]
 800a768:	061f      	lsls	r7, r3, #24
 800a76a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a76e:	d402      	bmi.n	800a776 <_printf_i+0x186>
 800a770:	065f      	lsls	r7, r3, #25
 800a772:	bf48      	it	mi
 800a774:	b2ad      	uxthmi	r5, r5
 800a776:	6031      	str	r1, [r6, #0]
 800a778:	07d9      	lsls	r1, r3, #31
 800a77a:	bf44      	itt	mi
 800a77c:	f043 0320 	orrmi.w	r3, r3, #32
 800a780:	6023      	strmi	r3, [r4, #0]
 800a782:	b11d      	cbz	r5, 800a78c <_printf_i+0x19c>
 800a784:	2310      	movs	r3, #16
 800a786:	e7ad      	b.n	800a6e4 <_printf_i+0xf4>
 800a788:	4826      	ldr	r0, [pc, #152]	@ (800a824 <_printf_i+0x234>)
 800a78a:	e7e9      	b.n	800a760 <_printf_i+0x170>
 800a78c:	6823      	ldr	r3, [r4, #0]
 800a78e:	f023 0320 	bic.w	r3, r3, #32
 800a792:	6023      	str	r3, [r4, #0]
 800a794:	e7f6      	b.n	800a784 <_printf_i+0x194>
 800a796:	4616      	mov	r6, r2
 800a798:	e7bd      	b.n	800a716 <_printf_i+0x126>
 800a79a:	6833      	ldr	r3, [r6, #0]
 800a79c:	6825      	ldr	r5, [r4, #0]
 800a79e:	6961      	ldr	r1, [r4, #20]
 800a7a0:	1d18      	adds	r0, r3, #4
 800a7a2:	6030      	str	r0, [r6, #0]
 800a7a4:	062e      	lsls	r6, r5, #24
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	d501      	bpl.n	800a7ae <_printf_i+0x1be>
 800a7aa:	6019      	str	r1, [r3, #0]
 800a7ac:	e002      	b.n	800a7b4 <_printf_i+0x1c4>
 800a7ae:	0668      	lsls	r0, r5, #25
 800a7b0:	d5fb      	bpl.n	800a7aa <_printf_i+0x1ba>
 800a7b2:	8019      	strh	r1, [r3, #0]
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	6123      	str	r3, [r4, #16]
 800a7b8:	4616      	mov	r6, r2
 800a7ba:	e7bc      	b.n	800a736 <_printf_i+0x146>
 800a7bc:	6833      	ldr	r3, [r6, #0]
 800a7be:	1d1a      	adds	r2, r3, #4
 800a7c0:	6032      	str	r2, [r6, #0]
 800a7c2:	681e      	ldr	r6, [r3, #0]
 800a7c4:	6862      	ldr	r2, [r4, #4]
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	f7f5 fd89 	bl	80002e0 <memchr>
 800a7ce:	b108      	cbz	r0, 800a7d4 <_printf_i+0x1e4>
 800a7d0:	1b80      	subs	r0, r0, r6
 800a7d2:	6060      	str	r0, [r4, #4]
 800a7d4:	6863      	ldr	r3, [r4, #4]
 800a7d6:	6123      	str	r3, [r4, #16]
 800a7d8:	2300      	movs	r3, #0
 800a7da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7de:	e7aa      	b.n	800a736 <_printf_i+0x146>
 800a7e0:	6923      	ldr	r3, [r4, #16]
 800a7e2:	4632      	mov	r2, r6
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	4640      	mov	r0, r8
 800a7e8:	47d0      	blx	sl
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d0ad      	beq.n	800a74a <_printf_i+0x15a>
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	079b      	lsls	r3, r3, #30
 800a7f2:	d413      	bmi.n	800a81c <_printf_i+0x22c>
 800a7f4:	68e0      	ldr	r0, [r4, #12]
 800a7f6:	9b03      	ldr	r3, [sp, #12]
 800a7f8:	4298      	cmp	r0, r3
 800a7fa:	bfb8      	it	lt
 800a7fc:	4618      	movlt	r0, r3
 800a7fe:	e7a6      	b.n	800a74e <_printf_i+0x15e>
 800a800:	2301      	movs	r3, #1
 800a802:	4632      	mov	r2, r6
 800a804:	4649      	mov	r1, r9
 800a806:	4640      	mov	r0, r8
 800a808:	47d0      	blx	sl
 800a80a:	3001      	adds	r0, #1
 800a80c:	d09d      	beq.n	800a74a <_printf_i+0x15a>
 800a80e:	3501      	adds	r5, #1
 800a810:	68e3      	ldr	r3, [r4, #12]
 800a812:	9903      	ldr	r1, [sp, #12]
 800a814:	1a5b      	subs	r3, r3, r1
 800a816:	42ab      	cmp	r3, r5
 800a818:	dcf2      	bgt.n	800a800 <_printf_i+0x210>
 800a81a:	e7eb      	b.n	800a7f4 <_printf_i+0x204>
 800a81c:	2500      	movs	r5, #0
 800a81e:	f104 0619 	add.w	r6, r4, #25
 800a822:	e7f5      	b.n	800a810 <_printf_i+0x220>
 800a824:	0800cc0a 	.word	0x0800cc0a
 800a828:	0800cc1b 	.word	0x0800cc1b

0800a82c <std>:
 800a82c:	2300      	movs	r3, #0
 800a82e:	b510      	push	{r4, lr}
 800a830:	4604      	mov	r4, r0
 800a832:	e9c0 3300 	strd	r3, r3, [r0]
 800a836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a83a:	6083      	str	r3, [r0, #8]
 800a83c:	8181      	strh	r1, [r0, #12]
 800a83e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a840:	81c2      	strh	r2, [r0, #14]
 800a842:	6183      	str	r3, [r0, #24]
 800a844:	4619      	mov	r1, r3
 800a846:	2208      	movs	r2, #8
 800a848:	305c      	adds	r0, #92	@ 0x5c
 800a84a:	f000 f916 	bl	800aa7a <memset>
 800a84e:	4b0d      	ldr	r3, [pc, #52]	@ (800a884 <std+0x58>)
 800a850:	6263      	str	r3, [r4, #36]	@ 0x24
 800a852:	4b0d      	ldr	r3, [pc, #52]	@ (800a888 <std+0x5c>)
 800a854:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a856:	4b0d      	ldr	r3, [pc, #52]	@ (800a88c <std+0x60>)
 800a858:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a85a:	4b0d      	ldr	r3, [pc, #52]	@ (800a890 <std+0x64>)
 800a85c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a85e:	4b0d      	ldr	r3, [pc, #52]	@ (800a894 <std+0x68>)
 800a860:	6224      	str	r4, [r4, #32]
 800a862:	429c      	cmp	r4, r3
 800a864:	d006      	beq.n	800a874 <std+0x48>
 800a866:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a86a:	4294      	cmp	r4, r2
 800a86c:	d002      	beq.n	800a874 <std+0x48>
 800a86e:	33d0      	adds	r3, #208	@ 0xd0
 800a870:	429c      	cmp	r4, r3
 800a872:	d105      	bne.n	800a880 <std+0x54>
 800a874:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a87c:	f000 b97a 	b.w	800ab74 <__retarget_lock_init_recursive>
 800a880:	bd10      	pop	{r4, pc}
 800a882:	bf00      	nop
 800a884:	0800a9f5 	.word	0x0800a9f5
 800a888:	0800aa17 	.word	0x0800aa17
 800a88c:	0800aa4f 	.word	0x0800aa4f
 800a890:	0800aa73 	.word	0x0800aa73
 800a894:	24002010 	.word	0x24002010

0800a898 <stdio_exit_handler>:
 800a898:	4a02      	ldr	r2, [pc, #8]	@ (800a8a4 <stdio_exit_handler+0xc>)
 800a89a:	4903      	ldr	r1, [pc, #12]	@ (800a8a8 <stdio_exit_handler+0x10>)
 800a89c:	4803      	ldr	r0, [pc, #12]	@ (800a8ac <stdio_exit_handler+0x14>)
 800a89e:	f000 b869 	b.w	800a974 <_fwalk_sglue>
 800a8a2:	bf00      	nop
 800a8a4:	24000104 	.word	0x24000104
 800a8a8:	0800c3f9 	.word	0x0800c3f9
 800a8ac:	24000114 	.word	0x24000114

0800a8b0 <cleanup_stdio>:
 800a8b0:	6841      	ldr	r1, [r0, #4]
 800a8b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a8e4 <cleanup_stdio+0x34>)
 800a8b4:	4299      	cmp	r1, r3
 800a8b6:	b510      	push	{r4, lr}
 800a8b8:	4604      	mov	r4, r0
 800a8ba:	d001      	beq.n	800a8c0 <cleanup_stdio+0x10>
 800a8bc:	f001 fd9c 	bl	800c3f8 <_fflush_r>
 800a8c0:	68a1      	ldr	r1, [r4, #8]
 800a8c2:	4b09      	ldr	r3, [pc, #36]	@ (800a8e8 <cleanup_stdio+0x38>)
 800a8c4:	4299      	cmp	r1, r3
 800a8c6:	d002      	beq.n	800a8ce <cleanup_stdio+0x1e>
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f001 fd95 	bl	800c3f8 <_fflush_r>
 800a8ce:	68e1      	ldr	r1, [r4, #12]
 800a8d0:	4b06      	ldr	r3, [pc, #24]	@ (800a8ec <cleanup_stdio+0x3c>)
 800a8d2:	4299      	cmp	r1, r3
 800a8d4:	d004      	beq.n	800a8e0 <cleanup_stdio+0x30>
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8dc:	f001 bd8c 	b.w	800c3f8 <_fflush_r>
 800a8e0:	bd10      	pop	{r4, pc}
 800a8e2:	bf00      	nop
 800a8e4:	24002010 	.word	0x24002010
 800a8e8:	24002078 	.word	0x24002078
 800a8ec:	240020e0 	.word	0x240020e0

0800a8f0 <global_stdio_init.part.0>:
 800a8f0:	b510      	push	{r4, lr}
 800a8f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a920 <global_stdio_init.part.0+0x30>)
 800a8f4:	4c0b      	ldr	r4, [pc, #44]	@ (800a924 <global_stdio_init.part.0+0x34>)
 800a8f6:	4a0c      	ldr	r2, [pc, #48]	@ (800a928 <global_stdio_init.part.0+0x38>)
 800a8f8:	601a      	str	r2, [r3, #0]
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	2104      	movs	r1, #4
 800a900:	f7ff ff94 	bl	800a82c <std>
 800a904:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a908:	2201      	movs	r2, #1
 800a90a:	2109      	movs	r1, #9
 800a90c:	f7ff ff8e 	bl	800a82c <std>
 800a910:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a914:	2202      	movs	r2, #2
 800a916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a91a:	2112      	movs	r1, #18
 800a91c:	f7ff bf86 	b.w	800a82c <std>
 800a920:	24002148 	.word	0x24002148
 800a924:	24002010 	.word	0x24002010
 800a928:	0800a899 	.word	0x0800a899

0800a92c <__sfp_lock_acquire>:
 800a92c:	4801      	ldr	r0, [pc, #4]	@ (800a934 <__sfp_lock_acquire+0x8>)
 800a92e:	f000 b922 	b.w	800ab76 <__retarget_lock_acquire_recursive>
 800a932:	bf00      	nop
 800a934:	24002151 	.word	0x24002151

0800a938 <__sfp_lock_release>:
 800a938:	4801      	ldr	r0, [pc, #4]	@ (800a940 <__sfp_lock_release+0x8>)
 800a93a:	f000 b91d 	b.w	800ab78 <__retarget_lock_release_recursive>
 800a93e:	bf00      	nop
 800a940:	24002151 	.word	0x24002151

0800a944 <__sinit>:
 800a944:	b510      	push	{r4, lr}
 800a946:	4604      	mov	r4, r0
 800a948:	f7ff fff0 	bl	800a92c <__sfp_lock_acquire>
 800a94c:	6a23      	ldr	r3, [r4, #32]
 800a94e:	b11b      	cbz	r3, 800a958 <__sinit+0x14>
 800a950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a954:	f7ff bff0 	b.w	800a938 <__sfp_lock_release>
 800a958:	4b04      	ldr	r3, [pc, #16]	@ (800a96c <__sinit+0x28>)
 800a95a:	6223      	str	r3, [r4, #32]
 800a95c:	4b04      	ldr	r3, [pc, #16]	@ (800a970 <__sinit+0x2c>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d1f5      	bne.n	800a950 <__sinit+0xc>
 800a964:	f7ff ffc4 	bl	800a8f0 <global_stdio_init.part.0>
 800a968:	e7f2      	b.n	800a950 <__sinit+0xc>
 800a96a:	bf00      	nop
 800a96c:	0800a8b1 	.word	0x0800a8b1
 800a970:	24002148 	.word	0x24002148

0800a974 <_fwalk_sglue>:
 800a974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a978:	4607      	mov	r7, r0
 800a97a:	4688      	mov	r8, r1
 800a97c:	4614      	mov	r4, r2
 800a97e:	2600      	movs	r6, #0
 800a980:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a984:	f1b9 0901 	subs.w	r9, r9, #1
 800a988:	d505      	bpl.n	800a996 <_fwalk_sglue+0x22>
 800a98a:	6824      	ldr	r4, [r4, #0]
 800a98c:	2c00      	cmp	r4, #0
 800a98e:	d1f7      	bne.n	800a980 <_fwalk_sglue+0xc>
 800a990:	4630      	mov	r0, r6
 800a992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a996:	89ab      	ldrh	r3, [r5, #12]
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d907      	bls.n	800a9ac <_fwalk_sglue+0x38>
 800a99c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	d003      	beq.n	800a9ac <_fwalk_sglue+0x38>
 800a9a4:	4629      	mov	r1, r5
 800a9a6:	4638      	mov	r0, r7
 800a9a8:	47c0      	blx	r8
 800a9aa:	4306      	orrs	r6, r0
 800a9ac:	3568      	adds	r5, #104	@ 0x68
 800a9ae:	e7e9      	b.n	800a984 <_fwalk_sglue+0x10>

0800a9b0 <siprintf>:
 800a9b0:	b40e      	push	{r1, r2, r3}
 800a9b2:	b510      	push	{r4, lr}
 800a9b4:	b09d      	sub	sp, #116	@ 0x74
 800a9b6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a9b8:	9002      	str	r0, [sp, #8]
 800a9ba:	9006      	str	r0, [sp, #24]
 800a9bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a9c0:	480a      	ldr	r0, [pc, #40]	@ (800a9ec <siprintf+0x3c>)
 800a9c2:	9107      	str	r1, [sp, #28]
 800a9c4:	9104      	str	r1, [sp, #16]
 800a9c6:	490a      	ldr	r1, [pc, #40]	@ (800a9f0 <siprintf+0x40>)
 800a9c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9cc:	9105      	str	r1, [sp, #20]
 800a9ce:	2400      	movs	r4, #0
 800a9d0:	a902      	add	r1, sp, #8
 800a9d2:	6800      	ldr	r0, [r0, #0]
 800a9d4:	9301      	str	r3, [sp, #4]
 800a9d6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a9d8:	f001 fb8e 	bl	800c0f8 <_svfiprintf_r>
 800a9dc:	9b02      	ldr	r3, [sp, #8]
 800a9de:	701c      	strb	r4, [r3, #0]
 800a9e0:	b01d      	add	sp, #116	@ 0x74
 800a9e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e6:	b003      	add	sp, #12
 800a9e8:	4770      	bx	lr
 800a9ea:	bf00      	nop
 800a9ec:	24000110 	.word	0x24000110
 800a9f0:	ffff0208 	.word	0xffff0208

0800a9f4 <__sread>:
 800a9f4:	b510      	push	{r4, lr}
 800a9f6:	460c      	mov	r4, r1
 800a9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fc:	f000 f86c 	bl	800aad8 <_read_r>
 800aa00:	2800      	cmp	r0, #0
 800aa02:	bfab      	itete	ge
 800aa04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa06:	89a3      	ldrhlt	r3, [r4, #12]
 800aa08:	181b      	addge	r3, r3, r0
 800aa0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa0e:	bfac      	ite	ge
 800aa10:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa12:	81a3      	strhlt	r3, [r4, #12]
 800aa14:	bd10      	pop	{r4, pc}

0800aa16 <__swrite>:
 800aa16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa1a:	461f      	mov	r7, r3
 800aa1c:	898b      	ldrh	r3, [r1, #12]
 800aa1e:	05db      	lsls	r3, r3, #23
 800aa20:	4605      	mov	r5, r0
 800aa22:	460c      	mov	r4, r1
 800aa24:	4616      	mov	r6, r2
 800aa26:	d505      	bpl.n	800aa34 <__swrite+0x1e>
 800aa28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f000 f840 	bl	800aab4 <_lseek_r>
 800aa34:	89a3      	ldrh	r3, [r4, #12]
 800aa36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa3e:	81a3      	strh	r3, [r4, #12]
 800aa40:	4632      	mov	r2, r6
 800aa42:	463b      	mov	r3, r7
 800aa44:	4628      	mov	r0, r5
 800aa46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa4a:	f000 b857 	b.w	800aafc <_write_r>

0800aa4e <__sseek>:
 800aa4e:	b510      	push	{r4, lr}
 800aa50:	460c      	mov	r4, r1
 800aa52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa56:	f000 f82d 	bl	800aab4 <_lseek_r>
 800aa5a:	1c43      	adds	r3, r0, #1
 800aa5c:	89a3      	ldrh	r3, [r4, #12]
 800aa5e:	bf15      	itete	ne
 800aa60:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aa62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aa66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aa6a:	81a3      	strheq	r3, [r4, #12]
 800aa6c:	bf18      	it	ne
 800aa6e:	81a3      	strhne	r3, [r4, #12]
 800aa70:	bd10      	pop	{r4, pc}

0800aa72 <__sclose>:
 800aa72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa76:	f000 b80d 	b.w	800aa94 <_close_r>

0800aa7a <memset>:
 800aa7a:	4402      	add	r2, r0
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	4293      	cmp	r3, r2
 800aa80:	d100      	bne.n	800aa84 <memset+0xa>
 800aa82:	4770      	bx	lr
 800aa84:	f803 1b01 	strb.w	r1, [r3], #1
 800aa88:	e7f9      	b.n	800aa7e <memset+0x4>
	...

0800aa8c <_localeconv_r>:
 800aa8c:	4800      	ldr	r0, [pc, #0]	@ (800aa90 <_localeconv_r+0x4>)
 800aa8e:	4770      	bx	lr
 800aa90:	24000250 	.word	0x24000250

0800aa94 <_close_r>:
 800aa94:	b538      	push	{r3, r4, r5, lr}
 800aa96:	4d06      	ldr	r5, [pc, #24]	@ (800aab0 <_close_r+0x1c>)
 800aa98:	2300      	movs	r3, #0
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	4608      	mov	r0, r1
 800aa9e:	602b      	str	r3, [r5, #0]
 800aaa0:	f7f6 f892 	bl	8000bc8 <_close>
 800aaa4:	1c43      	adds	r3, r0, #1
 800aaa6:	d102      	bne.n	800aaae <_close_r+0x1a>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	b103      	cbz	r3, 800aaae <_close_r+0x1a>
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	bd38      	pop	{r3, r4, r5, pc}
 800aab0:	2400214c 	.word	0x2400214c

0800aab4 <_lseek_r>:
 800aab4:	b538      	push	{r3, r4, r5, lr}
 800aab6:	4d07      	ldr	r5, [pc, #28]	@ (800aad4 <_lseek_r+0x20>)
 800aab8:	4604      	mov	r4, r0
 800aaba:	4608      	mov	r0, r1
 800aabc:	4611      	mov	r1, r2
 800aabe:	2200      	movs	r2, #0
 800aac0:	602a      	str	r2, [r5, #0]
 800aac2:	461a      	mov	r2, r3
 800aac4:	f7f6 f8a7 	bl	8000c16 <_lseek>
 800aac8:	1c43      	adds	r3, r0, #1
 800aaca:	d102      	bne.n	800aad2 <_lseek_r+0x1e>
 800aacc:	682b      	ldr	r3, [r5, #0]
 800aace:	b103      	cbz	r3, 800aad2 <_lseek_r+0x1e>
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	bd38      	pop	{r3, r4, r5, pc}
 800aad4:	2400214c 	.word	0x2400214c

0800aad8 <_read_r>:
 800aad8:	b538      	push	{r3, r4, r5, lr}
 800aada:	4d07      	ldr	r5, [pc, #28]	@ (800aaf8 <_read_r+0x20>)
 800aadc:	4604      	mov	r4, r0
 800aade:	4608      	mov	r0, r1
 800aae0:	4611      	mov	r1, r2
 800aae2:	2200      	movs	r2, #0
 800aae4:	602a      	str	r2, [r5, #0]
 800aae6:	461a      	mov	r2, r3
 800aae8:	f7f6 f835 	bl	8000b56 <_read>
 800aaec:	1c43      	adds	r3, r0, #1
 800aaee:	d102      	bne.n	800aaf6 <_read_r+0x1e>
 800aaf0:	682b      	ldr	r3, [r5, #0]
 800aaf2:	b103      	cbz	r3, 800aaf6 <_read_r+0x1e>
 800aaf4:	6023      	str	r3, [r4, #0]
 800aaf6:	bd38      	pop	{r3, r4, r5, pc}
 800aaf8:	2400214c 	.word	0x2400214c

0800aafc <_write_r>:
 800aafc:	b538      	push	{r3, r4, r5, lr}
 800aafe:	4d07      	ldr	r5, [pc, #28]	@ (800ab1c <_write_r+0x20>)
 800ab00:	4604      	mov	r4, r0
 800ab02:	4608      	mov	r0, r1
 800ab04:	4611      	mov	r1, r2
 800ab06:	2200      	movs	r2, #0
 800ab08:	602a      	str	r2, [r5, #0]
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	f7f6 f840 	bl	8000b90 <_write>
 800ab10:	1c43      	adds	r3, r0, #1
 800ab12:	d102      	bne.n	800ab1a <_write_r+0x1e>
 800ab14:	682b      	ldr	r3, [r5, #0]
 800ab16:	b103      	cbz	r3, 800ab1a <_write_r+0x1e>
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	bd38      	pop	{r3, r4, r5, pc}
 800ab1c:	2400214c 	.word	0x2400214c

0800ab20 <__errno>:
 800ab20:	4b01      	ldr	r3, [pc, #4]	@ (800ab28 <__errno+0x8>)
 800ab22:	6818      	ldr	r0, [r3, #0]
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	24000110 	.word	0x24000110

0800ab2c <__libc_init_array>:
 800ab2c:	b570      	push	{r4, r5, r6, lr}
 800ab2e:	4d0d      	ldr	r5, [pc, #52]	@ (800ab64 <__libc_init_array+0x38>)
 800ab30:	4c0d      	ldr	r4, [pc, #52]	@ (800ab68 <__libc_init_array+0x3c>)
 800ab32:	1b64      	subs	r4, r4, r5
 800ab34:	10a4      	asrs	r4, r4, #2
 800ab36:	2600      	movs	r6, #0
 800ab38:	42a6      	cmp	r6, r4
 800ab3a:	d109      	bne.n	800ab50 <__libc_init_array+0x24>
 800ab3c:	4d0b      	ldr	r5, [pc, #44]	@ (800ab6c <__libc_init_array+0x40>)
 800ab3e:	4c0c      	ldr	r4, [pc, #48]	@ (800ab70 <__libc_init_array+0x44>)
 800ab40:	f001 fff8 	bl	800cb34 <_init>
 800ab44:	1b64      	subs	r4, r4, r5
 800ab46:	10a4      	asrs	r4, r4, #2
 800ab48:	2600      	movs	r6, #0
 800ab4a:	42a6      	cmp	r6, r4
 800ab4c:	d105      	bne.n	800ab5a <__libc_init_array+0x2e>
 800ab4e:	bd70      	pop	{r4, r5, r6, pc}
 800ab50:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab54:	4798      	blx	r3
 800ab56:	3601      	adds	r6, #1
 800ab58:	e7ee      	b.n	800ab38 <__libc_init_array+0xc>
 800ab5a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab5e:	4798      	blx	r3
 800ab60:	3601      	adds	r6, #1
 800ab62:	e7f2      	b.n	800ab4a <__libc_init_array+0x1e>
 800ab64:	0800cf74 	.word	0x0800cf74
 800ab68:	0800cf74 	.word	0x0800cf74
 800ab6c:	0800cf74 	.word	0x0800cf74
 800ab70:	0800cf78 	.word	0x0800cf78

0800ab74 <__retarget_lock_init_recursive>:
 800ab74:	4770      	bx	lr

0800ab76 <__retarget_lock_acquire_recursive>:
 800ab76:	4770      	bx	lr

0800ab78 <__retarget_lock_release_recursive>:
 800ab78:	4770      	bx	lr

0800ab7a <quorem>:
 800ab7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7e:	6903      	ldr	r3, [r0, #16]
 800ab80:	690c      	ldr	r4, [r1, #16]
 800ab82:	42a3      	cmp	r3, r4
 800ab84:	4607      	mov	r7, r0
 800ab86:	db7e      	blt.n	800ac86 <quorem+0x10c>
 800ab88:	3c01      	subs	r4, #1
 800ab8a:	f101 0814 	add.w	r8, r1, #20
 800ab8e:	00a3      	lsls	r3, r4, #2
 800ab90:	f100 0514 	add.w	r5, r0, #20
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab9a:	9301      	str	r3, [sp, #4]
 800ab9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aba0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aba4:	3301      	adds	r3, #1
 800aba6:	429a      	cmp	r2, r3
 800aba8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800abac:	fbb2 f6f3 	udiv	r6, r2, r3
 800abb0:	d32e      	bcc.n	800ac10 <quorem+0x96>
 800abb2:	f04f 0a00 	mov.w	sl, #0
 800abb6:	46c4      	mov	ip, r8
 800abb8:	46ae      	mov	lr, r5
 800abba:	46d3      	mov	fp, sl
 800abbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800abc0:	b298      	uxth	r0, r3
 800abc2:	fb06 a000 	mla	r0, r6, r0, sl
 800abc6:	0c02      	lsrs	r2, r0, #16
 800abc8:	0c1b      	lsrs	r3, r3, #16
 800abca:	fb06 2303 	mla	r3, r6, r3, r2
 800abce:	f8de 2000 	ldr.w	r2, [lr]
 800abd2:	b280      	uxth	r0, r0
 800abd4:	b292      	uxth	r2, r2
 800abd6:	1a12      	subs	r2, r2, r0
 800abd8:	445a      	add	r2, fp
 800abda:	f8de 0000 	ldr.w	r0, [lr]
 800abde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800abe2:	b29b      	uxth	r3, r3
 800abe4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800abe8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800abec:	b292      	uxth	r2, r2
 800abee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800abf2:	45e1      	cmp	r9, ip
 800abf4:	f84e 2b04 	str.w	r2, [lr], #4
 800abf8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800abfc:	d2de      	bcs.n	800abbc <quorem+0x42>
 800abfe:	9b00      	ldr	r3, [sp, #0]
 800ac00:	58eb      	ldr	r3, [r5, r3]
 800ac02:	b92b      	cbnz	r3, 800ac10 <quorem+0x96>
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	3b04      	subs	r3, #4
 800ac08:	429d      	cmp	r5, r3
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	d32f      	bcc.n	800ac6e <quorem+0xf4>
 800ac0e:	613c      	str	r4, [r7, #16]
 800ac10:	4638      	mov	r0, r7
 800ac12:	f001 f90d 	bl	800be30 <__mcmp>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	db25      	blt.n	800ac66 <quorem+0xec>
 800ac1a:	4629      	mov	r1, r5
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ac22:	f8d1 c000 	ldr.w	ip, [r1]
 800ac26:	fa1f fe82 	uxth.w	lr, r2
 800ac2a:	fa1f f38c 	uxth.w	r3, ip
 800ac2e:	eba3 030e 	sub.w	r3, r3, lr
 800ac32:	4403      	add	r3, r0
 800ac34:	0c12      	lsrs	r2, r2, #16
 800ac36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ac3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ac3e:	b29b      	uxth	r3, r3
 800ac40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac44:	45c1      	cmp	r9, r8
 800ac46:	f841 3b04 	str.w	r3, [r1], #4
 800ac4a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ac4e:	d2e6      	bcs.n	800ac1e <quorem+0xa4>
 800ac50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac58:	b922      	cbnz	r2, 800ac64 <quorem+0xea>
 800ac5a:	3b04      	subs	r3, #4
 800ac5c:	429d      	cmp	r5, r3
 800ac5e:	461a      	mov	r2, r3
 800ac60:	d30b      	bcc.n	800ac7a <quorem+0x100>
 800ac62:	613c      	str	r4, [r7, #16]
 800ac64:	3601      	adds	r6, #1
 800ac66:	4630      	mov	r0, r6
 800ac68:	b003      	add	sp, #12
 800ac6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac6e:	6812      	ldr	r2, [r2, #0]
 800ac70:	3b04      	subs	r3, #4
 800ac72:	2a00      	cmp	r2, #0
 800ac74:	d1cb      	bne.n	800ac0e <quorem+0x94>
 800ac76:	3c01      	subs	r4, #1
 800ac78:	e7c6      	b.n	800ac08 <quorem+0x8e>
 800ac7a:	6812      	ldr	r2, [r2, #0]
 800ac7c:	3b04      	subs	r3, #4
 800ac7e:	2a00      	cmp	r2, #0
 800ac80:	d1ef      	bne.n	800ac62 <quorem+0xe8>
 800ac82:	3c01      	subs	r4, #1
 800ac84:	e7ea      	b.n	800ac5c <quorem+0xe2>
 800ac86:	2000      	movs	r0, #0
 800ac88:	e7ee      	b.n	800ac68 <quorem+0xee>
 800ac8a:	0000      	movs	r0, r0
 800ac8c:	0000      	movs	r0, r0
	...

0800ac90 <_dtoa_r>:
 800ac90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac94:	ed2d 8b02 	vpush	{d8}
 800ac98:	69c7      	ldr	r7, [r0, #28]
 800ac9a:	b091      	sub	sp, #68	@ 0x44
 800ac9c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aca0:	ec55 4b10 	vmov	r4, r5, d0
 800aca4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800aca6:	9107      	str	r1, [sp, #28]
 800aca8:	4681      	mov	r9, r0
 800acaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800acac:	930d      	str	r3, [sp, #52]	@ 0x34
 800acae:	b97f      	cbnz	r7, 800acd0 <_dtoa_r+0x40>
 800acb0:	2010      	movs	r0, #16
 800acb2:	f000 fd95 	bl	800b7e0 <malloc>
 800acb6:	4602      	mov	r2, r0
 800acb8:	f8c9 001c 	str.w	r0, [r9, #28]
 800acbc:	b920      	cbnz	r0, 800acc8 <_dtoa_r+0x38>
 800acbe:	4ba0      	ldr	r3, [pc, #640]	@ (800af40 <_dtoa_r+0x2b0>)
 800acc0:	21ef      	movs	r1, #239	@ 0xef
 800acc2:	48a0      	ldr	r0, [pc, #640]	@ (800af44 <_dtoa_r+0x2b4>)
 800acc4:	f001 fbf8 	bl	800c4b8 <__assert_func>
 800acc8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800accc:	6007      	str	r7, [r0, #0]
 800acce:	60c7      	str	r7, [r0, #12]
 800acd0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800acd4:	6819      	ldr	r1, [r3, #0]
 800acd6:	b159      	cbz	r1, 800acf0 <_dtoa_r+0x60>
 800acd8:	685a      	ldr	r2, [r3, #4]
 800acda:	604a      	str	r2, [r1, #4]
 800acdc:	2301      	movs	r3, #1
 800acde:	4093      	lsls	r3, r2
 800ace0:	608b      	str	r3, [r1, #8]
 800ace2:	4648      	mov	r0, r9
 800ace4:	f000 fe72 	bl	800b9cc <_Bfree>
 800ace8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800acec:	2200      	movs	r2, #0
 800acee:	601a      	str	r2, [r3, #0]
 800acf0:	1e2b      	subs	r3, r5, #0
 800acf2:	bfbb      	ittet	lt
 800acf4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800acf8:	9303      	strlt	r3, [sp, #12]
 800acfa:	2300      	movge	r3, #0
 800acfc:	2201      	movlt	r2, #1
 800acfe:	bfac      	ite	ge
 800ad00:	6033      	strge	r3, [r6, #0]
 800ad02:	6032      	strlt	r2, [r6, #0]
 800ad04:	4b90      	ldr	r3, [pc, #576]	@ (800af48 <_dtoa_r+0x2b8>)
 800ad06:	9e03      	ldr	r6, [sp, #12]
 800ad08:	43b3      	bics	r3, r6
 800ad0a:	d110      	bne.n	800ad2e <_dtoa_r+0x9e>
 800ad0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad0e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ad12:	6013      	str	r3, [r2, #0]
 800ad14:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ad18:	4323      	orrs	r3, r4
 800ad1a:	f000 84e6 	beq.w	800b6ea <_dtoa_r+0xa5a>
 800ad1e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad20:	4f8a      	ldr	r7, [pc, #552]	@ (800af4c <_dtoa_r+0x2bc>)
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	f000 84e8 	beq.w	800b6f8 <_dtoa_r+0xa68>
 800ad28:	1cfb      	adds	r3, r7, #3
 800ad2a:	f000 bce3 	b.w	800b6f4 <_dtoa_r+0xa64>
 800ad2e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ad32:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ad36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad3a:	d10a      	bne.n	800ad52 <_dtoa_r+0xc2>
 800ad3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ad3e:	2301      	movs	r3, #1
 800ad40:	6013      	str	r3, [r2, #0]
 800ad42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ad44:	b113      	cbz	r3, 800ad4c <_dtoa_r+0xbc>
 800ad46:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ad48:	4b81      	ldr	r3, [pc, #516]	@ (800af50 <_dtoa_r+0x2c0>)
 800ad4a:	6013      	str	r3, [r2, #0]
 800ad4c:	4f81      	ldr	r7, [pc, #516]	@ (800af54 <_dtoa_r+0x2c4>)
 800ad4e:	f000 bcd3 	b.w	800b6f8 <_dtoa_r+0xa68>
 800ad52:	aa0e      	add	r2, sp, #56	@ 0x38
 800ad54:	a90f      	add	r1, sp, #60	@ 0x3c
 800ad56:	4648      	mov	r0, r9
 800ad58:	eeb0 0b48 	vmov.f64	d0, d8
 800ad5c:	f001 f918 	bl	800bf90 <__d2b>
 800ad60:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ad64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad66:	9001      	str	r0, [sp, #4]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d045      	beq.n	800adf8 <_dtoa_r+0x168>
 800ad6c:	eeb0 7b48 	vmov.f64	d7, d8
 800ad70:	ee18 1a90 	vmov	r1, s17
 800ad74:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ad78:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ad7c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ad80:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ad84:	2500      	movs	r5, #0
 800ad86:	ee07 1a90 	vmov	s15, r1
 800ad8a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800ad8e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800af28 <_dtoa_r+0x298>
 800ad92:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ad96:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800af30 <_dtoa_r+0x2a0>
 800ad9a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ad9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800af38 <_dtoa_r+0x2a8>
 800ada2:	ee07 3a90 	vmov	s15, r3
 800ada6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800adaa:	eeb0 7b46 	vmov.f64	d7, d6
 800adae:	eea4 7b05 	vfma.f64	d7, d4, d5
 800adb2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800adb6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800adba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adbe:	ee16 8a90 	vmov	r8, s13
 800adc2:	d508      	bpl.n	800add6 <_dtoa_r+0x146>
 800adc4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800adc8:	eeb4 6b47 	vcmp.f64	d6, d7
 800adcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800add0:	bf18      	it	ne
 800add2:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800add6:	f1b8 0f16 	cmp.w	r8, #22
 800adda:	d82b      	bhi.n	800ae34 <_dtoa_r+0x1a4>
 800addc:	495e      	ldr	r1, [pc, #376]	@ (800af58 <_dtoa_r+0x2c8>)
 800adde:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ade2:	ed91 7b00 	vldr	d7, [r1]
 800ade6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800adea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adee:	d501      	bpl.n	800adf4 <_dtoa_r+0x164>
 800adf0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800adf4:	2100      	movs	r1, #0
 800adf6:	e01e      	b.n	800ae36 <_dtoa_r+0x1a6>
 800adf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800adfa:	4413      	add	r3, r2
 800adfc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ae00:	2920      	cmp	r1, #32
 800ae02:	bfc1      	itttt	gt
 800ae04:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ae08:	408e      	lslgt	r6, r1
 800ae0a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ae0e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ae12:	bfd6      	itet	le
 800ae14:	f1c1 0120 	rsble	r1, r1, #32
 800ae18:	4331      	orrgt	r1, r6
 800ae1a:	fa04 f101 	lslle.w	r1, r4, r1
 800ae1e:	ee07 1a90 	vmov	s15, r1
 800ae22:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ae26:	3b01      	subs	r3, #1
 800ae28:	ee17 1a90 	vmov	r1, s15
 800ae2c:	2501      	movs	r5, #1
 800ae2e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ae32:	e7a8      	b.n	800ad86 <_dtoa_r+0xf6>
 800ae34:	2101      	movs	r1, #1
 800ae36:	1ad2      	subs	r2, r2, r3
 800ae38:	1e53      	subs	r3, r2, #1
 800ae3a:	9306      	str	r3, [sp, #24]
 800ae3c:	bf45      	ittet	mi
 800ae3e:	f1c2 0301 	rsbmi	r3, r2, #1
 800ae42:	9304      	strmi	r3, [sp, #16]
 800ae44:	2300      	movpl	r3, #0
 800ae46:	2300      	movmi	r3, #0
 800ae48:	bf4c      	ite	mi
 800ae4a:	9306      	strmi	r3, [sp, #24]
 800ae4c:	9304      	strpl	r3, [sp, #16]
 800ae4e:	f1b8 0f00 	cmp.w	r8, #0
 800ae52:	910c      	str	r1, [sp, #48]	@ 0x30
 800ae54:	db18      	blt.n	800ae88 <_dtoa_r+0x1f8>
 800ae56:	9b06      	ldr	r3, [sp, #24]
 800ae58:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ae5c:	4443      	add	r3, r8
 800ae5e:	9306      	str	r3, [sp, #24]
 800ae60:	2300      	movs	r3, #0
 800ae62:	9a07      	ldr	r2, [sp, #28]
 800ae64:	2a09      	cmp	r2, #9
 800ae66:	d845      	bhi.n	800aef4 <_dtoa_r+0x264>
 800ae68:	2a05      	cmp	r2, #5
 800ae6a:	bfc4      	itt	gt
 800ae6c:	3a04      	subgt	r2, #4
 800ae6e:	9207      	strgt	r2, [sp, #28]
 800ae70:	9a07      	ldr	r2, [sp, #28]
 800ae72:	f1a2 0202 	sub.w	r2, r2, #2
 800ae76:	bfcc      	ite	gt
 800ae78:	2400      	movgt	r4, #0
 800ae7a:	2401      	movle	r4, #1
 800ae7c:	2a03      	cmp	r2, #3
 800ae7e:	d844      	bhi.n	800af0a <_dtoa_r+0x27a>
 800ae80:	e8df f002 	tbb	[pc, r2]
 800ae84:	0b173634 	.word	0x0b173634
 800ae88:	9b04      	ldr	r3, [sp, #16]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	eba3 0308 	sub.w	r3, r3, r8
 800ae90:	9304      	str	r3, [sp, #16]
 800ae92:	920a      	str	r2, [sp, #40]	@ 0x28
 800ae94:	f1c8 0300 	rsb	r3, r8, #0
 800ae98:	e7e3      	b.n	800ae62 <_dtoa_r+0x1d2>
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	9208      	str	r2, [sp, #32]
 800ae9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aea0:	eb08 0b02 	add.w	fp, r8, r2
 800aea4:	f10b 0a01 	add.w	sl, fp, #1
 800aea8:	4652      	mov	r2, sl
 800aeaa:	2a01      	cmp	r2, #1
 800aeac:	bfb8      	it	lt
 800aeae:	2201      	movlt	r2, #1
 800aeb0:	e006      	b.n	800aec0 <_dtoa_r+0x230>
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	9208      	str	r2, [sp, #32]
 800aeb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aeb8:	2a00      	cmp	r2, #0
 800aeba:	dd29      	ble.n	800af10 <_dtoa_r+0x280>
 800aebc:	4693      	mov	fp, r2
 800aebe:	4692      	mov	sl, r2
 800aec0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800aec4:	2100      	movs	r1, #0
 800aec6:	2004      	movs	r0, #4
 800aec8:	f100 0614 	add.w	r6, r0, #20
 800aecc:	4296      	cmp	r6, r2
 800aece:	d926      	bls.n	800af1e <_dtoa_r+0x28e>
 800aed0:	6079      	str	r1, [r7, #4]
 800aed2:	4648      	mov	r0, r9
 800aed4:	9305      	str	r3, [sp, #20]
 800aed6:	f000 fd39 	bl	800b94c <_Balloc>
 800aeda:	9b05      	ldr	r3, [sp, #20]
 800aedc:	4607      	mov	r7, r0
 800aede:	2800      	cmp	r0, #0
 800aee0:	d13e      	bne.n	800af60 <_dtoa_r+0x2d0>
 800aee2:	4b1e      	ldr	r3, [pc, #120]	@ (800af5c <_dtoa_r+0x2cc>)
 800aee4:	4602      	mov	r2, r0
 800aee6:	f240 11af 	movw	r1, #431	@ 0x1af
 800aeea:	e6ea      	b.n	800acc2 <_dtoa_r+0x32>
 800aeec:	2200      	movs	r2, #0
 800aeee:	e7e1      	b.n	800aeb4 <_dtoa_r+0x224>
 800aef0:	2200      	movs	r2, #0
 800aef2:	e7d3      	b.n	800ae9c <_dtoa_r+0x20c>
 800aef4:	2401      	movs	r4, #1
 800aef6:	2200      	movs	r2, #0
 800aef8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800aefc:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800af00:	2100      	movs	r1, #0
 800af02:	46da      	mov	sl, fp
 800af04:	2212      	movs	r2, #18
 800af06:	9109      	str	r1, [sp, #36]	@ 0x24
 800af08:	e7da      	b.n	800aec0 <_dtoa_r+0x230>
 800af0a:	2201      	movs	r2, #1
 800af0c:	9208      	str	r2, [sp, #32]
 800af0e:	e7f5      	b.n	800aefc <_dtoa_r+0x26c>
 800af10:	f04f 0b01 	mov.w	fp, #1
 800af14:	46da      	mov	sl, fp
 800af16:	465a      	mov	r2, fp
 800af18:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800af1c:	e7d0      	b.n	800aec0 <_dtoa_r+0x230>
 800af1e:	3101      	adds	r1, #1
 800af20:	0040      	lsls	r0, r0, #1
 800af22:	e7d1      	b.n	800aec8 <_dtoa_r+0x238>
 800af24:	f3af 8000 	nop.w
 800af28:	636f4361 	.word	0x636f4361
 800af2c:	3fd287a7 	.word	0x3fd287a7
 800af30:	8b60c8b3 	.word	0x8b60c8b3
 800af34:	3fc68a28 	.word	0x3fc68a28
 800af38:	509f79fb 	.word	0x509f79fb
 800af3c:	3fd34413 	.word	0x3fd34413
 800af40:	0800cc39 	.word	0x0800cc39
 800af44:	0800cc50 	.word	0x0800cc50
 800af48:	7ff00000 	.word	0x7ff00000
 800af4c:	0800cc35 	.word	0x0800cc35
 800af50:	0800cc09 	.word	0x0800cc09
 800af54:	0800cc08 	.word	0x0800cc08
 800af58:	0800cda0 	.word	0x0800cda0
 800af5c:	0800cca8 	.word	0x0800cca8
 800af60:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800af64:	f1ba 0f0e 	cmp.w	sl, #14
 800af68:	6010      	str	r0, [r2, #0]
 800af6a:	d86e      	bhi.n	800b04a <_dtoa_r+0x3ba>
 800af6c:	2c00      	cmp	r4, #0
 800af6e:	d06c      	beq.n	800b04a <_dtoa_r+0x3ba>
 800af70:	f1b8 0f00 	cmp.w	r8, #0
 800af74:	f340 80b4 	ble.w	800b0e0 <_dtoa_r+0x450>
 800af78:	4ac8      	ldr	r2, [pc, #800]	@ (800b29c <_dtoa_r+0x60c>)
 800af7a:	f008 010f 	and.w	r1, r8, #15
 800af7e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800af82:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800af86:	ed92 7b00 	vldr	d7, [r2]
 800af8a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800af8e:	f000 809b 	beq.w	800b0c8 <_dtoa_r+0x438>
 800af92:	4ac3      	ldr	r2, [pc, #780]	@ (800b2a0 <_dtoa_r+0x610>)
 800af94:	ed92 6b08 	vldr	d6, [r2, #32]
 800af98:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800af9c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800afa0:	f001 010f 	and.w	r1, r1, #15
 800afa4:	2203      	movs	r2, #3
 800afa6:	48be      	ldr	r0, [pc, #760]	@ (800b2a0 <_dtoa_r+0x610>)
 800afa8:	2900      	cmp	r1, #0
 800afaa:	f040 808f 	bne.w	800b0cc <_dtoa_r+0x43c>
 800afae:	ed9d 6b02 	vldr	d6, [sp, #8]
 800afb2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800afb6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800afba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800afbc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afc0:	2900      	cmp	r1, #0
 800afc2:	f000 80b3 	beq.w	800b12c <_dtoa_r+0x49c>
 800afc6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800afca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800afce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd2:	f140 80ab 	bpl.w	800b12c <_dtoa_r+0x49c>
 800afd6:	f1ba 0f00 	cmp.w	sl, #0
 800afda:	f000 80a7 	beq.w	800b12c <_dtoa_r+0x49c>
 800afde:	f1bb 0f00 	cmp.w	fp, #0
 800afe2:	dd30      	ble.n	800b046 <_dtoa_r+0x3b6>
 800afe4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800afe8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800afec:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aff0:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800aff4:	9105      	str	r1, [sp, #20]
 800aff6:	3201      	adds	r2, #1
 800aff8:	465c      	mov	r4, fp
 800affa:	ed9d 6b02 	vldr	d6, [sp, #8]
 800affe:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800b002:	ee07 2a90 	vmov	s15, r2
 800b006:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b00a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b00e:	ee15 2a90 	vmov	r2, s11
 800b012:	ec51 0b15 	vmov	r0, r1, d5
 800b016:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800b01a:	2c00      	cmp	r4, #0
 800b01c:	f040 808a 	bne.w	800b134 <_dtoa_r+0x4a4>
 800b020:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b024:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b028:	ec41 0b17 	vmov	d7, r0, r1
 800b02c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b034:	f300 826a 	bgt.w	800b50c <_dtoa_r+0x87c>
 800b038:	eeb1 7b47 	vneg.f64	d7, d7
 800b03c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b044:	d423      	bmi.n	800b08e <_dtoa_r+0x3fe>
 800b046:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b04a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b04c:	2a00      	cmp	r2, #0
 800b04e:	f2c0 8129 	blt.w	800b2a4 <_dtoa_r+0x614>
 800b052:	f1b8 0f0e 	cmp.w	r8, #14
 800b056:	f300 8125 	bgt.w	800b2a4 <_dtoa_r+0x614>
 800b05a:	4b90      	ldr	r3, [pc, #576]	@ (800b29c <_dtoa_r+0x60c>)
 800b05c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b060:	ed93 6b00 	vldr	d6, [r3]
 800b064:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b066:	2b00      	cmp	r3, #0
 800b068:	f280 80c8 	bge.w	800b1fc <_dtoa_r+0x56c>
 800b06c:	f1ba 0f00 	cmp.w	sl, #0
 800b070:	f300 80c4 	bgt.w	800b1fc <_dtoa_r+0x56c>
 800b074:	d10b      	bne.n	800b08e <_dtoa_r+0x3fe>
 800b076:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800b07a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b07e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b082:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b08a:	f2c0 823c 	blt.w	800b506 <_dtoa_r+0x876>
 800b08e:	2400      	movs	r4, #0
 800b090:	4625      	mov	r5, r4
 800b092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b094:	43db      	mvns	r3, r3
 800b096:	9305      	str	r3, [sp, #20]
 800b098:	463e      	mov	r6, r7
 800b09a:	f04f 0800 	mov.w	r8, #0
 800b09e:	4621      	mov	r1, r4
 800b0a0:	4648      	mov	r0, r9
 800b0a2:	f000 fc93 	bl	800b9cc <_Bfree>
 800b0a6:	2d00      	cmp	r5, #0
 800b0a8:	f000 80a2 	beq.w	800b1f0 <_dtoa_r+0x560>
 800b0ac:	f1b8 0f00 	cmp.w	r8, #0
 800b0b0:	d005      	beq.n	800b0be <_dtoa_r+0x42e>
 800b0b2:	45a8      	cmp	r8, r5
 800b0b4:	d003      	beq.n	800b0be <_dtoa_r+0x42e>
 800b0b6:	4641      	mov	r1, r8
 800b0b8:	4648      	mov	r0, r9
 800b0ba:	f000 fc87 	bl	800b9cc <_Bfree>
 800b0be:	4629      	mov	r1, r5
 800b0c0:	4648      	mov	r0, r9
 800b0c2:	f000 fc83 	bl	800b9cc <_Bfree>
 800b0c6:	e093      	b.n	800b1f0 <_dtoa_r+0x560>
 800b0c8:	2202      	movs	r2, #2
 800b0ca:	e76c      	b.n	800afa6 <_dtoa_r+0x316>
 800b0cc:	07cc      	lsls	r4, r1, #31
 800b0ce:	d504      	bpl.n	800b0da <_dtoa_r+0x44a>
 800b0d0:	ed90 6b00 	vldr	d6, [r0]
 800b0d4:	3201      	adds	r2, #1
 800b0d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b0da:	1049      	asrs	r1, r1, #1
 800b0dc:	3008      	adds	r0, #8
 800b0de:	e763      	b.n	800afa8 <_dtoa_r+0x318>
 800b0e0:	d022      	beq.n	800b128 <_dtoa_r+0x498>
 800b0e2:	f1c8 0100 	rsb	r1, r8, #0
 800b0e6:	4a6d      	ldr	r2, [pc, #436]	@ (800b29c <_dtoa_r+0x60c>)
 800b0e8:	f001 000f 	and.w	r0, r1, #15
 800b0ec:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b0f0:	ed92 7b00 	vldr	d7, [r2]
 800b0f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b0f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b0fc:	4868      	ldr	r0, [pc, #416]	@ (800b2a0 <_dtoa_r+0x610>)
 800b0fe:	1109      	asrs	r1, r1, #4
 800b100:	2400      	movs	r4, #0
 800b102:	2202      	movs	r2, #2
 800b104:	b929      	cbnz	r1, 800b112 <_dtoa_r+0x482>
 800b106:	2c00      	cmp	r4, #0
 800b108:	f43f af57 	beq.w	800afba <_dtoa_r+0x32a>
 800b10c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b110:	e753      	b.n	800afba <_dtoa_r+0x32a>
 800b112:	07ce      	lsls	r6, r1, #31
 800b114:	d505      	bpl.n	800b122 <_dtoa_r+0x492>
 800b116:	ed90 6b00 	vldr	d6, [r0]
 800b11a:	3201      	adds	r2, #1
 800b11c:	2401      	movs	r4, #1
 800b11e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b122:	1049      	asrs	r1, r1, #1
 800b124:	3008      	adds	r0, #8
 800b126:	e7ed      	b.n	800b104 <_dtoa_r+0x474>
 800b128:	2202      	movs	r2, #2
 800b12a:	e746      	b.n	800afba <_dtoa_r+0x32a>
 800b12c:	f8cd 8014 	str.w	r8, [sp, #20]
 800b130:	4654      	mov	r4, sl
 800b132:	e762      	b.n	800affa <_dtoa_r+0x36a>
 800b134:	4a59      	ldr	r2, [pc, #356]	@ (800b29c <_dtoa_r+0x60c>)
 800b136:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b13a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b13e:	9a08      	ldr	r2, [sp, #32]
 800b140:	ec41 0b17 	vmov	d7, r0, r1
 800b144:	443c      	add	r4, r7
 800b146:	b34a      	cbz	r2, 800b19c <_dtoa_r+0x50c>
 800b148:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b14c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b150:	463e      	mov	r6, r7
 800b152:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b156:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b15a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b15e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b162:	ee14 2a90 	vmov	r2, s9
 800b166:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b16a:	3230      	adds	r2, #48	@ 0x30
 800b16c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b170:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b178:	f806 2b01 	strb.w	r2, [r6], #1
 800b17c:	d438      	bmi.n	800b1f0 <_dtoa_r+0x560>
 800b17e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b182:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b18a:	d46e      	bmi.n	800b26a <_dtoa_r+0x5da>
 800b18c:	42a6      	cmp	r6, r4
 800b18e:	f43f af5a 	beq.w	800b046 <_dtoa_r+0x3b6>
 800b192:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b196:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b19a:	e7e0      	b.n	800b15e <_dtoa_r+0x4ce>
 800b19c:	4621      	mov	r1, r4
 800b19e:	463e      	mov	r6, r7
 800b1a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b1a4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b1a8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b1ac:	ee14 2a90 	vmov	r2, s9
 800b1b0:	3230      	adds	r2, #48	@ 0x30
 800b1b2:	f806 2b01 	strb.w	r2, [r6], #1
 800b1b6:	42a6      	cmp	r6, r4
 800b1b8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b1bc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b1c0:	d119      	bne.n	800b1f6 <_dtoa_r+0x566>
 800b1c2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b1c6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b1ca:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b1ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d2:	dc4a      	bgt.n	800b26a <_dtoa_r+0x5da>
 800b1d4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b1d8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b1dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e0:	f57f af31 	bpl.w	800b046 <_dtoa_r+0x3b6>
 800b1e4:	460e      	mov	r6, r1
 800b1e6:	3901      	subs	r1, #1
 800b1e8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b1ec:	2b30      	cmp	r3, #48	@ 0x30
 800b1ee:	d0f9      	beq.n	800b1e4 <_dtoa_r+0x554>
 800b1f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b1f4:	e027      	b.n	800b246 <_dtoa_r+0x5b6>
 800b1f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b1fa:	e7d5      	b.n	800b1a8 <_dtoa_r+0x518>
 800b1fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b200:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b204:	463e      	mov	r6, r7
 800b206:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b20a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b20e:	ee15 3a10 	vmov	r3, s10
 800b212:	3330      	adds	r3, #48	@ 0x30
 800b214:	f806 3b01 	strb.w	r3, [r6], #1
 800b218:	1bf3      	subs	r3, r6, r7
 800b21a:	459a      	cmp	sl, r3
 800b21c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b220:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b224:	d132      	bne.n	800b28c <_dtoa_r+0x5fc>
 800b226:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b22a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b22e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b232:	dc18      	bgt.n	800b266 <_dtoa_r+0x5d6>
 800b234:	eeb4 7b46 	vcmp.f64	d7, d6
 800b238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23c:	d103      	bne.n	800b246 <_dtoa_r+0x5b6>
 800b23e:	ee15 3a10 	vmov	r3, s10
 800b242:	07db      	lsls	r3, r3, #31
 800b244:	d40f      	bmi.n	800b266 <_dtoa_r+0x5d6>
 800b246:	9901      	ldr	r1, [sp, #4]
 800b248:	4648      	mov	r0, r9
 800b24a:	f000 fbbf 	bl	800b9cc <_Bfree>
 800b24e:	2300      	movs	r3, #0
 800b250:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b252:	7033      	strb	r3, [r6, #0]
 800b254:	f108 0301 	add.w	r3, r8, #1
 800b258:	6013      	str	r3, [r2, #0]
 800b25a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 824b 	beq.w	800b6f8 <_dtoa_r+0xa68>
 800b262:	601e      	str	r6, [r3, #0]
 800b264:	e248      	b.n	800b6f8 <_dtoa_r+0xa68>
 800b266:	f8cd 8014 	str.w	r8, [sp, #20]
 800b26a:	4633      	mov	r3, r6
 800b26c:	461e      	mov	r6, r3
 800b26e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b272:	2a39      	cmp	r2, #57	@ 0x39
 800b274:	d106      	bne.n	800b284 <_dtoa_r+0x5f4>
 800b276:	429f      	cmp	r7, r3
 800b278:	d1f8      	bne.n	800b26c <_dtoa_r+0x5dc>
 800b27a:	9a05      	ldr	r2, [sp, #20]
 800b27c:	3201      	adds	r2, #1
 800b27e:	9205      	str	r2, [sp, #20]
 800b280:	2230      	movs	r2, #48	@ 0x30
 800b282:	703a      	strb	r2, [r7, #0]
 800b284:	781a      	ldrb	r2, [r3, #0]
 800b286:	3201      	adds	r2, #1
 800b288:	701a      	strb	r2, [r3, #0]
 800b28a:	e7b1      	b.n	800b1f0 <_dtoa_r+0x560>
 800b28c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b290:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b298:	d1b5      	bne.n	800b206 <_dtoa_r+0x576>
 800b29a:	e7d4      	b.n	800b246 <_dtoa_r+0x5b6>
 800b29c:	0800cda0 	.word	0x0800cda0
 800b2a0:	0800cd78 	.word	0x0800cd78
 800b2a4:	9908      	ldr	r1, [sp, #32]
 800b2a6:	2900      	cmp	r1, #0
 800b2a8:	f000 80e9 	beq.w	800b47e <_dtoa_r+0x7ee>
 800b2ac:	9907      	ldr	r1, [sp, #28]
 800b2ae:	2901      	cmp	r1, #1
 800b2b0:	f300 80cb 	bgt.w	800b44a <_dtoa_r+0x7ba>
 800b2b4:	2d00      	cmp	r5, #0
 800b2b6:	f000 80c4 	beq.w	800b442 <_dtoa_r+0x7b2>
 800b2ba:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b2be:	9e04      	ldr	r6, [sp, #16]
 800b2c0:	461c      	mov	r4, r3
 800b2c2:	9305      	str	r3, [sp, #20]
 800b2c4:	9b04      	ldr	r3, [sp, #16]
 800b2c6:	4413      	add	r3, r2
 800b2c8:	9304      	str	r3, [sp, #16]
 800b2ca:	9b06      	ldr	r3, [sp, #24]
 800b2cc:	2101      	movs	r1, #1
 800b2ce:	4413      	add	r3, r2
 800b2d0:	4648      	mov	r0, r9
 800b2d2:	9306      	str	r3, [sp, #24]
 800b2d4:	f000 fc2e 	bl	800bb34 <__i2b>
 800b2d8:	9b05      	ldr	r3, [sp, #20]
 800b2da:	4605      	mov	r5, r0
 800b2dc:	b166      	cbz	r6, 800b2f8 <_dtoa_r+0x668>
 800b2de:	9a06      	ldr	r2, [sp, #24]
 800b2e0:	2a00      	cmp	r2, #0
 800b2e2:	dd09      	ble.n	800b2f8 <_dtoa_r+0x668>
 800b2e4:	42b2      	cmp	r2, r6
 800b2e6:	9904      	ldr	r1, [sp, #16]
 800b2e8:	bfa8      	it	ge
 800b2ea:	4632      	movge	r2, r6
 800b2ec:	1a89      	subs	r1, r1, r2
 800b2ee:	9104      	str	r1, [sp, #16]
 800b2f0:	9906      	ldr	r1, [sp, #24]
 800b2f2:	1ab6      	subs	r6, r6, r2
 800b2f4:	1a8a      	subs	r2, r1, r2
 800b2f6:	9206      	str	r2, [sp, #24]
 800b2f8:	b30b      	cbz	r3, 800b33e <_dtoa_r+0x6ae>
 800b2fa:	9a08      	ldr	r2, [sp, #32]
 800b2fc:	2a00      	cmp	r2, #0
 800b2fe:	f000 80c5 	beq.w	800b48c <_dtoa_r+0x7fc>
 800b302:	2c00      	cmp	r4, #0
 800b304:	f000 80bf 	beq.w	800b486 <_dtoa_r+0x7f6>
 800b308:	4629      	mov	r1, r5
 800b30a:	4622      	mov	r2, r4
 800b30c:	4648      	mov	r0, r9
 800b30e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b310:	f000 fcc8 	bl	800bca4 <__pow5mult>
 800b314:	9a01      	ldr	r2, [sp, #4]
 800b316:	4601      	mov	r1, r0
 800b318:	4605      	mov	r5, r0
 800b31a:	4648      	mov	r0, r9
 800b31c:	f000 fc20 	bl	800bb60 <__multiply>
 800b320:	9901      	ldr	r1, [sp, #4]
 800b322:	9005      	str	r0, [sp, #20]
 800b324:	4648      	mov	r0, r9
 800b326:	f000 fb51 	bl	800b9cc <_Bfree>
 800b32a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b32c:	1b1b      	subs	r3, r3, r4
 800b32e:	f000 80b0 	beq.w	800b492 <_dtoa_r+0x802>
 800b332:	9905      	ldr	r1, [sp, #20]
 800b334:	461a      	mov	r2, r3
 800b336:	4648      	mov	r0, r9
 800b338:	f000 fcb4 	bl	800bca4 <__pow5mult>
 800b33c:	9001      	str	r0, [sp, #4]
 800b33e:	2101      	movs	r1, #1
 800b340:	4648      	mov	r0, r9
 800b342:	f000 fbf7 	bl	800bb34 <__i2b>
 800b346:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b348:	4604      	mov	r4, r0
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	f000 81da 	beq.w	800b704 <_dtoa_r+0xa74>
 800b350:	461a      	mov	r2, r3
 800b352:	4601      	mov	r1, r0
 800b354:	4648      	mov	r0, r9
 800b356:	f000 fca5 	bl	800bca4 <__pow5mult>
 800b35a:	9b07      	ldr	r3, [sp, #28]
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	4604      	mov	r4, r0
 800b360:	f300 80a0 	bgt.w	800b4a4 <_dtoa_r+0x814>
 800b364:	9b02      	ldr	r3, [sp, #8]
 800b366:	2b00      	cmp	r3, #0
 800b368:	f040 8096 	bne.w	800b498 <_dtoa_r+0x808>
 800b36c:	9b03      	ldr	r3, [sp, #12]
 800b36e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b372:	2a00      	cmp	r2, #0
 800b374:	f040 8092 	bne.w	800b49c <_dtoa_r+0x80c>
 800b378:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b37c:	0d12      	lsrs	r2, r2, #20
 800b37e:	0512      	lsls	r2, r2, #20
 800b380:	2a00      	cmp	r2, #0
 800b382:	f000 808d 	beq.w	800b4a0 <_dtoa_r+0x810>
 800b386:	9b04      	ldr	r3, [sp, #16]
 800b388:	3301      	adds	r3, #1
 800b38a:	9304      	str	r3, [sp, #16]
 800b38c:	9b06      	ldr	r3, [sp, #24]
 800b38e:	3301      	adds	r3, #1
 800b390:	9306      	str	r3, [sp, #24]
 800b392:	2301      	movs	r3, #1
 800b394:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b396:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f000 81b9 	beq.w	800b710 <_dtoa_r+0xa80>
 800b39e:	6922      	ldr	r2, [r4, #16]
 800b3a0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b3a4:	6910      	ldr	r0, [r2, #16]
 800b3a6:	f000 fb79 	bl	800ba9c <__hi0bits>
 800b3aa:	f1c0 0020 	rsb	r0, r0, #32
 800b3ae:	9b06      	ldr	r3, [sp, #24]
 800b3b0:	4418      	add	r0, r3
 800b3b2:	f010 001f 	ands.w	r0, r0, #31
 800b3b6:	f000 8081 	beq.w	800b4bc <_dtoa_r+0x82c>
 800b3ba:	f1c0 0220 	rsb	r2, r0, #32
 800b3be:	2a04      	cmp	r2, #4
 800b3c0:	dd73      	ble.n	800b4aa <_dtoa_r+0x81a>
 800b3c2:	9b04      	ldr	r3, [sp, #16]
 800b3c4:	f1c0 001c 	rsb	r0, r0, #28
 800b3c8:	4403      	add	r3, r0
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	9b06      	ldr	r3, [sp, #24]
 800b3ce:	4406      	add	r6, r0
 800b3d0:	4403      	add	r3, r0
 800b3d2:	9306      	str	r3, [sp, #24]
 800b3d4:	9b04      	ldr	r3, [sp, #16]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	dd05      	ble.n	800b3e6 <_dtoa_r+0x756>
 800b3da:	9901      	ldr	r1, [sp, #4]
 800b3dc:	461a      	mov	r2, r3
 800b3de:	4648      	mov	r0, r9
 800b3e0:	f000 fcba 	bl	800bd58 <__lshift>
 800b3e4:	9001      	str	r0, [sp, #4]
 800b3e6:	9b06      	ldr	r3, [sp, #24]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	dd05      	ble.n	800b3f8 <_dtoa_r+0x768>
 800b3ec:	4621      	mov	r1, r4
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	4648      	mov	r0, r9
 800b3f2:	f000 fcb1 	bl	800bd58 <__lshift>
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d060      	beq.n	800b4c0 <_dtoa_r+0x830>
 800b3fe:	9801      	ldr	r0, [sp, #4]
 800b400:	4621      	mov	r1, r4
 800b402:	f000 fd15 	bl	800be30 <__mcmp>
 800b406:	2800      	cmp	r0, #0
 800b408:	da5a      	bge.n	800b4c0 <_dtoa_r+0x830>
 800b40a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800b40e:	9305      	str	r3, [sp, #20]
 800b410:	9901      	ldr	r1, [sp, #4]
 800b412:	2300      	movs	r3, #0
 800b414:	220a      	movs	r2, #10
 800b416:	4648      	mov	r0, r9
 800b418:	f000 fafa 	bl	800ba10 <__multadd>
 800b41c:	9b08      	ldr	r3, [sp, #32]
 800b41e:	9001      	str	r0, [sp, #4]
 800b420:	2b00      	cmp	r3, #0
 800b422:	f000 8177 	beq.w	800b714 <_dtoa_r+0xa84>
 800b426:	4629      	mov	r1, r5
 800b428:	2300      	movs	r3, #0
 800b42a:	220a      	movs	r2, #10
 800b42c:	4648      	mov	r0, r9
 800b42e:	f000 faef 	bl	800ba10 <__multadd>
 800b432:	f1bb 0f00 	cmp.w	fp, #0
 800b436:	4605      	mov	r5, r0
 800b438:	dc6e      	bgt.n	800b518 <_dtoa_r+0x888>
 800b43a:	9b07      	ldr	r3, [sp, #28]
 800b43c:	2b02      	cmp	r3, #2
 800b43e:	dc48      	bgt.n	800b4d2 <_dtoa_r+0x842>
 800b440:	e06a      	b.n	800b518 <_dtoa_r+0x888>
 800b442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b444:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b448:	e739      	b.n	800b2be <_dtoa_r+0x62e>
 800b44a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800b44e:	42a3      	cmp	r3, r4
 800b450:	db07      	blt.n	800b462 <_dtoa_r+0x7d2>
 800b452:	f1ba 0f00 	cmp.w	sl, #0
 800b456:	eba3 0404 	sub.w	r4, r3, r4
 800b45a:	db0b      	blt.n	800b474 <_dtoa_r+0x7e4>
 800b45c:	9e04      	ldr	r6, [sp, #16]
 800b45e:	4652      	mov	r2, sl
 800b460:	e72f      	b.n	800b2c2 <_dtoa_r+0x632>
 800b462:	1ae2      	subs	r2, r4, r3
 800b464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b466:	9e04      	ldr	r6, [sp, #16]
 800b468:	4413      	add	r3, r2
 800b46a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b46c:	4652      	mov	r2, sl
 800b46e:	4623      	mov	r3, r4
 800b470:	2400      	movs	r4, #0
 800b472:	e726      	b.n	800b2c2 <_dtoa_r+0x632>
 800b474:	9a04      	ldr	r2, [sp, #16]
 800b476:	eba2 060a 	sub.w	r6, r2, sl
 800b47a:	2200      	movs	r2, #0
 800b47c:	e721      	b.n	800b2c2 <_dtoa_r+0x632>
 800b47e:	9e04      	ldr	r6, [sp, #16]
 800b480:	9d08      	ldr	r5, [sp, #32]
 800b482:	461c      	mov	r4, r3
 800b484:	e72a      	b.n	800b2dc <_dtoa_r+0x64c>
 800b486:	9a01      	ldr	r2, [sp, #4]
 800b488:	9205      	str	r2, [sp, #20]
 800b48a:	e752      	b.n	800b332 <_dtoa_r+0x6a2>
 800b48c:	9901      	ldr	r1, [sp, #4]
 800b48e:	461a      	mov	r2, r3
 800b490:	e751      	b.n	800b336 <_dtoa_r+0x6a6>
 800b492:	9b05      	ldr	r3, [sp, #20]
 800b494:	9301      	str	r3, [sp, #4]
 800b496:	e752      	b.n	800b33e <_dtoa_r+0x6ae>
 800b498:	2300      	movs	r3, #0
 800b49a:	e77b      	b.n	800b394 <_dtoa_r+0x704>
 800b49c:	9b02      	ldr	r3, [sp, #8]
 800b49e:	e779      	b.n	800b394 <_dtoa_r+0x704>
 800b4a0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b4a2:	e778      	b.n	800b396 <_dtoa_r+0x706>
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4a8:	e779      	b.n	800b39e <_dtoa_r+0x70e>
 800b4aa:	d093      	beq.n	800b3d4 <_dtoa_r+0x744>
 800b4ac:	9b04      	ldr	r3, [sp, #16]
 800b4ae:	321c      	adds	r2, #28
 800b4b0:	4413      	add	r3, r2
 800b4b2:	9304      	str	r3, [sp, #16]
 800b4b4:	9b06      	ldr	r3, [sp, #24]
 800b4b6:	4416      	add	r6, r2
 800b4b8:	4413      	add	r3, r2
 800b4ba:	e78a      	b.n	800b3d2 <_dtoa_r+0x742>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	e7f5      	b.n	800b4ac <_dtoa_r+0x81c>
 800b4c0:	f1ba 0f00 	cmp.w	sl, #0
 800b4c4:	f8cd 8014 	str.w	r8, [sp, #20]
 800b4c8:	46d3      	mov	fp, sl
 800b4ca:	dc21      	bgt.n	800b510 <_dtoa_r+0x880>
 800b4cc:	9b07      	ldr	r3, [sp, #28]
 800b4ce:	2b02      	cmp	r3, #2
 800b4d0:	dd1e      	ble.n	800b510 <_dtoa_r+0x880>
 800b4d2:	f1bb 0f00 	cmp.w	fp, #0
 800b4d6:	f47f addc 	bne.w	800b092 <_dtoa_r+0x402>
 800b4da:	4621      	mov	r1, r4
 800b4dc:	465b      	mov	r3, fp
 800b4de:	2205      	movs	r2, #5
 800b4e0:	4648      	mov	r0, r9
 800b4e2:	f000 fa95 	bl	800ba10 <__multadd>
 800b4e6:	4601      	mov	r1, r0
 800b4e8:	4604      	mov	r4, r0
 800b4ea:	9801      	ldr	r0, [sp, #4]
 800b4ec:	f000 fca0 	bl	800be30 <__mcmp>
 800b4f0:	2800      	cmp	r0, #0
 800b4f2:	f77f adce 	ble.w	800b092 <_dtoa_r+0x402>
 800b4f6:	463e      	mov	r6, r7
 800b4f8:	2331      	movs	r3, #49	@ 0x31
 800b4fa:	f806 3b01 	strb.w	r3, [r6], #1
 800b4fe:	9b05      	ldr	r3, [sp, #20]
 800b500:	3301      	adds	r3, #1
 800b502:	9305      	str	r3, [sp, #20]
 800b504:	e5c9      	b.n	800b09a <_dtoa_r+0x40a>
 800b506:	f8cd 8014 	str.w	r8, [sp, #20]
 800b50a:	4654      	mov	r4, sl
 800b50c:	4625      	mov	r5, r4
 800b50e:	e7f2      	b.n	800b4f6 <_dtoa_r+0x866>
 800b510:	9b08      	ldr	r3, [sp, #32]
 800b512:	2b00      	cmp	r3, #0
 800b514:	f000 8102 	beq.w	800b71c <_dtoa_r+0xa8c>
 800b518:	2e00      	cmp	r6, #0
 800b51a:	dd05      	ble.n	800b528 <_dtoa_r+0x898>
 800b51c:	4629      	mov	r1, r5
 800b51e:	4632      	mov	r2, r6
 800b520:	4648      	mov	r0, r9
 800b522:	f000 fc19 	bl	800bd58 <__lshift>
 800b526:	4605      	mov	r5, r0
 800b528:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d058      	beq.n	800b5e0 <_dtoa_r+0x950>
 800b52e:	6869      	ldr	r1, [r5, #4]
 800b530:	4648      	mov	r0, r9
 800b532:	f000 fa0b 	bl	800b94c <_Balloc>
 800b536:	4606      	mov	r6, r0
 800b538:	b928      	cbnz	r0, 800b546 <_dtoa_r+0x8b6>
 800b53a:	4b82      	ldr	r3, [pc, #520]	@ (800b744 <_dtoa_r+0xab4>)
 800b53c:	4602      	mov	r2, r0
 800b53e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b542:	f7ff bbbe 	b.w	800acc2 <_dtoa_r+0x32>
 800b546:	692a      	ldr	r2, [r5, #16]
 800b548:	3202      	adds	r2, #2
 800b54a:	0092      	lsls	r2, r2, #2
 800b54c:	f105 010c 	add.w	r1, r5, #12
 800b550:	300c      	adds	r0, #12
 800b552:	f000 ffa3 	bl	800c49c <memcpy>
 800b556:	2201      	movs	r2, #1
 800b558:	4631      	mov	r1, r6
 800b55a:	4648      	mov	r0, r9
 800b55c:	f000 fbfc 	bl	800bd58 <__lshift>
 800b560:	1c7b      	adds	r3, r7, #1
 800b562:	9304      	str	r3, [sp, #16]
 800b564:	eb07 030b 	add.w	r3, r7, fp
 800b568:	9309      	str	r3, [sp, #36]	@ 0x24
 800b56a:	9b02      	ldr	r3, [sp, #8]
 800b56c:	f003 0301 	and.w	r3, r3, #1
 800b570:	46a8      	mov	r8, r5
 800b572:	9308      	str	r3, [sp, #32]
 800b574:	4605      	mov	r5, r0
 800b576:	9b04      	ldr	r3, [sp, #16]
 800b578:	9801      	ldr	r0, [sp, #4]
 800b57a:	4621      	mov	r1, r4
 800b57c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b580:	f7ff fafb 	bl	800ab7a <quorem>
 800b584:	4641      	mov	r1, r8
 800b586:	9002      	str	r0, [sp, #8]
 800b588:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b58c:	9801      	ldr	r0, [sp, #4]
 800b58e:	f000 fc4f 	bl	800be30 <__mcmp>
 800b592:	462a      	mov	r2, r5
 800b594:	9006      	str	r0, [sp, #24]
 800b596:	4621      	mov	r1, r4
 800b598:	4648      	mov	r0, r9
 800b59a:	f000 fc65 	bl	800be68 <__mdiff>
 800b59e:	68c2      	ldr	r2, [r0, #12]
 800b5a0:	4606      	mov	r6, r0
 800b5a2:	b9fa      	cbnz	r2, 800b5e4 <_dtoa_r+0x954>
 800b5a4:	4601      	mov	r1, r0
 800b5a6:	9801      	ldr	r0, [sp, #4]
 800b5a8:	f000 fc42 	bl	800be30 <__mcmp>
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	4631      	mov	r1, r6
 800b5b0:	4648      	mov	r0, r9
 800b5b2:	920a      	str	r2, [sp, #40]	@ 0x28
 800b5b4:	f000 fa0a 	bl	800b9cc <_Bfree>
 800b5b8:	9b07      	ldr	r3, [sp, #28]
 800b5ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5bc:	9e04      	ldr	r6, [sp, #16]
 800b5be:	ea42 0103 	orr.w	r1, r2, r3
 800b5c2:	9b08      	ldr	r3, [sp, #32]
 800b5c4:	4319      	orrs	r1, r3
 800b5c6:	d10f      	bne.n	800b5e8 <_dtoa_r+0x958>
 800b5c8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b5cc:	d028      	beq.n	800b620 <_dtoa_r+0x990>
 800b5ce:	9b06      	ldr	r3, [sp, #24]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	dd02      	ble.n	800b5da <_dtoa_r+0x94a>
 800b5d4:	9b02      	ldr	r3, [sp, #8]
 800b5d6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b5da:	f88b a000 	strb.w	sl, [fp]
 800b5de:	e55e      	b.n	800b09e <_dtoa_r+0x40e>
 800b5e0:	4628      	mov	r0, r5
 800b5e2:	e7bd      	b.n	800b560 <_dtoa_r+0x8d0>
 800b5e4:	2201      	movs	r2, #1
 800b5e6:	e7e2      	b.n	800b5ae <_dtoa_r+0x91e>
 800b5e8:	9b06      	ldr	r3, [sp, #24]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	db04      	blt.n	800b5f8 <_dtoa_r+0x968>
 800b5ee:	9907      	ldr	r1, [sp, #28]
 800b5f0:	430b      	orrs	r3, r1
 800b5f2:	9908      	ldr	r1, [sp, #32]
 800b5f4:	430b      	orrs	r3, r1
 800b5f6:	d120      	bne.n	800b63a <_dtoa_r+0x9aa>
 800b5f8:	2a00      	cmp	r2, #0
 800b5fa:	ddee      	ble.n	800b5da <_dtoa_r+0x94a>
 800b5fc:	9901      	ldr	r1, [sp, #4]
 800b5fe:	2201      	movs	r2, #1
 800b600:	4648      	mov	r0, r9
 800b602:	f000 fba9 	bl	800bd58 <__lshift>
 800b606:	4621      	mov	r1, r4
 800b608:	9001      	str	r0, [sp, #4]
 800b60a:	f000 fc11 	bl	800be30 <__mcmp>
 800b60e:	2800      	cmp	r0, #0
 800b610:	dc03      	bgt.n	800b61a <_dtoa_r+0x98a>
 800b612:	d1e2      	bne.n	800b5da <_dtoa_r+0x94a>
 800b614:	f01a 0f01 	tst.w	sl, #1
 800b618:	d0df      	beq.n	800b5da <_dtoa_r+0x94a>
 800b61a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b61e:	d1d9      	bne.n	800b5d4 <_dtoa_r+0x944>
 800b620:	2339      	movs	r3, #57	@ 0x39
 800b622:	f88b 3000 	strb.w	r3, [fp]
 800b626:	4633      	mov	r3, r6
 800b628:	461e      	mov	r6, r3
 800b62a:	3b01      	subs	r3, #1
 800b62c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b630:	2a39      	cmp	r2, #57	@ 0x39
 800b632:	d052      	beq.n	800b6da <_dtoa_r+0xa4a>
 800b634:	3201      	adds	r2, #1
 800b636:	701a      	strb	r2, [r3, #0]
 800b638:	e531      	b.n	800b09e <_dtoa_r+0x40e>
 800b63a:	2a00      	cmp	r2, #0
 800b63c:	dd07      	ble.n	800b64e <_dtoa_r+0x9be>
 800b63e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b642:	d0ed      	beq.n	800b620 <_dtoa_r+0x990>
 800b644:	f10a 0301 	add.w	r3, sl, #1
 800b648:	f88b 3000 	strb.w	r3, [fp]
 800b64c:	e527      	b.n	800b09e <_dtoa_r+0x40e>
 800b64e:	9b04      	ldr	r3, [sp, #16]
 800b650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b652:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b656:	4293      	cmp	r3, r2
 800b658:	d029      	beq.n	800b6ae <_dtoa_r+0xa1e>
 800b65a:	9901      	ldr	r1, [sp, #4]
 800b65c:	2300      	movs	r3, #0
 800b65e:	220a      	movs	r2, #10
 800b660:	4648      	mov	r0, r9
 800b662:	f000 f9d5 	bl	800ba10 <__multadd>
 800b666:	45a8      	cmp	r8, r5
 800b668:	9001      	str	r0, [sp, #4]
 800b66a:	f04f 0300 	mov.w	r3, #0
 800b66e:	f04f 020a 	mov.w	r2, #10
 800b672:	4641      	mov	r1, r8
 800b674:	4648      	mov	r0, r9
 800b676:	d107      	bne.n	800b688 <_dtoa_r+0x9f8>
 800b678:	f000 f9ca 	bl	800ba10 <__multadd>
 800b67c:	4680      	mov	r8, r0
 800b67e:	4605      	mov	r5, r0
 800b680:	9b04      	ldr	r3, [sp, #16]
 800b682:	3301      	adds	r3, #1
 800b684:	9304      	str	r3, [sp, #16]
 800b686:	e776      	b.n	800b576 <_dtoa_r+0x8e6>
 800b688:	f000 f9c2 	bl	800ba10 <__multadd>
 800b68c:	4629      	mov	r1, r5
 800b68e:	4680      	mov	r8, r0
 800b690:	2300      	movs	r3, #0
 800b692:	220a      	movs	r2, #10
 800b694:	4648      	mov	r0, r9
 800b696:	f000 f9bb 	bl	800ba10 <__multadd>
 800b69a:	4605      	mov	r5, r0
 800b69c:	e7f0      	b.n	800b680 <_dtoa_r+0x9f0>
 800b69e:	f1bb 0f00 	cmp.w	fp, #0
 800b6a2:	bfcc      	ite	gt
 800b6a4:	465e      	movgt	r6, fp
 800b6a6:	2601      	movle	r6, #1
 800b6a8:	443e      	add	r6, r7
 800b6aa:	f04f 0800 	mov.w	r8, #0
 800b6ae:	9901      	ldr	r1, [sp, #4]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	4648      	mov	r0, r9
 800b6b4:	f000 fb50 	bl	800bd58 <__lshift>
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	9001      	str	r0, [sp, #4]
 800b6bc:	f000 fbb8 	bl	800be30 <__mcmp>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	dcb0      	bgt.n	800b626 <_dtoa_r+0x996>
 800b6c4:	d102      	bne.n	800b6cc <_dtoa_r+0xa3c>
 800b6c6:	f01a 0f01 	tst.w	sl, #1
 800b6ca:	d1ac      	bne.n	800b626 <_dtoa_r+0x996>
 800b6cc:	4633      	mov	r3, r6
 800b6ce:	461e      	mov	r6, r3
 800b6d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6d4:	2a30      	cmp	r2, #48	@ 0x30
 800b6d6:	d0fa      	beq.n	800b6ce <_dtoa_r+0xa3e>
 800b6d8:	e4e1      	b.n	800b09e <_dtoa_r+0x40e>
 800b6da:	429f      	cmp	r7, r3
 800b6dc:	d1a4      	bne.n	800b628 <_dtoa_r+0x998>
 800b6de:	9b05      	ldr	r3, [sp, #20]
 800b6e0:	3301      	adds	r3, #1
 800b6e2:	9305      	str	r3, [sp, #20]
 800b6e4:	2331      	movs	r3, #49	@ 0x31
 800b6e6:	703b      	strb	r3, [r7, #0]
 800b6e8:	e4d9      	b.n	800b09e <_dtoa_r+0x40e>
 800b6ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b6ec:	4f16      	ldr	r7, [pc, #88]	@ (800b748 <_dtoa_r+0xab8>)
 800b6ee:	b11b      	cbz	r3, 800b6f8 <_dtoa_r+0xa68>
 800b6f0:	f107 0308 	add.w	r3, r7, #8
 800b6f4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b6f6:	6013      	str	r3, [r2, #0]
 800b6f8:	4638      	mov	r0, r7
 800b6fa:	b011      	add	sp, #68	@ 0x44
 800b6fc:	ecbd 8b02 	vpop	{d8}
 800b700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b704:	9b07      	ldr	r3, [sp, #28]
 800b706:	2b01      	cmp	r3, #1
 800b708:	f77f ae2c 	ble.w	800b364 <_dtoa_r+0x6d4>
 800b70c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b70e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b710:	2001      	movs	r0, #1
 800b712:	e64c      	b.n	800b3ae <_dtoa_r+0x71e>
 800b714:	f1bb 0f00 	cmp.w	fp, #0
 800b718:	f77f aed8 	ble.w	800b4cc <_dtoa_r+0x83c>
 800b71c:	463e      	mov	r6, r7
 800b71e:	9801      	ldr	r0, [sp, #4]
 800b720:	4621      	mov	r1, r4
 800b722:	f7ff fa2a 	bl	800ab7a <quorem>
 800b726:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b72a:	f806 ab01 	strb.w	sl, [r6], #1
 800b72e:	1bf2      	subs	r2, r6, r7
 800b730:	4593      	cmp	fp, r2
 800b732:	ddb4      	ble.n	800b69e <_dtoa_r+0xa0e>
 800b734:	9901      	ldr	r1, [sp, #4]
 800b736:	2300      	movs	r3, #0
 800b738:	220a      	movs	r2, #10
 800b73a:	4648      	mov	r0, r9
 800b73c:	f000 f968 	bl	800ba10 <__multadd>
 800b740:	9001      	str	r0, [sp, #4]
 800b742:	e7ec      	b.n	800b71e <_dtoa_r+0xa8e>
 800b744:	0800cca8 	.word	0x0800cca8
 800b748:	0800cc2c 	.word	0x0800cc2c

0800b74c <_free_r>:
 800b74c:	b538      	push	{r3, r4, r5, lr}
 800b74e:	4605      	mov	r5, r0
 800b750:	2900      	cmp	r1, #0
 800b752:	d041      	beq.n	800b7d8 <_free_r+0x8c>
 800b754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b758:	1f0c      	subs	r4, r1, #4
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	bfb8      	it	lt
 800b75e:	18e4      	addlt	r4, r4, r3
 800b760:	f000 f8e8 	bl	800b934 <__malloc_lock>
 800b764:	4a1d      	ldr	r2, [pc, #116]	@ (800b7dc <_free_r+0x90>)
 800b766:	6813      	ldr	r3, [r2, #0]
 800b768:	b933      	cbnz	r3, 800b778 <_free_r+0x2c>
 800b76a:	6063      	str	r3, [r4, #4]
 800b76c:	6014      	str	r4, [r2, #0]
 800b76e:	4628      	mov	r0, r5
 800b770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b774:	f000 b8e4 	b.w	800b940 <__malloc_unlock>
 800b778:	42a3      	cmp	r3, r4
 800b77a:	d908      	bls.n	800b78e <_free_r+0x42>
 800b77c:	6820      	ldr	r0, [r4, #0]
 800b77e:	1821      	adds	r1, r4, r0
 800b780:	428b      	cmp	r3, r1
 800b782:	bf01      	itttt	eq
 800b784:	6819      	ldreq	r1, [r3, #0]
 800b786:	685b      	ldreq	r3, [r3, #4]
 800b788:	1809      	addeq	r1, r1, r0
 800b78a:	6021      	streq	r1, [r4, #0]
 800b78c:	e7ed      	b.n	800b76a <_free_r+0x1e>
 800b78e:	461a      	mov	r2, r3
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	b10b      	cbz	r3, 800b798 <_free_r+0x4c>
 800b794:	42a3      	cmp	r3, r4
 800b796:	d9fa      	bls.n	800b78e <_free_r+0x42>
 800b798:	6811      	ldr	r1, [r2, #0]
 800b79a:	1850      	adds	r0, r2, r1
 800b79c:	42a0      	cmp	r0, r4
 800b79e:	d10b      	bne.n	800b7b8 <_free_r+0x6c>
 800b7a0:	6820      	ldr	r0, [r4, #0]
 800b7a2:	4401      	add	r1, r0
 800b7a4:	1850      	adds	r0, r2, r1
 800b7a6:	4283      	cmp	r3, r0
 800b7a8:	6011      	str	r1, [r2, #0]
 800b7aa:	d1e0      	bne.n	800b76e <_free_r+0x22>
 800b7ac:	6818      	ldr	r0, [r3, #0]
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	6053      	str	r3, [r2, #4]
 800b7b2:	4408      	add	r0, r1
 800b7b4:	6010      	str	r0, [r2, #0]
 800b7b6:	e7da      	b.n	800b76e <_free_r+0x22>
 800b7b8:	d902      	bls.n	800b7c0 <_free_r+0x74>
 800b7ba:	230c      	movs	r3, #12
 800b7bc:	602b      	str	r3, [r5, #0]
 800b7be:	e7d6      	b.n	800b76e <_free_r+0x22>
 800b7c0:	6820      	ldr	r0, [r4, #0]
 800b7c2:	1821      	adds	r1, r4, r0
 800b7c4:	428b      	cmp	r3, r1
 800b7c6:	bf04      	itt	eq
 800b7c8:	6819      	ldreq	r1, [r3, #0]
 800b7ca:	685b      	ldreq	r3, [r3, #4]
 800b7cc:	6063      	str	r3, [r4, #4]
 800b7ce:	bf04      	itt	eq
 800b7d0:	1809      	addeq	r1, r1, r0
 800b7d2:	6021      	streq	r1, [r4, #0]
 800b7d4:	6054      	str	r4, [r2, #4]
 800b7d6:	e7ca      	b.n	800b76e <_free_r+0x22>
 800b7d8:	bd38      	pop	{r3, r4, r5, pc}
 800b7da:	bf00      	nop
 800b7dc:	24002158 	.word	0x24002158

0800b7e0 <malloc>:
 800b7e0:	4b02      	ldr	r3, [pc, #8]	@ (800b7ec <malloc+0xc>)
 800b7e2:	4601      	mov	r1, r0
 800b7e4:	6818      	ldr	r0, [r3, #0]
 800b7e6:	f000 b825 	b.w	800b834 <_malloc_r>
 800b7ea:	bf00      	nop
 800b7ec:	24000110 	.word	0x24000110

0800b7f0 <sbrk_aligned>:
 800b7f0:	b570      	push	{r4, r5, r6, lr}
 800b7f2:	4e0f      	ldr	r6, [pc, #60]	@ (800b830 <sbrk_aligned+0x40>)
 800b7f4:	460c      	mov	r4, r1
 800b7f6:	6831      	ldr	r1, [r6, #0]
 800b7f8:	4605      	mov	r5, r0
 800b7fa:	b911      	cbnz	r1, 800b802 <sbrk_aligned+0x12>
 800b7fc:	f000 fe3e 	bl	800c47c <_sbrk_r>
 800b800:	6030      	str	r0, [r6, #0]
 800b802:	4621      	mov	r1, r4
 800b804:	4628      	mov	r0, r5
 800b806:	f000 fe39 	bl	800c47c <_sbrk_r>
 800b80a:	1c43      	adds	r3, r0, #1
 800b80c:	d103      	bne.n	800b816 <sbrk_aligned+0x26>
 800b80e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b812:	4620      	mov	r0, r4
 800b814:	bd70      	pop	{r4, r5, r6, pc}
 800b816:	1cc4      	adds	r4, r0, #3
 800b818:	f024 0403 	bic.w	r4, r4, #3
 800b81c:	42a0      	cmp	r0, r4
 800b81e:	d0f8      	beq.n	800b812 <sbrk_aligned+0x22>
 800b820:	1a21      	subs	r1, r4, r0
 800b822:	4628      	mov	r0, r5
 800b824:	f000 fe2a 	bl	800c47c <_sbrk_r>
 800b828:	3001      	adds	r0, #1
 800b82a:	d1f2      	bne.n	800b812 <sbrk_aligned+0x22>
 800b82c:	e7ef      	b.n	800b80e <sbrk_aligned+0x1e>
 800b82e:	bf00      	nop
 800b830:	24002154 	.word	0x24002154

0800b834 <_malloc_r>:
 800b834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b838:	1ccd      	adds	r5, r1, #3
 800b83a:	f025 0503 	bic.w	r5, r5, #3
 800b83e:	3508      	adds	r5, #8
 800b840:	2d0c      	cmp	r5, #12
 800b842:	bf38      	it	cc
 800b844:	250c      	movcc	r5, #12
 800b846:	2d00      	cmp	r5, #0
 800b848:	4606      	mov	r6, r0
 800b84a:	db01      	blt.n	800b850 <_malloc_r+0x1c>
 800b84c:	42a9      	cmp	r1, r5
 800b84e:	d904      	bls.n	800b85a <_malloc_r+0x26>
 800b850:	230c      	movs	r3, #12
 800b852:	6033      	str	r3, [r6, #0]
 800b854:	2000      	movs	r0, #0
 800b856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b85a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b930 <_malloc_r+0xfc>
 800b85e:	f000 f869 	bl	800b934 <__malloc_lock>
 800b862:	f8d8 3000 	ldr.w	r3, [r8]
 800b866:	461c      	mov	r4, r3
 800b868:	bb44      	cbnz	r4, 800b8bc <_malloc_r+0x88>
 800b86a:	4629      	mov	r1, r5
 800b86c:	4630      	mov	r0, r6
 800b86e:	f7ff ffbf 	bl	800b7f0 <sbrk_aligned>
 800b872:	1c43      	adds	r3, r0, #1
 800b874:	4604      	mov	r4, r0
 800b876:	d158      	bne.n	800b92a <_malloc_r+0xf6>
 800b878:	f8d8 4000 	ldr.w	r4, [r8]
 800b87c:	4627      	mov	r7, r4
 800b87e:	2f00      	cmp	r7, #0
 800b880:	d143      	bne.n	800b90a <_malloc_r+0xd6>
 800b882:	2c00      	cmp	r4, #0
 800b884:	d04b      	beq.n	800b91e <_malloc_r+0xea>
 800b886:	6823      	ldr	r3, [r4, #0]
 800b888:	4639      	mov	r1, r7
 800b88a:	4630      	mov	r0, r6
 800b88c:	eb04 0903 	add.w	r9, r4, r3
 800b890:	f000 fdf4 	bl	800c47c <_sbrk_r>
 800b894:	4581      	cmp	r9, r0
 800b896:	d142      	bne.n	800b91e <_malloc_r+0xea>
 800b898:	6821      	ldr	r1, [r4, #0]
 800b89a:	1a6d      	subs	r5, r5, r1
 800b89c:	4629      	mov	r1, r5
 800b89e:	4630      	mov	r0, r6
 800b8a0:	f7ff ffa6 	bl	800b7f0 <sbrk_aligned>
 800b8a4:	3001      	adds	r0, #1
 800b8a6:	d03a      	beq.n	800b91e <_malloc_r+0xea>
 800b8a8:	6823      	ldr	r3, [r4, #0]
 800b8aa:	442b      	add	r3, r5
 800b8ac:	6023      	str	r3, [r4, #0]
 800b8ae:	f8d8 3000 	ldr.w	r3, [r8]
 800b8b2:	685a      	ldr	r2, [r3, #4]
 800b8b4:	bb62      	cbnz	r2, 800b910 <_malloc_r+0xdc>
 800b8b6:	f8c8 7000 	str.w	r7, [r8]
 800b8ba:	e00f      	b.n	800b8dc <_malloc_r+0xa8>
 800b8bc:	6822      	ldr	r2, [r4, #0]
 800b8be:	1b52      	subs	r2, r2, r5
 800b8c0:	d420      	bmi.n	800b904 <_malloc_r+0xd0>
 800b8c2:	2a0b      	cmp	r2, #11
 800b8c4:	d917      	bls.n	800b8f6 <_malloc_r+0xc2>
 800b8c6:	1961      	adds	r1, r4, r5
 800b8c8:	42a3      	cmp	r3, r4
 800b8ca:	6025      	str	r5, [r4, #0]
 800b8cc:	bf18      	it	ne
 800b8ce:	6059      	strne	r1, [r3, #4]
 800b8d0:	6863      	ldr	r3, [r4, #4]
 800b8d2:	bf08      	it	eq
 800b8d4:	f8c8 1000 	streq.w	r1, [r8]
 800b8d8:	5162      	str	r2, [r4, r5]
 800b8da:	604b      	str	r3, [r1, #4]
 800b8dc:	4630      	mov	r0, r6
 800b8de:	f000 f82f 	bl	800b940 <__malloc_unlock>
 800b8e2:	f104 000b 	add.w	r0, r4, #11
 800b8e6:	1d23      	adds	r3, r4, #4
 800b8e8:	f020 0007 	bic.w	r0, r0, #7
 800b8ec:	1ac2      	subs	r2, r0, r3
 800b8ee:	bf1c      	itt	ne
 800b8f0:	1a1b      	subne	r3, r3, r0
 800b8f2:	50a3      	strne	r3, [r4, r2]
 800b8f4:	e7af      	b.n	800b856 <_malloc_r+0x22>
 800b8f6:	6862      	ldr	r2, [r4, #4]
 800b8f8:	42a3      	cmp	r3, r4
 800b8fa:	bf0c      	ite	eq
 800b8fc:	f8c8 2000 	streq.w	r2, [r8]
 800b900:	605a      	strne	r2, [r3, #4]
 800b902:	e7eb      	b.n	800b8dc <_malloc_r+0xa8>
 800b904:	4623      	mov	r3, r4
 800b906:	6864      	ldr	r4, [r4, #4]
 800b908:	e7ae      	b.n	800b868 <_malloc_r+0x34>
 800b90a:	463c      	mov	r4, r7
 800b90c:	687f      	ldr	r7, [r7, #4]
 800b90e:	e7b6      	b.n	800b87e <_malloc_r+0x4a>
 800b910:	461a      	mov	r2, r3
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	42a3      	cmp	r3, r4
 800b916:	d1fb      	bne.n	800b910 <_malloc_r+0xdc>
 800b918:	2300      	movs	r3, #0
 800b91a:	6053      	str	r3, [r2, #4]
 800b91c:	e7de      	b.n	800b8dc <_malloc_r+0xa8>
 800b91e:	230c      	movs	r3, #12
 800b920:	6033      	str	r3, [r6, #0]
 800b922:	4630      	mov	r0, r6
 800b924:	f000 f80c 	bl	800b940 <__malloc_unlock>
 800b928:	e794      	b.n	800b854 <_malloc_r+0x20>
 800b92a:	6005      	str	r5, [r0, #0]
 800b92c:	e7d6      	b.n	800b8dc <_malloc_r+0xa8>
 800b92e:	bf00      	nop
 800b930:	24002158 	.word	0x24002158

0800b934 <__malloc_lock>:
 800b934:	4801      	ldr	r0, [pc, #4]	@ (800b93c <__malloc_lock+0x8>)
 800b936:	f7ff b91e 	b.w	800ab76 <__retarget_lock_acquire_recursive>
 800b93a:	bf00      	nop
 800b93c:	24002150 	.word	0x24002150

0800b940 <__malloc_unlock>:
 800b940:	4801      	ldr	r0, [pc, #4]	@ (800b948 <__malloc_unlock+0x8>)
 800b942:	f7ff b919 	b.w	800ab78 <__retarget_lock_release_recursive>
 800b946:	bf00      	nop
 800b948:	24002150 	.word	0x24002150

0800b94c <_Balloc>:
 800b94c:	b570      	push	{r4, r5, r6, lr}
 800b94e:	69c6      	ldr	r6, [r0, #28]
 800b950:	4604      	mov	r4, r0
 800b952:	460d      	mov	r5, r1
 800b954:	b976      	cbnz	r6, 800b974 <_Balloc+0x28>
 800b956:	2010      	movs	r0, #16
 800b958:	f7ff ff42 	bl	800b7e0 <malloc>
 800b95c:	4602      	mov	r2, r0
 800b95e:	61e0      	str	r0, [r4, #28]
 800b960:	b920      	cbnz	r0, 800b96c <_Balloc+0x20>
 800b962:	4b18      	ldr	r3, [pc, #96]	@ (800b9c4 <_Balloc+0x78>)
 800b964:	4818      	ldr	r0, [pc, #96]	@ (800b9c8 <_Balloc+0x7c>)
 800b966:	216b      	movs	r1, #107	@ 0x6b
 800b968:	f000 fda6 	bl	800c4b8 <__assert_func>
 800b96c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b970:	6006      	str	r6, [r0, #0]
 800b972:	60c6      	str	r6, [r0, #12]
 800b974:	69e6      	ldr	r6, [r4, #28]
 800b976:	68f3      	ldr	r3, [r6, #12]
 800b978:	b183      	cbz	r3, 800b99c <_Balloc+0x50>
 800b97a:	69e3      	ldr	r3, [r4, #28]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b982:	b9b8      	cbnz	r0, 800b9b4 <_Balloc+0x68>
 800b984:	2101      	movs	r1, #1
 800b986:	fa01 f605 	lsl.w	r6, r1, r5
 800b98a:	1d72      	adds	r2, r6, #5
 800b98c:	0092      	lsls	r2, r2, #2
 800b98e:	4620      	mov	r0, r4
 800b990:	f000 fdb0 	bl	800c4f4 <_calloc_r>
 800b994:	b160      	cbz	r0, 800b9b0 <_Balloc+0x64>
 800b996:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b99a:	e00e      	b.n	800b9ba <_Balloc+0x6e>
 800b99c:	2221      	movs	r2, #33	@ 0x21
 800b99e:	2104      	movs	r1, #4
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f000 fda7 	bl	800c4f4 <_calloc_r>
 800b9a6:	69e3      	ldr	r3, [r4, #28]
 800b9a8:	60f0      	str	r0, [r6, #12]
 800b9aa:	68db      	ldr	r3, [r3, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d1e4      	bne.n	800b97a <_Balloc+0x2e>
 800b9b0:	2000      	movs	r0, #0
 800b9b2:	bd70      	pop	{r4, r5, r6, pc}
 800b9b4:	6802      	ldr	r2, [r0, #0]
 800b9b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9c0:	e7f7      	b.n	800b9b2 <_Balloc+0x66>
 800b9c2:	bf00      	nop
 800b9c4:	0800cc39 	.word	0x0800cc39
 800b9c8:	0800ccb9 	.word	0x0800ccb9

0800b9cc <_Bfree>:
 800b9cc:	b570      	push	{r4, r5, r6, lr}
 800b9ce:	69c6      	ldr	r6, [r0, #28]
 800b9d0:	4605      	mov	r5, r0
 800b9d2:	460c      	mov	r4, r1
 800b9d4:	b976      	cbnz	r6, 800b9f4 <_Bfree+0x28>
 800b9d6:	2010      	movs	r0, #16
 800b9d8:	f7ff ff02 	bl	800b7e0 <malloc>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	61e8      	str	r0, [r5, #28]
 800b9e0:	b920      	cbnz	r0, 800b9ec <_Bfree+0x20>
 800b9e2:	4b09      	ldr	r3, [pc, #36]	@ (800ba08 <_Bfree+0x3c>)
 800b9e4:	4809      	ldr	r0, [pc, #36]	@ (800ba0c <_Bfree+0x40>)
 800b9e6:	218f      	movs	r1, #143	@ 0x8f
 800b9e8:	f000 fd66 	bl	800c4b8 <__assert_func>
 800b9ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9f0:	6006      	str	r6, [r0, #0]
 800b9f2:	60c6      	str	r6, [r0, #12]
 800b9f4:	b13c      	cbz	r4, 800ba06 <_Bfree+0x3a>
 800b9f6:	69eb      	ldr	r3, [r5, #28]
 800b9f8:	6862      	ldr	r2, [r4, #4]
 800b9fa:	68db      	ldr	r3, [r3, #12]
 800b9fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba00:	6021      	str	r1, [r4, #0]
 800ba02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba06:	bd70      	pop	{r4, r5, r6, pc}
 800ba08:	0800cc39 	.word	0x0800cc39
 800ba0c:	0800ccb9 	.word	0x0800ccb9

0800ba10 <__multadd>:
 800ba10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba14:	690d      	ldr	r5, [r1, #16]
 800ba16:	4607      	mov	r7, r0
 800ba18:	460c      	mov	r4, r1
 800ba1a:	461e      	mov	r6, r3
 800ba1c:	f101 0c14 	add.w	ip, r1, #20
 800ba20:	2000      	movs	r0, #0
 800ba22:	f8dc 3000 	ldr.w	r3, [ip]
 800ba26:	b299      	uxth	r1, r3
 800ba28:	fb02 6101 	mla	r1, r2, r1, r6
 800ba2c:	0c1e      	lsrs	r6, r3, #16
 800ba2e:	0c0b      	lsrs	r3, r1, #16
 800ba30:	fb02 3306 	mla	r3, r2, r6, r3
 800ba34:	b289      	uxth	r1, r1
 800ba36:	3001      	adds	r0, #1
 800ba38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba3c:	4285      	cmp	r5, r0
 800ba3e:	f84c 1b04 	str.w	r1, [ip], #4
 800ba42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba46:	dcec      	bgt.n	800ba22 <__multadd+0x12>
 800ba48:	b30e      	cbz	r6, 800ba8e <__multadd+0x7e>
 800ba4a:	68a3      	ldr	r3, [r4, #8]
 800ba4c:	42ab      	cmp	r3, r5
 800ba4e:	dc19      	bgt.n	800ba84 <__multadd+0x74>
 800ba50:	6861      	ldr	r1, [r4, #4]
 800ba52:	4638      	mov	r0, r7
 800ba54:	3101      	adds	r1, #1
 800ba56:	f7ff ff79 	bl	800b94c <_Balloc>
 800ba5a:	4680      	mov	r8, r0
 800ba5c:	b928      	cbnz	r0, 800ba6a <__multadd+0x5a>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	4b0c      	ldr	r3, [pc, #48]	@ (800ba94 <__multadd+0x84>)
 800ba62:	480d      	ldr	r0, [pc, #52]	@ (800ba98 <__multadd+0x88>)
 800ba64:	21ba      	movs	r1, #186	@ 0xba
 800ba66:	f000 fd27 	bl	800c4b8 <__assert_func>
 800ba6a:	6922      	ldr	r2, [r4, #16]
 800ba6c:	3202      	adds	r2, #2
 800ba6e:	f104 010c 	add.w	r1, r4, #12
 800ba72:	0092      	lsls	r2, r2, #2
 800ba74:	300c      	adds	r0, #12
 800ba76:	f000 fd11 	bl	800c49c <memcpy>
 800ba7a:	4621      	mov	r1, r4
 800ba7c:	4638      	mov	r0, r7
 800ba7e:	f7ff ffa5 	bl	800b9cc <_Bfree>
 800ba82:	4644      	mov	r4, r8
 800ba84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba88:	3501      	adds	r5, #1
 800ba8a:	615e      	str	r6, [r3, #20]
 800ba8c:	6125      	str	r5, [r4, #16]
 800ba8e:	4620      	mov	r0, r4
 800ba90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba94:	0800cca8 	.word	0x0800cca8
 800ba98:	0800ccb9 	.word	0x0800ccb9

0800ba9c <__hi0bits>:
 800ba9c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800baa0:	4603      	mov	r3, r0
 800baa2:	bf36      	itet	cc
 800baa4:	0403      	lslcc	r3, r0, #16
 800baa6:	2000      	movcs	r0, #0
 800baa8:	2010      	movcc	r0, #16
 800baaa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800baae:	bf3c      	itt	cc
 800bab0:	021b      	lslcc	r3, r3, #8
 800bab2:	3008      	addcc	r0, #8
 800bab4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bab8:	bf3c      	itt	cc
 800baba:	011b      	lslcc	r3, r3, #4
 800babc:	3004      	addcc	r0, #4
 800babe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bac2:	bf3c      	itt	cc
 800bac4:	009b      	lslcc	r3, r3, #2
 800bac6:	3002      	addcc	r0, #2
 800bac8:	2b00      	cmp	r3, #0
 800baca:	db05      	blt.n	800bad8 <__hi0bits+0x3c>
 800bacc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bad0:	f100 0001 	add.w	r0, r0, #1
 800bad4:	bf08      	it	eq
 800bad6:	2020      	moveq	r0, #32
 800bad8:	4770      	bx	lr

0800bada <__lo0bits>:
 800bada:	6803      	ldr	r3, [r0, #0]
 800badc:	4602      	mov	r2, r0
 800bade:	f013 0007 	ands.w	r0, r3, #7
 800bae2:	d00b      	beq.n	800bafc <__lo0bits+0x22>
 800bae4:	07d9      	lsls	r1, r3, #31
 800bae6:	d421      	bmi.n	800bb2c <__lo0bits+0x52>
 800bae8:	0798      	lsls	r0, r3, #30
 800baea:	bf49      	itett	mi
 800baec:	085b      	lsrmi	r3, r3, #1
 800baee:	089b      	lsrpl	r3, r3, #2
 800baf0:	2001      	movmi	r0, #1
 800baf2:	6013      	strmi	r3, [r2, #0]
 800baf4:	bf5c      	itt	pl
 800baf6:	6013      	strpl	r3, [r2, #0]
 800baf8:	2002      	movpl	r0, #2
 800bafa:	4770      	bx	lr
 800bafc:	b299      	uxth	r1, r3
 800bafe:	b909      	cbnz	r1, 800bb04 <__lo0bits+0x2a>
 800bb00:	0c1b      	lsrs	r3, r3, #16
 800bb02:	2010      	movs	r0, #16
 800bb04:	b2d9      	uxtb	r1, r3
 800bb06:	b909      	cbnz	r1, 800bb0c <__lo0bits+0x32>
 800bb08:	3008      	adds	r0, #8
 800bb0a:	0a1b      	lsrs	r3, r3, #8
 800bb0c:	0719      	lsls	r1, r3, #28
 800bb0e:	bf04      	itt	eq
 800bb10:	091b      	lsreq	r3, r3, #4
 800bb12:	3004      	addeq	r0, #4
 800bb14:	0799      	lsls	r1, r3, #30
 800bb16:	bf04      	itt	eq
 800bb18:	089b      	lsreq	r3, r3, #2
 800bb1a:	3002      	addeq	r0, #2
 800bb1c:	07d9      	lsls	r1, r3, #31
 800bb1e:	d403      	bmi.n	800bb28 <__lo0bits+0x4e>
 800bb20:	085b      	lsrs	r3, r3, #1
 800bb22:	f100 0001 	add.w	r0, r0, #1
 800bb26:	d003      	beq.n	800bb30 <__lo0bits+0x56>
 800bb28:	6013      	str	r3, [r2, #0]
 800bb2a:	4770      	bx	lr
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	4770      	bx	lr
 800bb30:	2020      	movs	r0, #32
 800bb32:	4770      	bx	lr

0800bb34 <__i2b>:
 800bb34:	b510      	push	{r4, lr}
 800bb36:	460c      	mov	r4, r1
 800bb38:	2101      	movs	r1, #1
 800bb3a:	f7ff ff07 	bl	800b94c <_Balloc>
 800bb3e:	4602      	mov	r2, r0
 800bb40:	b928      	cbnz	r0, 800bb4e <__i2b+0x1a>
 800bb42:	4b05      	ldr	r3, [pc, #20]	@ (800bb58 <__i2b+0x24>)
 800bb44:	4805      	ldr	r0, [pc, #20]	@ (800bb5c <__i2b+0x28>)
 800bb46:	f240 1145 	movw	r1, #325	@ 0x145
 800bb4a:	f000 fcb5 	bl	800c4b8 <__assert_func>
 800bb4e:	2301      	movs	r3, #1
 800bb50:	6144      	str	r4, [r0, #20]
 800bb52:	6103      	str	r3, [r0, #16]
 800bb54:	bd10      	pop	{r4, pc}
 800bb56:	bf00      	nop
 800bb58:	0800cca8 	.word	0x0800cca8
 800bb5c:	0800ccb9 	.word	0x0800ccb9

0800bb60 <__multiply>:
 800bb60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb64:	4617      	mov	r7, r2
 800bb66:	690a      	ldr	r2, [r1, #16]
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	bfa8      	it	ge
 800bb6e:	463b      	movge	r3, r7
 800bb70:	4689      	mov	r9, r1
 800bb72:	bfa4      	itt	ge
 800bb74:	460f      	movge	r7, r1
 800bb76:	4699      	movge	r9, r3
 800bb78:	693d      	ldr	r5, [r7, #16]
 800bb7a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	6879      	ldr	r1, [r7, #4]
 800bb82:	eb05 060a 	add.w	r6, r5, sl
 800bb86:	42b3      	cmp	r3, r6
 800bb88:	b085      	sub	sp, #20
 800bb8a:	bfb8      	it	lt
 800bb8c:	3101      	addlt	r1, #1
 800bb8e:	f7ff fedd 	bl	800b94c <_Balloc>
 800bb92:	b930      	cbnz	r0, 800bba2 <__multiply+0x42>
 800bb94:	4602      	mov	r2, r0
 800bb96:	4b41      	ldr	r3, [pc, #260]	@ (800bc9c <__multiply+0x13c>)
 800bb98:	4841      	ldr	r0, [pc, #260]	@ (800bca0 <__multiply+0x140>)
 800bb9a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb9e:	f000 fc8b 	bl	800c4b8 <__assert_func>
 800bba2:	f100 0414 	add.w	r4, r0, #20
 800bba6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bbaa:	4623      	mov	r3, r4
 800bbac:	2200      	movs	r2, #0
 800bbae:	4573      	cmp	r3, lr
 800bbb0:	d320      	bcc.n	800bbf4 <__multiply+0x94>
 800bbb2:	f107 0814 	add.w	r8, r7, #20
 800bbb6:	f109 0114 	add.w	r1, r9, #20
 800bbba:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bbbe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bbc2:	9302      	str	r3, [sp, #8]
 800bbc4:	1beb      	subs	r3, r5, r7
 800bbc6:	3b15      	subs	r3, #21
 800bbc8:	f023 0303 	bic.w	r3, r3, #3
 800bbcc:	3304      	adds	r3, #4
 800bbce:	3715      	adds	r7, #21
 800bbd0:	42bd      	cmp	r5, r7
 800bbd2:	bf38      	it	cc
 800bbd4:	2304      	movcc	r3, #4
 800bbd6:	9301      	str	r3, [sp, #4]
 800bbd8:	9b02      	ldr	r3, [sp, #8]
 800bbda:	9103      	str	r1, [sp, #12]
 800bbdc:	428b      	cmp	r3, r1
 800bbde:	d80c      	bhi.n	800bbfa <__multiply+0x9a>
 800bbe0:	2e00      	cmp	r6, #0
 800bbe2:	dd03      	ble.n	800bbec <__multiply+0x8c>
 800bbe4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d055      	beq.n	800bc98 <__multiply+0x138>
 800bbec:	6106      	str	r6, [r0, #16]
 800bbee:	b005      	add	sp, #20
 800bbf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbf4:	f843 2b04 	str.w	r2, [r3], #4
 800bbf8:	e7d9      	b.n	800bbae <__multiply+0x4e>
 800bbfa:	f8b1 a000 	ldrh.w	sl, [r1]
 800bbfe:	f1ba 0f00 	cmp.w	sl, #0
 800bc02:	d01f      	beq.n	800bc44 <__multiply+0xe4>
 800bc04:	46c4      	mov	ip, r8
 800bc06:	46a1      	mov	r9, r4
 800bc08:	2700      	movs	r7, #0
 800bc0a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bc0e:	f8d9 3000 	ldr.w	r3, [r9]
 800bc12:	fa1f fb82 	uxth.w	fp, r2
 800bc16:	b29b      	uxth	r3, r3
 800bc18:	fb0a 330b 	mla	r3, sl, fp, r3
 800bc1c:	443b      	add	r3, r7
 800bc1e:	f8d9 7000 	ldr.w	r7, [r9]
 800bc22:	0c12      	lsrs	r2, r2, #16
 800bc24:	0c3f      	lsrs	r7, r7, #16
 800bc26:	fb0a 7202 	mla	r2, sl, r2, r7
 800bc2a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc34:	4565      	cmp	r5, ip
 800bc36:	f849 3b04 	str.w	r3, [r9], #4
 800bc3a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bc3e:	d8e4      	bhi.n	800bc0a <__multiply+0xaa>
 800bc40:	9b01      	ldr	r3, [sp, #4]
 800bc42:	50e7      	str	r7, [r4, r3]
 800bc44:	9b03      	ldr	r3, [sp, #12]
 800bc46:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bc4a:	3104      	adds	r1, #4
 800bc4c:	f1b9 0f00 	cmp.w	r9, #0
 800bc50:	d020      	beq.n	800bc94 <__multiply+0x134>
 800bc52:	6823      	ldr	r3, [r4, #0]
 800bc54:	4647      	mov	r7, r8
 800bc56:	46a4      	mov	ip, r4
 800bc58:	f04f 0a00 	mov.w	sl, #0
 800bc5c:	f8b7 b000 	ldrh.w	fp, [r7]
 800bc60:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bc64:	fb09 220b 	mla	r2, r9, fp, r2
 800bc68:	4452      	add	r2, sl
 800bc6a:	b29b      	uxth	r3, r3
 800bc6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc70:	f84c 3b04 	str.w	r3, [ip], #4
 800bc74:	f857 3b04 	ldr.w	r3, [r7], #4
 800bc78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc7c:	f8bc 3000 	ldrh.w	r3, [ip]
 800bc80:	fb09 330a 	mla	r3, r9, sl, r3
 800bc84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bc88:	42bd      	cmp	r5, r7
 800bc8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc8e:	d8e5      	bhi.n	800bc5c <__multiply+0xfc>
 800bc90:	9a01      	ldr	r2, [sp, #4]
 800bc92:	50a3      	str	r3, [r4, r2]
 800bc94:	3404      	adds	r4, #4
 800bc96:	e79f      	b.n	800bbd8 <__multiply+0x78>
 800bc98:	3e01      	subs	r6, #1
 800bc9a:	e7a1      	b.n	800bbe0 <__multiply+0x80>
 800bc9c:	0800cca8 	.word	0x0800cca8
 800bca0:	0800ccb9 	.word	0x0800ccb9

0800bca4 <__pow5mult>:
 800bca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bca8:	4615      	mov	r5, r2
 800bcaa:	f012 0203 	ands.w	r2, r2, #3
 800bcae:	4607      	mov	r7, r0
 800bcb0:	460e      	mov	r6, r1
 800bcb2:	d007      	beq.n	800bcc4 <__pow5mult+0x20>
 800bcb4:	4c25      	ldr	r4, [pc, #148]	@ (800bd4c <__pow5mult+0xa8>)
 800bcb6:	3a01      	subs	r2, #1
 800bcb8:	2300      	movs	r3, #0
 800bcba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcbe:	f7ff fea7 	bl	800ba10 <__multadd>
 800bcc2:	4606      	mov	r6, r0
 800bcc4:	10ad      	asrs	r5, r5, #2
 800bcc6:	d03d      	beq.n	800bd44 <__pow5mult+0xa0>
 800bcc8:	69fc      	ldr	r4, [r7, #28]
 800bcca:	b97c      	cbnz	r4, 800bcec <__pow5mult+0x48>
 800bccc:	2010      	movs	r0, #16
 800bcce:	f7ff fd87 	bl	800b7e0 <malloc>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	61f8      	str	r0, [r7, #28]
 800bcd6:	b928      	cbnz	r0, 800bce4 <__pow5mult+0x40>
 800bcd8:	4b1d      	ldr	r3, [pc, #116]	@ (800bd50 <__pow5mult+0xac>)
 800bcda:	481e      	ldr	r0, [pc, #120]	@ (800bd54 <__pow5mult+0xb0>)
 800bcdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bce0:	f000 fbea 	bl	800c4b8 <__assert_func>
 800bce4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bce8:	6004      	str	r4, [r0, #0]
 800bcea:	60c4      	str	r4, [r0, #12]
 800bcec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bcf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bcf4:	b94c      	cbnz	r4, 800bd0a <__pow5mult+0x66>
 800bcf6:	f240 2171 	movw	r1, #625	@ 0x271
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	f7ff ff1a 	bl	800bb34 <__i2b>
 800bd00:	2300      	movs	r3, #0
 800bd02:	f8c8 0008 	str.w	r0, [r8, #8]
 800bd06:	4604      	mov	r4, r0
 800bd08:	6003      	str	r3, [r0, #0]
 800bd0a:	f04f 0900 	mov.w	r9, #0
 800bd0e:	07eb      	lsls	r3, r5, #31
 800bd10:	d50a      	bpl.n	800bd28 <__pow5mult+0x84>
 800bd12:	4631      	mov	r1, r6
 800bd14:	4622      	mov	r2, r4
 800bd16:	4638      	mov	r0, r7
 800bd18:	f7ff ff22 	bl	800bb60 <__multiply>
 800bd1c:	4631      	mov	r1, r6
 800bd1e:	4680      	mov	r8, r0
 800bd20:	4638      	mov	r0, r7
 800bd22:	f7ff fe53 	bl	800b9cc <_Bfree>
 800bd26:	4646      	mov	r6, r8
 800bd28:	106d      	asrs	r5, r5, #1
 800bd2a:	d00b      	beq.n	800bd44 <__pow5mult+0xa0>
 800bd2c:	6820      	ldr	r0, [r4, #0]
 800bd2e:	b938      	cbnz	r0, 800bd40 <__pow5mult+0x9c>
 800bd30:	4622      	mov	r2, r4
 800bd32:	4621      	mov	r1, r4
 800bd34:	4638      	mov	r0, r7
 800bd36:	f7ff ff13 	bl	800bb60 <__multiply>
 800bd3a:	6020      	str	r0, [r4, #0]
 800bd3c:	f8c0 9000 	str.w	r9, [r0]
 800bd40:	4604      	mov	r4, r0
 800bd42:	e7e4      	b.n	800bd0e <__pow5mult+0x6a>
 800bd44:	4630      	mov	r0, r6
 800bd46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd4a:	bf00      	nop
 800bd4c:	0800cd6c 	.word	0x0800cd6c
 800bd50:	0800cc39 	.word	0x0800cc39
 800bd54:	0800ccb9 	.word	0x0800ccb9

0800bd58 <__lshift>:
 800bd58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	6849      	ldr	r1, [r1, #4]
 800bd60:	6923      	ldr	r3, [r4, #16]
 800bd62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bd66:	68a3      	ldr	r3, [r4, #8]
 800bd68:	4607      	mov	r7, r0
 800bd6a:	4691      	mov	r9, r2
 800bd6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd70:	f108 0601 	add.w	r6, r8, #1
 800bd74:	42b3      	cmp	r3, r6
 800bd76:	db0b      	blt.n	800bd90 <__lshift+0x38>
 800bd78:	4638      	mov	r0, r7
 800bd7a:	f7ff fde7 	bl	800b94c <_Balloc>
 800bd7e:	4605      	mov	r5, r0
 800bd80:	b948      	cbnz	r0, 800bd96 <__lshift+0x3e>
 800bd82:	4602      	mov	r2, r0
 800bd84:	4b28      	ldr	r3, [pc, #160]	@ (800be28 <__lshift+0xd0>)
 800bd86:	4829      	ldr	r0, [pc, #164]	@ (800be2c <__lshift+0xd4>)
 800bd88:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd8c:	f000 fb94 	bl	800c4b8 <__assert_func>
 800bd90:	3101      	adds	r1, #1
 800bd92:	005b      	lsls	r3, r3, #1
 800bd94:	e7ee      	b.n	800bd74 <__lshift+0x1c>
 800bd96:	2300      	movs	r3, #0
 800bd98:	f100 0114 	add.w	r1, r0, #20
 800bd9c:	f100 0210 	add.w	r2, r0, #16
 800bda0:	4618      	mov	r0, r3
 800bda2:	4553      	cmp	r3, sl
 800bda4:	db33      	blt.n	800be0e <__lshift+0xb6>
 800bda6:	6920      	ldr	r0, [r4, #16]
 800bda8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bdac:	f104 0314 	add.w	r3, r4, #20
 800bdb0:	f019 091f 	ands.w	r9, r9, #31
 800bdb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bdbc:	d02b      	beq.n	800be16 <__lshift+0xbe>
 800bdbe:	f1c9 0e20 	rsb	lr, r9, #32
 800bdc2:	468a      	mov	sl, r1
 800bdc4:	2200      	movs	r2, #0
 800bdc6:	6818      	ldr	r0, [r3, #0]
 800bdc8:	fa00 f009 	lsl.w	r0, r0, r9
 800bdcc:	4310      	orrs	r0, r2
 800bdce:	f84a 0b04 	str.w	r0, [sl], #4
 800bdd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdd6:	459c      	cmp	ip, r3
 800bdd8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bddc:	d8f3      	bhi.n	800bdc6 <__lshift+0x6e>
 800bdde:	ebac 0304 	sub.w	r3, ip, r4
 800bde2:	3b15      	subs	r3, #21
 800bde4:	f023 0303 	bic.w	r3, r3, #3
 800bde8:	3304      	adds	r3, #4
 800bdea:	f104 0015 	add.w	r0, r4, #21
 800bdee:	4560      	cmp	r0, ip
 800bdf0:	bf88      	it	hi
 800bdf2:	2304      	movhi	r3, #4
 800bdf4:	50ca      	str	r2, [r1, r3]
 800bdf6:	b10a      	cbz	r2, 800bdfc <__lshift+0xa4>
 800bdf8:	f108 0602 	add.w	r6, r8, #2
 800bdfc:	3e01      	subs	r6, #1
 800bdfe:	4638      	mov	r0, r7
 800be00:	612e      	str	r6, [r5, #16]
 800be02:	4621      	mov	r1, r4
 800be04:	f7ff fde2 	bl	800b9cc <_Bfree>
 800be08:	4628      	mov	r0, r5
 800be0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be0e:	f842 0f04 	str.w	r0, [r2, #4]!
 800be12:	3301      	adds	r3, #1
 800be14:	e7c5      	b.n	800bda2 <__lshift+0x4a>
 800be16:	3904      	subs	r1, #4
 800be18:	f853 2b04 	ldr.w	r2, [r3], #4
 800be1c:	f841 2f04 	str.w	r2, [r1, #4]!
 800be20:	459c      	cmp	ip, r3
 800be22:	d8f9      	bhi.n	800be18 <__lshift+0xc0>
 800be24:	e7ea      	b.n	800bdfc <__lshift+0xa4>
 800be26:	bf00      	nop
 800be28:	0800cca8 	.word	0x0800cca8
 800be2c:	0800ccb9 	.word	0x0800ccb9

0800be30 <__mcmp>:
 800be30:	690a      	ldr	r2, [r1, #16]
 800be32:	4603      	mov	r3, r0
 800be34:	6900      	ldr	r0, [r0, #16]
 800be36:	1a80      	subs	r0, r0, r2
 800be38:	b530      	push	{r4, r5, lr}
 800be3a:	d10e      	bne.n	800be5a <__mcmp+0x2a>
 800be3c:	3314      	adds	r3, #20
 800be3e:	3114      	adds	r1, #20
 800be40:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800be44:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800be48:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be4c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be50:	4295      	cmp	r5, r2
 800be52:	d003      	beq.n	800be5c <__mcmp+0x2c>
 800be54:	d205      	bcs.n	800be62 <__mcmp+0x32>
 800be56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be5a:	bd30      	pop	{r4, r5, pc}
 800be5c:	42a3      	cmp	r3, r4
 800be5e:	d3f3      	bcc.n	800be48 <__mcmp+0x18>
 800be60:	e7fb      	b.n	800be5a <__mcmp+0x2a>
 800be62:	2001      	movs	r0, #1
 800be64:	e7f9      	b.n	800be5a <__mcmp+0x2a>
	...

0800be68 <__mdiff>:
 800be68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be6c:	4689      	mov	r9, r1
 800be6e:	4606      	mov	r6, r0
 800be70:	4611      	mov	r1, r2
 800be72:	4648      	mov	r0, r9
 800be74:	4614      	mov	r4, r2
 800be76:	f7ff ffdb 	bl	800be30 <__mcmp>
 800be7a:	1e05      	subs	r5, r0, #0
 800be7c:	d112      	bne.n	800bea4 <__mdiff+0x3c>
 800be7e:	4629      	mov	r1, r5
 800be80:	4630      	mov	r0, r6
 800be82:	f7ff fd63 	bl	800b94c <_Balloc>
 800be86:	4602      	mov	r2, r0
 800be88:	b928      	cbnz	r0, 800be96 <__mdiff+0x2e>
 800be8a:	4b3f      	ldr	r3, [pc, #252]	@ (800bf88 <__mdiff+0x120>)
 800be8c:	f240 2137 	movw	r1, #567	@ 0x237
 800be90:	483e      	ldr	r0, [pc, #248]	@ (800bf8c <__mdiff+0x124>)
 800be92:	f000 fb11 	bl	800c4b8 <__assert_func>
 800be96:	2301      	movs	r3, #1
 800be98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be9c:	4610      	mov	r0, r2
 800be9e:	b003      	add	sp, #12
 800bea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea4:	bfbc      	itt	lt
 800bea6:	464b      	movlt	r3, r9
 800bea8:	46a1      	movlt	r9, r4
 800beaa:	4630      	mov	r0, r6
 800beac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800beb0:	bfba      	itte	lt
 800beb2:	461c      	movlt	r4, r3
 800beb4:	2501      	movlt	r5, #1
 800beb6:	2500      	movge	r5, #0
 800beb8:	f7ff fd48 	bl	800b94c <_Balloc>
 800bebc:	4602      	mov	r2, r0
 800bebe:	b918      	cbnz	r0, 800bec8 <__mdiff+0x60>
 800bec0:	4b31      	ldr	r3, [pc, #196]	@ (800bf88 <__mdiff+0x120>)
 800bec2:	f240 2145 	movw	r1, #581	@ 0x245
 800bec6:	e7e3      	b.n	800be90 <__mdiff+0x28>
 800bec8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800becc:	6926      	ldr	r6, [r4, #16]
 800bece:	60c5      	str	r5, [r0, #12]
 800bed0:	f109 0310 	add.w	r3, r9, #16
 800bed4:	f109 0514 	add.w	r5, r9, #20
 800bed8:	f104 0e14 	add.w	lr, r4, #20
 800bedc:	f100 0b14 	add.w	fp, r0, #20
 800bee0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bee4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bee8:	9301      	str	r3, [sp, #4]
 800beea:	46d9      	mov	r9, fp
 800beec:	f04f 0c00 	mov.w	ip, #0
 800bef0:	9b01      	ldr	r3, [sp, #4]
 800bef2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bef6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800befa:	9301      	str	r3, [sp, #4]
 800befc:	fa1f f38a 	uxth.w	r3, sl
 800bf00:	4619      	mov	r1, r3
 800bf02:	b283      	uxth	r3, r0
 800bf04:	1acb      	subs	r3, r1, r3
 800bf06:	0c00      	lsrs	r0, r0, #16
 800bf08:	4463      	add	r3, ip
 800bf0a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bf0e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bf12:	b29b      	uxth	r3, r3
 800bf14:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bf18:	4576      	cmp	r6, lr
 800bf1a:	f849 3b04 	str.w	r3, [r9], #4
 800bf1e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf22:	d8e5      	bhi.n	800bef0 <__mdiff+0x88>
 800bf24:	1b33      	subs	r3, r6, r4
 800bf26:	3b15      	subs	r3, #21
 800bf28:	f023 0303 	bic.w	r3, r3, #3
 800bf2c:	3415      	adds	r4, #21
 800bf2e:	3304      	adds	r3, #4
 800bf30:	42a6      	cmp	r6, r4
 800bf32:	bf38      	it	cc
 800bf34:	2304      	movcc	r3, #4
 800bf36:	441d      	add	r5, r3
 800bf38:	445b      	add	r3, fp
 800bf3a:	461e      	mov	r6, r3
 800bf3c:	462c      	mov	r4, r5
 800bf3e:	4544      	cmp	r4, r8
 800bf40:	d30e      	bcc.n	800bf60 <__mdiff+0xf8>
 800bf42:	f108 0103 	add.w	r1, r8, #3
 800bf46:	1b49      	subs	r1, r1, r5
 800bf48:	f021 0103 	bic.w	r1, r1, #3
 800bf4c:	3d03      	subs	r5, #3
 800bf4e:	45a8      	cmp	r8, r5
 800bf50:	bf38      	it	cc
 800bf52:	2100      	movcc	r1, #0
 800bf54:	440b      	add	r3, r1
 800bf56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf5a:	b191      	cbz	r1, 800bf82 <__mdiff+0x11a>
 800bf5c:	6117      	str	r7, [r2, #16]
 800bf5e:	e79d      	b.n	800be9c <__mdiff+0x34>
 800bf60:	f854 1b04 	ldr.w	r1, [r4], #4
 800bf64:	46e6      	mov	lr, ip
 800bf66:	0c08      	lsrs	r0, r1, #16
 800bf68:	fa1c fc81 	uxtah	ip, ip, r1
 800bf6c:	4471      	add	r1, lr
 800bf6e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bf72:	b289      	uxth	r1, r1
 800bf74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf78:	f846 1b04 	str.w	r1, [r6], #4
 800bf7c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf80:	e7dd      	b.n	800bf3e <__mdiff+0xd6>
 800bf82:	3f01      	subs	r7, #1
 800bf84:	e7e7      	b.n	800bf56 <__mdiff+0xee>
 800bf86:	bf00      	nop
 800bf88:	0800cca8 	.word	0x0800cca8
 800bf8c:	0800ccb9 	.word	0x0800ccb9

0800bf90 <__d2b>:
 800bf90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf94:	460f      	mov	r7, r1
 800bf96:	2101      	movs	r1, #1
 800bf98:	ec59 8b10 	vmov	r8, r9, d0
 800bf9c:	4616      	mov	r6, r2
 800bf9e:	f7ff fcd5 	bl	800b94c <_Balloc>
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	b930      	cbnz	r0, 800bfb4 <__d2b+0x24>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4b23      	ldr	r3, [pc, #140]	@ (800c038 <__d2b+0xa8>)
 800bfaa:	4824      	ldr	r0, [pc, #144]	@ (800c03c <__d2b+0xac>)
 800bfac:	f240 310f 	movw	r1, #783	@ 0x30f
 800bfb0:	f000 fa82 	bl	800c4b8 <__assert_func>
 800bfb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bfb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bfbc:	b10d      	cbz	r5, 800bfc2 <__d2b+0x32>
 800bfbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bfc2:	9301      	str	r3, [sp, #4]
 800bfc4:	f1b8 0300 	subs.w	r3, r8, #0
 800bfc8:	d023      	beq.n	800c012 <__d2b+0x82>
 800bfca:	4668      	mov	r0, sp
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	f7ff fd84 	bl	800bada <__lo0bits>
 800bfd2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bfd6:	b1d0      	cbz	r0, 800c00e <__d2b+0x7e>
 800bfd8:	f1c0 0320 	rsb	r3, r0, #32
 800bfdc:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe0:	430b      	orrs	r3, r1
 800bfe2:	40c2      	lsrs	r2, r0
 800bfe4:	6163      	str	r3, [r4, #20]
 800bfe6:	9201      	str	r2, [sp, #4]
 800bfe8:	9b01      	ldr	r3, [sp, #4]
 800bfea:	61a3      	str	r3, [r4, #24]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	bf0c      	ite	eq
 800bff0:	2201      	moveq	r2, #1
 800bff2:	2202      	movne	r2, #2
 800bff4:	6122      	str	r2, [r4, #16]
 800bff6:	b1a5      	cbz	r5, 800c022 <__d2b+0x92>
 800bff8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bffc:	4405      	add	r5, r0
 800bffe:	603d      	str	r5, [r7, #0]
 800c000:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c004:	6030      	str	r0, [r6, #0]
 800c006:	4620      	mov	r0, r4
 800c008:	b003      	add	sp, #12
 800c00a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c00e:	6161      	str	r1, [r4, #20]
 800c010:	e7ea      	b.n	800bfe8 <__d2b+0x58>
 800c012:	a801      	add	r0, sp, #4
 800c014:	f7ff fd61 	bl	800bada <__lo0bits>
 800c018:	9b01      	ldr	r3, [sp, #4]
 800c01a:	6163      	str	r3, [r4, #20]
 800c01c:	3020      	adds	r0, #32
 800c01e:	2201      	movs	r2, #1
 800c020:	e7e8      	b.n	800bff4 <__d2b+0x64>
 800c022:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c026:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c02a:	6038      	str	r0, [r7, #0]
 800c02c:	6918      	ldr	r0, [r3, #16]
 800c02e:	f7ff fd35 	bl	800ba9c <__hi0bits>
 800c032:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c036:	e7e5      	b.n	800c004 <__d2b+0x74>
 800c038:	0800cca8 	.word	0x0800cca8
 800c03c:	0800ccb9 	.word	0x0800ccb9

0800c040 <__ssputs_r>:
 800c040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c044:	688e      	ldr	r6, [r1, #8]
 800c046:	461f      	mov	r7, r3
 800c048:	42be      	cmp	r6, r7
 800c04a:	680b      	ldr	r3, [r1, #0]
 800c04c:	4682      	mov	sl, r0
 800c04e:	460c      	mov	r4, r1
 800c050:	4690      	mov	r8, r2
 800c052:	d82d      	bhi.n	800c0b0 <__ssputs_r+0x70>
 800c054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c058:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c05c:	d026      	beq.n	800c0ac <__ssputs_r+0x6c>
 800c05e:	6965      	ldr	r5, [r4, #20]
 800c060:	6909      	ldr	r1, [r1, #16]
 800c062:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c066:	eba3 0901 	sub.w	r9, r3, r1
 800c06a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c06e:	1c7b      	adds	r3, r7, #1
 800c070:	444b      	add	r3, r9
 800c072:	106d      	asrs	r5, r5, #1
 800c074:	429d      	cmp	r5, r3
 800c076:	bf38      	it	cc
 800c078:	461d      	movcc	r5, r3
 800c07a:	0553      	lsls	r3, r2, #21
 800c07c:	d527      	bpl.n	800c0ce <__ssputs_r+0x8e>
 800c07e:	4629      	mov	r1, r5
 800c080:	f7ff fbd8 	bl	800b834 <_malloc_r>
 800c084:	4606      	mov	r6, r0
 800c086:	b360      	cbz	r0, 800c0e2 <__ssputs_r+0xa2>
 800c088:	6921      	ldr	r1, [r4, #16]
 800c08a:	464a      	mov	r2, r9
 800c08c:	f000 fa06 	bl	800c49c <memcpy>
 800c090:	89a3      	ldrh	r3, [r4, #12]
 800c092:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c09a:	81a3      	strh	r3, [r4, #12]
 800c09c:	6126      	str	r6, [r4, #16]
 800c09e:	6165      	str	r5, [r4, #20]
 800c0a0:	444e      	add	r6, r9
 800c0a2:	eba5 0509 	sub.w	r5, r5, r9
 800c0a6:	6026      	str	r6, [r4, #0]
 800c0a8:	60a5      	str	r5, [r4, #8]
 800c0aa:	463e      	mov	r6, r7
 800c0ac:	42be      	cmp	r6, r7
 800c0ae:	d900      	bls.n	800c0b2 <__ssputs_r+0x72>
 800c0b0:	463e      	mov	r6, r7
 800c0b2:	6820      	ldr	r0, [r4, #0]
 800c0b4:	4632      	mov	r2, r6
 800c0b6:	4641      	mov	r1, r8
 800c0b8:	f000 f9c6 	bl	800c448 <memmove>
 800c0bc:	68a3      	ldr	r3, [r4, #8]
 800c0be:	1b9b      	subs	r3, r3, r6
 800c0c0:	60a3      	str	r3, [r4, #8]
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	4433      	add	r3, r6
 800c0c6:	6023      	str	r3, [r4, #0]
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ce:	462a      	mov	r2, r5
 800c0d0:	f000 fa36 	bl	800c540 <_realloc_r>
 800c0d4:	4606      	mov	r6, r0
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	d1e0      	bne.n	800c09c <__ssputs_r+0x5c>
 800c0da:	6921      	ldr	r1, [r4, #16]
 800c0dc:	4650      	mov	r0, sl
 800c0de:	f7ff fb35 	bl	800b74c <_free_r>
 800c0e2:	230c      	movs	r3, #12
 800c0e4:	f8ca 3000 	str.w	r3, [sl]
 800c0e8:	89a3      	ldrh	r3, [r4, #12]
 800c0ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0ee:	81a3      	strh	r3, [r4, #12]
 800c0f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0f4:	e7e9      	b.n	800c0ca <__ssputs_r+0x8a>
	...

0800c0f8 <_svfiprintf_r>:
 800c0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0fc:	4698      	mov	r8, r3
 800c0fe:	898b      	ldrh	r3, [r1, #12]
 800c100:	061b      	lsls	r3, r3, #24
 800c102:	b09d      	sub	sp, #116	@ 0x74
 800c104:	4607      	mov	r7, r0
 800c106:	460d      	mov	r5, r1
 800c108:	4614      	mov	r4, r2
 800c10a:	d510      	bpl.n	800c12e <_svfiprintf_r+0x36>
 800c10c:	690b      	ldr	r3, [r1, #16]
 800c10e:	b973      	cbnz	r3, 800c12e <_svfiprintf_r+0x36>
 800c110:	2140      	movs	r1, #64	@ 0x40
 800c112:	f7ff fb8f 	bl	800b834 <_malloc_r>
 800c116:	6028      	str	r0, [r5, #0]
 800c118:	6128      	str	r0, [r5, #16]
 800c11a:	b930      	cbnz	r0, 800c12a <_svfiprintf_r+0x32>
 800c11c:	230c      	movs	r3, #12
 800c11e:	603b      	str	r3, [r7, #0]
 800c120:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c124:	b01d      	add	sp, #116	@ 0x74
 800c126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c12a:	2340      	movs	r3, #64	@ 0x40
 800c12c:	616b      	str	r3, [r5, #20]
 800c12e:	2300      	movs	r3, #0
 800c130:	9309      	str	r3, [sp, #36]	@ 0x24
 800c132:	2320      	movs	r3, #32
 800c134:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c138:	f8cd 800c 	str.w	r8, [sp, #12]
 800c13c:	2330      	movs	r3, #48	@ 0x30
 800c13e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c2dc <_svfiprintf_r+0x1e4>
 800c142:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c146:	f04f 0901 	mov.w	r9, #1
 800c14a:	4623      	mov	r3, r4
 800c14c:	469a      	mov	sl, r3
 800c14e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c152:	b10a      	cbz	r2, 800c158 <_svfiprintf_r+0x60>
 800c154:	2a25      	cmp	r2, #37	@ 0x25
 800c156:	d1f9      	bne.n	800c14c <_svfiprintf_r+0x54>
 800c158:	ebba 0b04 	subs.w	fp, sl, r4
 800c15c:	d00b      	beq.n	800c176 <_svfiprintf_r+0x7e>
 800c15e:	465b      	mov	r3, fp
 800c160:	4622      	mov	r2, r4
 800c162:	4629      	mov	r1, r5
 800c164:	4638      	mov	r0, r7
 800c166:	f7ff ff6b 	bl	800c040 <__ssputs_r>
 800c16a:	3001      	adds	r0, #1
 800c16c:	f000 80a7 	beq.w	800c2be <_svfiprintf_r+0x1c6>
 800c170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c172:	445a      	add	r2, fp
 800c174:	9209      	str	r2, [sp, #36]	@ 0x24
 800c176:	f89a 3000 	ldrb.w	r3, [sl]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	f000 809f 	beq.w	800c2be <_svfiprintf_r+0x1c6>
 800c180:	2300      	movs	r3, #0
 800c182:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c186:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c18a:	f10a 0a01 	add.w	sl, sl, #1
 800c18e:	9304      	str	r3, [sp, #16]
 800c190:	9307      	str	r3, [sp, #28]
 800c192:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c196:	931a      	str	r3, [sp, #104]	@ 0x68
 800c198:	4654      	mov	r4, sl
 800c19a:	2205      	movs	r2, #5
 800c19c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1a0:	484e      	ldr	r0, [pc, #312]	@ (800c2dc <_svfiprintf_r+0x1e4>)
 800c1a2:	f7f4 f89d 	bl	80002e0 <memchr>
 800c1a6:	9a04      	ldr	r2, [sp, #16]
 800c1a8:	b9d8      	cbnz	r0, 800c1e2 <_svfiprintf_r+0xea>
 800c1aa:	06d0      	lsls	r0, r2, #27
 800c1ac:	bf44      	itt	mi
 800c1ae:	2320      	movmi	r3, #32
 800c1b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1b4:	0711      	lsls	r1, r2, #28
 800c1b6:	bf44      	itt	mi
 800c1b8:	232b      	movmi	r3, #43	@ 0x2b
 800c1ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c1be:	f89a 3000 	ldrb.w	r3, [sl]
 800c1c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1c4:	d015      	beq.n	800c1f2 <_svfiprintf_r+0xfa>
 800c1c6:	9a07      	ldr	r2, [sp, #28]
 800c1c8:	4654      	mov	r4, sl
 800c1ca:	2000      	movs	r0, #0
 800c1cc:	f04f 0c0a 	mov.w	ip, #10
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1d6:	3b30      	subs	r3, #48	@ 0x30
 800c1d8:	2b09      	cmp	r3, #9
 800c1da:	d94b      	bls.n	800c274 <_svfiprintf_r+0x17c>
 800c1dc:	b1b0      	cbz	r0, 800c20c <_svfiprintf_r+0x114>
 800c1de:	9207      	str	r2, [sp, #28]
 800c1e0:	e014      	b.n	800c20c <_svfiprintf_r+0x114>
 800c1e2:	eba0 0308 	sub.w	r3, r0, r8
 800c1e6:	fa09 f303 	lsl.w	r3, r9, r3
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	9304      	str	r3, [sp, #16]
 800c1ee:	46a2      	mov	sl, r4
 800c1f0:	e7d2      	b.n	800c198 <_svfiprintf_r+0xa0>
 800c1f2:	9b03      	ldr	r3, [sp, #12]
 800c1f4:	1d19      	adds	r1, r3, #4
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	9103      	str	r1, [sp, #12]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	bfbb      	ittet	lt
 800c1fe:	425b      	neglt	r3, r3
 800c200:	f042 0202 	orrlt.w	r2, r2, #2
 800c204:	9307      	strge	r3, [sp, #28]
 800c206:	9307      	strlt	r3, [sp, #28]
 800c208:	bfb8      	it	lt
 800c20a:	9204      	strlt	r2, [sp, #16]
 800c20c:	7823      	ldrb	r3, [r4, #0]
 800c20e:	2b2e      	cmp	r3, #46	@ 0x2e
 800c210:	d10a      	bne.n	800c228 <_svfiprintf_r+0x130>
 800c212:	7863      	ldrb	r3, [r4, #1]
 800c214:	2b2a      	cmp	r3, #42	@ 0x2a
 800c216:	d132      	bne.n	800c27e <_svfiprintf_r+0x186>
 800c218:	9b03      	ldr	r3, [sp, #12]
 800c21a:	1d1a      	adds	r2, r3, #4
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	9203      	str	r2, [sp, #12]
 800c220:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c224:	3402      	adds	r4, #2
 800c226:	9305      	str	r3, [sp, #20]
 800c228:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c2ec <_svfiprintf_r+0x1f4>
 800c22c:	7821      	ldrb	r1, [r4, #0]
 800c22e:	2203      	movs	r2, #3
 800c230:	4650      	mov	r0, sl
 800c232:	f7f4 f855 	bl	80002e0 <memchr>
 800c236:	b138      	cbz	r0, 800c248 <_svfiprintf_r+0x150>
 800c238:	9b04      	ldr	r3, [sp, #16]
 800c23a:	eba0 000a 	sub.w	r0, r0, sl
 800c23e:	2240      	movs	r2, #64	@ 0x40
 800c240:	4082      	lsls	r2, r0
 800c242:	4313      	orrs	r3, r2
 800c244:	3401      	adds	r4, #1
 800c246:	9304      	str	r3, [sp, #16]
 800c248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c24c:	4824      	ldr	r0, [pc, #144]	@ (800c2e0 <_svfiprintf_r+0x1e8>)
 800c24e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c252:	2206      	movs	r2, #6
 800c254:	f7f4 f844 	bl	80002e0 <memchr>
 800c258:	2800      	cmp	r0, #0
 800c25a:	d036      	beq.n	800c2ca <_svfiprintf_r+0x1d2>
 800c25c:	4b21      	ldr	r3, [pc, #132]	@ (800c2e4 <_svfiprintf_r+0x1ec>)
 800c25e:	bb1b      	cbnz	r3, 800c2a8 <_svfiprintf_r+0x1b0>
 800c260:	9b03      	ldr	r3, [sp, #12]
 800c262:	3307      	adds	r3, #7
 800c264:	f023 0307 	bic.w	r3, r3, #7
 800c268:	3308      	adds	r3, #8
 800c26a:	9303      	str	r3, [sp, #12]
 800c26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c26e:	4433      	add	r3, r6
 800c270:	9309      	str	r3, [sp, #36]	@ 0x24
 800c272:	e76a      	b.n	800c14a <_svfiprintf_r+0x52>
 800c274:	fb0c 3202 	mla	r2, ip, r2, r3
 800c278:	460c      	mov	r4, r1
 800c27a:	2001      	movs	r0, #1
 800c27c:	e7a8      	b.n	800c1d0 <_svfiprintf_r+0xd8>
 800c27e:	2300      	movs	r3, #0
 800c280:	3401      	adds	r4, #1
 800c282:	9305      	str	r3, [sp, #20]
 800c284:	4619      	mov	r1, r3
 800c286:	f04f 0c0a 	mov.w	ip, #10
 800c28a:	4620      	mov	r0, r4
 800c28c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c290:	3a30      	subs	r2, #48	@ 0x30
 800c292:	2a09      	cmp	r2, #9
 800c294:	d903      	bls.n	800c29e <_svfiprintf_r+0x1a6>
 800c296:	2b00      	cmp	r3, #0
 800c298:	d0c6      	beq.n	800c228 <_svfiprintf_r+0x130>
 800c29a:	9105      	str	r1, [sp, #20]
 800c29c:	e7c4      	b.n	800c228 <_svfiprintf_r+0x130>
 800c29e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2a2:	4604      	mov	r4, r0
 800c2a4:	2301      	movs	r3, #1
 800c2a6:	e7f0      	b.n	800c28a <_svfiprintf_r+0x192>
 800c2a8:	ab03      	add	r3, sp, #12
 800c2aa:	9300      	str	r3, [sp, #0]
 800c2ac:	462a      	mov	r2, r5
 800c2ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c2e8 <_svfiprintf_r+0x1f0>)
 800c2b0:	a904      	add	r1, sp, #16
 800c2b2:	4638      	mov	r0, r7
 800c2b4:	f7fd ff14 	bl	800a0e0 <_printf_float>
 800c2b8:	1c42      	adds	r2, r0, #1
 800c2ba:	4606      	mov	r6, r0
 800c2bc:	d1d6      	bne.n	800c26c <_svfiprintf_r+0x174>
 800c2be:	89ab      	ldrh	r3, [r5, #12]
 800c2c0:	065b      	lsls	r3, r3, #25
 800c2c2:	f53f af2d 	bmi.w	800c120 <_svfiprintf_r+0x28>
 800c2c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c2c8:	e72c      	b.n	800c124 <_svfiprintf_r+0x2c>
 800c2ca:	ab03      	add	r3, sp, #12
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	462a      	mov	r2, r5
 800c2d0:	4b05      	ldr	r3, [pc, #20]	@ (800c2e8 <_svfiprintf_r+0x1f0>)
 800c2d2:	a904      	add	r1, sp, #16
 800c2d4:	4638      	mov	r0, r7
 800c2d6:	f7fe f98b 	bl	800a5f0 <_printf_i>
 800c2da:	e7ed      	b.n	800c2b8 <_svfiprintf_r+0x1c0>
 800c2dc:	0800cd12 	.word	0x0800cd12
 800c2e0:	0800cd1c 	.word	0x0800cd1c
 800c2e4:	0800a0e1 	.word	0x0800a0e1
 800c2e8:	0800c041 	.word	0x0800c041
 800c2ec:	0800cd18 	.word	0x0800cd18

0800c2f0 <__sflush_r>:
 800c2f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c2f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2f8:	0716      	lsls	r6, r2, #28
 800c2fa:	4605      	mov	r5, r0
 800c2fc:	460c      	mov	r4, r1
 800c2fe:	d454      	bmi.n	800c3aa <__sflush_r+0xba>
 800c300:	684b      	ldr	r3, [r1, #4]
 800c302:	2b00      	cmp	r3, #0
 800c304:	dc02      	bgt.n	800c30c <__sflush_r+0x1c>
 800c306:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c308:	2b00      	cmp	r3, #0
 800c30a:	dd48      	ble.n	800c39e <__sflush_r+0xae>
 800c30c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c30e:	2e00      	cmp	r6, #0
 800c310:	d045      	beq.n	800c39e <__sflush_r+0xae>
 800c312:	2300      	movs	r3, #0
 800c314:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c318:	682f      	ldr	r7, [r5, #0]
 800c31a:	6a21      	ldr	r1, [r4, #32]
 800c31c:	602b      	str	r3, [r5, #0]
 800c31e:	d030      	beq.n	800c382 <__sflush_r+0x92>
 800c320:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c322:	89a3      	ldrh	r3, [r4, #12]
 800c324:	0759      	lsls	r1, r3, #29
 800c326:	d505      	bpl.n	800c334 <__sflush_r+0x44>
 800c328:	6863      	ldr	r3, [r4, #4]
 800c32a:	1ad2      	subs	r2, r2, r3
 800c32c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c32e:	b10b      	cbz	r3, 800c334 <__sflush_r+0x44>
 800c330:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c332:	1ad2      	subs	r2, r2, r3
 800c334:	2300      	movs	r3, #0
 800c336:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c338:	6a21      	ldr	r1, [r4, #32]
 800c33a:	4628      	mov	r0, r5
 800c33c:	47b0      	blx	r6
 800c33e:	1c43      	adds	r3, r0, #1
 800c340:	89a3      	ldrh	r3, [r4, #12]
 800c342:	d106      	bne.n	800c352 <__sflush_r+0x62>
 800c344:	6829      	ldr	r1, [r5, #0]
 800c346:	291d      	cmp	r1, #29
 800c348:	d82b      	bhi.n	800c3a2 <__sflush_r+0xb2>
 800c34a:	4a2a      	ldr	r2, [pc, #168]	@ (800c3f4 <__sflush_r+0x104>)
 800c34c:	40ca      	lsrs	r2, r1
 800c34e:	07d6      	lsls	r6, r2, #31
 800c350:	d527      	bpl.n	800c3a2 <__sflush_r+0xb2>
 800c352:	2200      	movs	r2, #0
 800c354:	6062      	str	r2, [r4, #4]
 800c356:	04d9      	lsls	r1, r3, #19
 800c358:	6922      	ldr	r2, [r4, #16]
 800c35a:	6022      	str	r2, [r4, #0]
 800c35c:	d504      	bpl.n	800c368 <__sflush_r+0x78>
 800c35e:	1c42      	adds	r2, r0, #1
 800c360:	d101      	bne.n	800c366 <__sflush_r+0x76>
 800c362:	682b      	ldr	r3, [r5, #0]
 800c364:	b903      	cbnz	r3, 800c368 <__sflush_r+0x78>
 800c366:	6560      	str	r0, [r4, #84]	@ 0x54
 800c368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c36a:	602f      	str	r7, [r5, #0]
 800c36c:	b1b9      	cbz	r1, 800c39e <__sflush_r+0xae>
 800c36e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c372:	4299      	cmp	r1, r3
 800c374:	d002      	beq.n	800c37c <__sflush_r+0x8c>
 800c376:	4628      	mov	r0, r5
 800c378:	f7ff f9e8 	bl	800b74c <_free_r>
 800c37c:	2300      	movs	r3, #0
 800c37e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c380:	e00d      	b.n	800c39e <__sflush_r+0xae>
 800c382:	2301      	movs	r3, #1
 800c384:	4628      	mov	r0, r5
 800c386:	47b0      	blx	r6
 800c388:	4602      	mov	r2, r0
 800c38a:	1c50      	adds	r0, r2, #1
 800c38c:	d1c9      	bne.n	800c322 <__sflush_r+0x32>
 800c38e:	682b      	ldr	r3, [r5, #0]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d0c6      	beq.n	800c322 <__sflush_r+0x32>
 800c394:	2b1d      	cmp	r3, #29
 800c396:	d001      	beq.n	800c39c <__sflush_r+0xac>
 800c398:	2b16      	cmp	r3, #22
 800c39a:	d11e      	bne.n	800c3da <__sflush_r+0xea>
 800c39c:	602f      	str	r7, [r5, #0]
 800c39e:	2000      	movs	r0, #0
 800c3a0:	e022      	b.n	800c3e8 <__sflush_r+0xf8>
 800c3a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3a6:	b21b      	sxth	r3, r3
 800c3a8:	e01b      	b.n	800c3e2 <__sflush_r+0xf2>
 800c3aa:	690f      	ldr	r7, [r1, #16]
 800c3ac:	2f00      	cmp	r7, #0
 800c3ae:	d0f6      	beq.n	800c39e <__sflush_r+0xae>
 800c3b0:	0793      	lsls	r3, r2, #30
 800c3b2:	680e      	ldr	r6, [r1, #0]
 800c3b4:	bf08      	it	eq
 800c3b6:	694b      	ldreq	r3, [r1, #20]
 800c3b8:	600f      	str	r7, [r1, #0]
 800c3ba:	bf18      	it	ne
 800c3bc:	2300      	movne	r3, #0
 800c3be:	eba6 0807 	sub.w	r8, r6, r7
 800c3c2:	608b      	str	r3, [r1, #8]
 800c3c4:	f1b8 0f00 	cmp.w	r8, #0
 800c3c8:	dde9      	ble.n	800c39e <__sflush_r+0xae>
 800c3ca:	6a21      	ldr	r1, [r4, #32]
 800c3cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c3ce:	4643      	mov	r3, r8
 800c3d0:	463a      	mov	r2, r7
 800c3d2:	4628      	mov	r0, r5
 800c3d4:	47b0      	blx	r6
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	dc08      	bgt.n	800c3ec <__sflush_r+0xfc>
 800c3da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c3e2:	81a3      	strh	r3, [r4, #12]
 800c3e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3ec:	4407      	add	r7, r0
 800c3ee:	eba8 0800 	sub.w	r8, r8, r0
 800c3f2:	e7e7      	b.n	800c3c4 <__sflush_r+0xd4>
 800c3f4:	20400001 	.word	0x20400001

0800c3f8 <_fflush_r>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	690b      	ldr	r3, [r1, #16]
 800c3fc:	4605      	mov	r5, r0
 800c3fe:	460c      	mov	r4, r1
 800c400:	b913      	cbnz	r3, 800c408 <_fflush_r+0x10>
 800c402:	2500      	movs	r5, #0
 800c404:	4628      	mov	r0, r5
 800c406:	bd38      	pop	{r3, r4, r5, pc}
 800c408:	b118      	cbz	r0, 800c412 <_fflush_r+0x1a>
 800c40a:	6a03      	ldr	r3, [r0, #32]
 800c40c:	b90b      	cbnz	r3, 800c412 <_fflush_r+0x1a>
 800c40e:	f7fe fa99 	bl	800a944 <__sinit>
 800c412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d0f3      	beq.n	800c402 <_fflush_r+0xa>
 800c41a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c41c:	07d0      	lsls	r0, r2, #31
 800c41e:	d404      	bmi.n	800c42a <_fflush_r+0x32>
 800c420:	0599      	lsls	r1, r3, #22
 800c422:	d402      	bmi.n	800c42a <_fflush_r+0x32>
 800c424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c426:	f7fe fba6 	bl	800ab76 <__retarget_lock_acquire_recursive>
 800c42a:	4628      	mov	r0, r5
 800c42c:	4621      	mov	r1, r4
 800c42e:	f7ff ff5f 	bl	800c2f0 <__sflush_r>
 800c432:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c434:	07da      	lsls	r2, r3, #31
 800c436:	4605      	mov	r5, r0
 800c438:	d4e4      	bmi.n	800c404 <_fflush_r+0xc>
 800c43a:	89a3      	ldrh	r3, [r4, #12]
 800c43c:	059b      	lsls	r3, r3, #22
 800c43e:	d4e1      	bmi.n	800c404 <_fflush_r+0xc>
 800c440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c442:	f7fe fb99 	bl	800ab78 <__retarget_lock_release_recursive>
 800c446:	e7dd      	b.n	800c404 <_fflush_r+0xc>

0800c448 <memmove>:
 800c448:	4288      	cmp	r0, r1
 800c44a:	b510      	push	{r4, lr}
 800c44c:	eb01 0402 	add.w	r4, r1, r2
 800c450:	d902      	bls.n	800c458 <memmove+0x10>
 800c452:	4284      	cmp	r4, r0
 800c454:	4623      	mov	r3, r4
 800c456:	d807      	bhi.n	800c468 <memmove+0x20>
 800c458:	1e43      	subs	r3, r0, #1
 800c45a:	42a1      	cmp	r1, r4
 800c45c:	d008      	beq.n	800c470 <memmove+0x28>
 800c45e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c462:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c466:	e7f8      	b.n	800c45a <memmove+0x12>
 800c468:	4402      	add	r2, r0
 800c46a:	4601      	mov	r1, r0
 800c46c:	428a      	cmp	r2, r1
 800c46e:	d100      	bne.n	800c472 <memmove+0x2a>
 800c470:	bd10      	pop	{r4, pc}
 800c472:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c476:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c47a:	e7f7      	b.n	800c46c <memmove+0x24>

0800c47c <_sbrk_r>:
 800c47c:	b538      	push	{r3, r4, r5, lr}
 800c47e:	4d06      	ldr	r5, [pc, #24]	@ (800c498 <_sbrk_r+0x1c>)
 800c480:	2300      	movs	r3, #0
 800c482:	4604      	mov	r4, r0
 800c484:	4608      	mov	r0, r1
 800c486:	602b      	str	r3, [r5, #0]
 800c488:	f7f4 fbd2 	bl	8000c30 <_sbrk>
 800c48c:	1c43      	adds	r3, r0, #1
 800c48e:	d102      	bne.n	800c496 <_sbrk_r+0x1a>
 800c490:	682b      	ldr	r3, [r5, #0]
 800c492:	b103      	cbz	r3, 800c496 <_sbrk_r+0x1a>
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	bd38      	pop	{r3, r4, r5, pc}
 800c498:	2400214c 	.word	0x2400214c

0800c49c <memcpy>:
 800c49c:	440a      	add	r2, r1
 800c49e:	4291      	cmp	r1, r2
 800c4a0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c4a4:	d100      	bne.n	800c4a8 <memcpy+0xc>
 800c4a6:	4770      	bx	lr
 800c4a8:	b510      	push	{r4, lr}
 800c4aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c4b2:	4291      	cmp	r1, r2
 800c4b4:	d1f9      	bne.n	800c4aa <memcpy+0xe>
 800c4b6:	bd10      	pop	{r4, pc}

0800c4b8 <__assert_func>:
 800c4b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c4ba:	4614      	mov	r4, r2
 800c4bc:	461a      	mov	r2, r3
 800c4be:	4b09      	ldr	r3, [pc, #36]	@ (800c4e4 <__assert_func+0x2c>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	4605      	mov	r5, r0
 800c4c4:	68d8      	ldr	r0, [r3, #12]
 800c4c6:	b14c      	cbz	r4, 800c4dc <__assert_func+0x24>
 800c4c8:	4b07      	ldr	r3, [pc, #28]	@ (800c4e8 <__assert_func+0x30>)
 800c4ca:	9100      	str	r1, [sp, #0]
 800c4cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c4d0:	4906      	ldr	r1, [pc, #24]	@ (800c4ec <__assert_func+0x34>)
 800c4d2:	462b      	mov	r3, r5
 800c4d4:	f000 f870 	bl	800c5b8 <fiprintf>
 800c4d8:	f000 f880 	bl	800c5dc <abort>
 800c4dc:	4b04      	ldr	r3, [pc, #16]	@ (800c4f0 <__assert_func+0x38>)
 800c4de:	461c      	mov	r4, r3
 800c4e0:	e7f3      	b.n	800c4ca <__assert_func+0x12>
 800c4e2:	bf00      	nop
 800c4e4:	24000110 	.word	0x24000110
 800c4e8:	0800cd2d 	.word	0x0800cd2d
 800c4ec:	0800cd3a 	.word	0x0800cd3a
 800c4f0:	0800cd68 	.word	0x0800cd68

0800c4f4 <_calloc_r>:
 800c4f4:	b570      	push	{r4, r5, r6, lr}
 800c4f6:	fba1 5402 	umull	r5, r4, r1, r2
 800c4fa:	b934      	cbnz	r4, 800c50a <_calloc_r+0x16>
 800c4fc:	4629      	mov	r1, r5
 800c4fe:	f7ff f999 	bl	800b834 <_malloc_r>
 800c502:	4606      	mov	r6, r0
 800c504:	b928      	cbnz	r0, 800c512 <_calloc_r+0x1e>
 800c506:	4630      	mov	r0, r6
 800c508:	bd70      	pop	{r4, r5, r6, pc}
 800c50a:	220c      	movs	r2, #12
 800c50c:	6002      	str	r2, [r0, #0]
 800c50e:	2600      	movs	r6, #0
 800c510:	e7f9      	b.n	800c506 <_calloc_r+0x12>
 800c512:	462a      	mov	r2, r5
 800c514:	4621      	mov	r1, r4
 800c516:	f7fe fab0 	bl	800aa7a <memset>
 800c51a:	e7f4      	b.n	800c506 <_calloc_r+0x12>

0800c51c <__ascii_mbtowc>:
 800c51c:	b082      	sub	sp, #8
 800c51e:	b901      	cbnz	r1, 800c522 <__ascii_mbtowc+0x6>
 800c520:	a901      	add	r1, sp, #4
 800c522:	b142      	cbz	r2, 800c536 <__ascii_mbtowc+0x1a>
 800c524:	b14b      	cbz	r3, 800c53a <__ascii_mbtowc+0x1e>
 800c526:	7813      	ldrb	r3, [r2, #0]
 800c528:	600b      	str	r3, [r1, #0]
 800c52a:	7812      	ldrb	r2, [r2, #0]
 800c52c:	1e10      	subs	r0, r2, #0
 800c52e:	bf18      	it	ne
 800c530:	2001      	movne	r0, #1
 800c532:	b002      	add	sp, #8
 800c534:	4770      	bx	lr
 800c536:	4610      	mov	r0, r2
 800c538:	e7fb      	b.n	800c532 <__ascii_mbtowc+0x16>
 800c53a:	f06f 0001 	mvn.w	r0, #1
 800c53e:	e7f8      	b.n	800c532 <__ascii_mbtowc+0x16>

0800c540 <_realloc_r>:
 800c540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c544:	4607      	mov	r7, r0
 800c546:	4614      	mov	r4, r2
 800c548:	460d      	mov	r5, r1
 800c54a:	b921      	cbnz	r1, 800c556 <_realloc_r+0x16>
 800c54c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c550:	4611      	mov	r1, r2
 800c552:	f7ff b96f 	b.w	800b834 <_malloc_r>
 800c556:	b92a      	cbnz	r2, 800c564 <_realloc_r+0x24>
 800c558:	f7ff f8f8 	bl	800b74c <_free_r>
 800c55c:	4625      	mov	r5, r4
 800c55e:	4628      	mov	r0, r5
 800c560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c564:	f000 f841 	bl	800c5ea <_malloc_usable_size_r>
 800c568:	4284      	cmp	r4, r0
 800c56a:	4606      	mov	r6, r0
 800c56c:	d802      	bhi.n	800c574 <_realloc_r+0x34>
 800c56e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c572:	d8f4      	bhi.n	800c55e <_realloc_r+0x1e>
 800c574:	4621      	mov	r1, r4
 800c576:	4638      	mov	r0, r7
 800c578:	f7ff f95c 	bl	800b834 <_malloc_r>
 800c57c:	4680      	mov	r8, r0
 800c57e:	b908      	cbnz	r0, 800c584 <_realloc_r+0x44>
 800c580:	4645      	mov	r5, r8
 800c582:	e7ec      	b.n	800c55e <_realloc_r+0x1e>
 800c584:	42b4      	cmp	r4, r6
 800c586:	4622      	mov	r2, r4
 800c588:	4629      	mov	r1, r5
 800c58a:	bf28      	it	cs
 800c58c:	4632      	movcs	r2, r6
 800c58e:	f7ff ff85 	bl	800c49c <memcpy>
 800c592:	4629      	mov	r1, r5
 800c594:	4638      	mov	r0, r7
 800c596:	f7ff f8d9 	bl	800b74c <_free_r>
 800c59a:	e7f1      	b.n	800c580 <_realloc_r+0x40>

0800c59c <__ascii_wctomb>:
 800c59c:	4603      	mov	r3, r0
 800c59e:	4608      	mov	r0, r1
 800c5a0:	b141      	cbz	r1, 800c5b4 <__ascii_wctomb+0x18>
 800c5a2:	2aff      	cmp	r2, #255	@ 0xff
 800c5a4:	d904      	bls.n	800c5b0 <__ascii_wctomb+0x14>
 800c5a6:	228a      	movs	r2, #138	@ 0x8a
 800c5a8:	601a      	str	r2, [r3, #0]
 800c5aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c5ae:	4770      	bx	lr
 800c5b0:	700a      	strb	r2, [r1, #0]
 800c5b2:	2001      	movs	r0, #1
 800c5b4:	4770      	bx	lr
	...

0800c5b8 <fiprintf>:
 800c5b8:	b40e      	push	{r1, r2, r3}
 800c5ba:	b503      	push	{r0, r1, lr}
 800c5bc:	4601      	mov	r1, r0
 800c5be:	ab03      	add	r3, sp, #12
 800c5c0:	4805      	ldr	r0, [pc, #20]	@ (800c5d8 <fiprintf+0x20>)
 800c5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5c6:	6800      	ldr	r0, [r0, #0]
 800c5c8:	9301      	str	r3, [sp, #4]
 800c5ca:	f000 f83f 	bl	800c64c <_vfiprintf_r>
 800c5ce:	b002      	add	sp, #8
 800c5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5d4:	b003      	add	sp, #12
 800c5d6:	4770      	bx	lr
 800c5d8:	24000110 	.word	0x24000110

0800c5dc <abort>:
 800c5dc:	b508      	push	{r3, lr}
 800c5de:	2006      	movs	r0, #6
 800c5e0:	f000 fa08 	bl	800c9f4 <raise>
 800c5e4:	2001      	movs	r0, #1
 800c5e6:	f7f4 faab 	bl	8000b40 <_exit>

0800c5ea <_malloc_usable_size_r>:
 800c5ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5ee:	1f18      	subs	r0, r3, #4
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	bfbc      	itt	lt
 800c5f4:	580b      	ldrlt	r3, [r1, r0]
 800c5f6:	18c0      	addlt	r0, r0, r3
 800c5f8:	4770      	bx	lr

0800c5fa <__sfputc_r>:
 800c5fa:	6893      	ldr	r3, [r2, #8]
 800c5fc:	3b01      	subs	r3, #1
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	b410      	push	{r4}
 800c602:	6093      	str	r3, [r2, #8]
 800c604:	da08      	bge.n	800c618 <__sfputc_r+0x1e>
 800c606:	6994      	ldr	r4, [r2, #24]
 800c608:	42a3      	cmp	r3, r4
 800c60a:	db01      	blt.n	800c610 <__sfputc_r+0x16>
 800c60c:	290a      	cmp	r1, #10
 800c60e:	d103      	bne.n	800c618 <__sfputc_r+0x1e>
 800c610:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c614:	f000 b932 	b.w	800c87c <__swbuf_r>
 800c618:	6813      	ldr	r3, [r2, #0]
 800c61a:	1c58      	adds	r0, r3, #1
 800c61c:	6010      	str	r0, [r2, #0]
 800c61e:	7019      	strb	r1, [r3, #0]
 800c620:	4608      	mov	r0, r1
 800c622:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c626:	4770      	bx	lr

0800c628 <__sfputs_r>:
 800c628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c62a:	4606      	mov	r6, r0
 800c62c:	460f      	mov	r7, r1
 800c62e:	4614      	mov	r4, r2
 800c630:	18d5      	adds	r5, r2, r3
 800c632:	42ac      	cmp	r4, r5
 800c634:	d101      	bne.n	800c63a <__sfputs_r+0x12>
 800c636:	2000      	movs	r0, #0
 800c638:	e007      	b.n	800c64a <__sfputs_r+0x22>
 800c63a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63e:	463a      	mov	r2, r7
 800c640:	4630      	mov	r0, r6
 800c642:	f7ff ffda 	bl	800c5fa <__sfputc_r>
 800c646:	1c43      	adds	r3, r0, #1
 800c648:	d1f3      	bne.n	800c632 <__sfputs_r+0xa>
 800c64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c64c <_vfiprintf_r>:
 800c64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c650:	460d      	mov	r5, r1
 800c652:	b09d      	sub	sp, #116	@ 0x74
 800c654:	4614      	mov	r4, r2
 800c656:	4698      	mov	r8, r3
 800c658:	4606      	mov	r6, r0
 800c65a:	b118      	cbz	r0, 800c664 <_vfiprintf_r+0x18>
 800c65c:	6a03      	ldr	r3, [r0, #32]
 800c65e:	b90b      	cbnz	r3, 800c664 <_vfiprintf_r+0x18>
 800c660:	f7fe f970 	bl	800a944 <__sinit>
 800c664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c666:	07d9      	lsls	r1, r3, #31
 800c668:	d405      	bmi.n	800c676 <_vfiprintf_r+0x2a>
 800c66a:	89ab      	ldrh	r3, [r5, #12]
 800c66c:	059a      	lsls	r2, r3, #22
 800c66e:	d402      	bmi.n	800c676 <_vfiprintf_r+0x2a>
 800c670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c672:	f7fe fa80 	bl	800ab76 <__retarget_lock_acquire_recursive>
 800c676:	89ab      	ldrh	r3, [r5, #12]
 800c678:	071b      	lsls	r3, r3, #28
 800c67a:	d501      	bpl.n	800c680 <_vfiprintf_r+0x34>
 800c67c:	692b      	ldr	r3, [r5, #16]
 800c67e:	b99b      	cbnz	r3, 800c6a8 <_vfiprintf_r+0x5c>
 800c680:	4629      	mov	r1, r5
 800c682:	4630      	mov	r0, r6
 800c684:	f000 f938 	bl	800c8f8 <__swsetup_r>
 800c688:	b170      	cbz	r0, 800c6a8 <_vfiprintf_r+0x5c>
 800c68a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c68c:	07dc      	lsls	r4, r3, #31
 800c68e:	d504      	bpl.n	800c69a <_vfiprintf_r+0x4e>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c694:	b01d      	add	sp, #116	@ 0x74
 800c696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c69a:	89ab      	ldrh	r3, [r5, #12]
 800c69c:	0598      	lsls	r0, r3, #22
 800c69e:	d4f7      	bmi.n	800c690 <_vfiprintf_r+0x44>
 800c6a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c6a2:	f7fe fa69 	bl	800ab78 <__retarget_lock_release_recursive>
 800c6a6:	e7f3      	b.n	800c690 <_vfiprintf_r+0x44>
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6ac:	2320      	movs	r3, #32
 800c6ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6b6:	2330      	movs	r3, #48	@ 0x30
 800c6b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c868 <_vfiprintf_r+0x21c>
 800c6bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6c0:	f04f 0901 	mov.w	r9, #1
 800c6c4:	4623      	mov	r3, r4
 800c6c6:	469a      	mov	sl, r3
 800c6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6cc:	b10a      	cbz	r2, 800c6d2 <_vfiprintf_r+0x86>
 800c6ce:	2a25      	cmp	r2, #37	@ 0x25
 800c6d0:	d1f9      	bne.n	800c6c6 <_vfiprintf_r+0x7a>
 800c6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800c6d6:	d00b      	beq.n	800c6f0 <_vfiprintf_r+0xa4>
 800c6d8:	465b      	mov	r3, fp
 800c6da:	4622      	mov	r2, r4
 800c6dc:	4629      	mov	r1, r5
 800c6de:	4630      	mov	r0, r6
 800c6e0:	f7ff ffa2 	bl	800c628 <__sfputs_r>
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	f000 80a7 	beq.w	800c838 <_vfiprintf_r+0x1ec>
 800c6ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6ec:	445a      	add	r2, fp
 800c6ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f000 809f 	beq.w	800c838 <_vfiprintf_r+0x1ec>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c704:	f10a 0a01 	add.w	sl, sl, #1
 800c708:	9304      	str	r3, [sp, #16]
 800c70a:	9307      	str	r3, [sp, #28]
 800c70c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c710:	931a      	str	r3, [sp, #104]	@ 0x68
 800c712:	4654      	mov	r4, sl
 800c714:	2205      	movs	r2, #5
 800c716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c71a:	4853      	ldr	r0, [pc, #332]	@ (800c868 <_vfiprintf_r+0x21c>)
 800c71c:	f7f3 fde0 	bl	80002e0 <memchr>
 800c720:	9a04      	ldr	r2, [sp, #16]
 800c722:	b9d8      	cbnz	r0, 800c75c <_vfiprintf_r+0x110>
 800c724:	06d1      	lsls	r1, r2, #27
 800c726:	bf44      	itt	mi
 800c728:	2320      	movmi	r3, #32
 800c72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c72e:	0713      	lsls	r3, r2, #28
 800c730:	bf44      	itt	mi
 800c732:	232b      	movmi	r3, #43	@ 0x2b
 800c734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c738:	f89a 3000 	ldrb.w	r3, [sl]
 800c73c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c73e:	d015      	beq.n	800c76c <_vfiprintf_r+0x120>
 800c740:	9a07      	ldr	r2, [sp, #28]
 800c742:	4654      	mov	r4, sl
 800c744:	2000      	movs	r0, #0
 800c746:	f04f 0c0a 	mov.w	ip, #10
 800c74a:	4621      	mov	r1, r4
 800c74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c750:	3b30      	subs	r3, #48	@ 0x30
 800c752:	2b09      	cmp	r3, #9
 800c754:	d94b      	bls.n	800c7ee <_vfiprintf_r+0x1a2>
 800c756:	b1b0      	cbz	r0, 800c786 <_vfiprintf_r+0x13a>
 800c758:	9207      	str	r2, [sp, #28]
 800c75a:	e014      	b.n	800c786 <_vfiprintf_r+0x13a>
 800c75c:	eba0 0308 	sub.w	r3, r0, r8
 800c760:	fa09 f303 	lsl.w	r3, r9, r3
 800c764:	4313      	orrs	r3, r2
 800c766:	9304      	str	r3, [sp, #16]
 800c768:	46a2      	mov	sl, r4
 800c76a:	e7d2      	b.n	800c712 <_vfiprintf_r+0xc6>
 800c76c:	9b03      	ldr	r3, [sp, #12]
 800c76e:	1d19      	adds	r1, r3, #4
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	9103      	str	r1, [sp, #12]
 800c774:	2b00      	cmp	r3, #0
 800c776:	bfbb      	ittet	lt
 800c778:	425b      	neglt	r3, r3
 800c77a:	f042 0202 	orrlt.w	r2, r2, #2
 800c77e:	9307      	strge	r3, [sp, #28]
 800c780:	9307      	strlt	r3, [sp, #28]
 800c782:	bfb8      	it	lt
 800c784:	9204      	strlt	r2, [sp, #16]
 800c786:	7823      	ldrb	r3, [r4, #0]
 800c788:	2b2e      	cmp	r3, #46	@ 0x2e
 800c78a:	d10a      	bne.n	800c7a2 <_vfiprintf_r+0x156>
 800c78c:	7863      	ldrb	r3, [r4, #1]
 800c78e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c790:	d132      	bne.n	800c7f8 <_vfiprintf_r+0x1ac>
 800c792:	9b03      	ldr	r3, [sp, #12]
 800c794:	1d1a      	adds	r2, r3, #4
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	9203      	str	r2, [sp, #12]
 800c79a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c79e:	3402      	adds	r4, #2
 800c7a0:	9305      	str	r3, [sp, #20]
 800c7a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c878 <_vfiprintf_r+0x22c>
 800c7a6:	7821      	ldrb	r1, [r4, #0]
 800c7a8:	2203      	movs	r2, #3
 800c7aa:	4650      	mov	r0, sl
 800c7ac:	f7f3 fd98 	bl	80002e0 <memchr>
 800c7b0:	b138      	cbz	r0, 800c7c2 <_vfiprintf_r+0x176>
 800c7b2:	9b04      	ldr	r3, [sp, #16]
 800c7b4:	eba0 000a 	sub.w	r0, r0, sl
 800c7b8:	2240      	movs	r2, #64	@ 0x40
 800c7ba:	4082      	lsls	r2, r0
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	3401      	adds	r4, #1
 800c7c0:	9304      	str	r3, [sp, #16]
 800c7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7c6:	4829      	ldr	r0, [pc, #164]	@ (800c86c <_vfiprintf_r+0x220>)
 800c7c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c7cc:	2206      	movs	r2, #6
 800c7ce:	f7f3 fd87 	bl	80002e0 <memchr>
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	d03f      	beq.n	800c856 <_vfiprintf_r+0x20a>
 800c7d6:	4b26      	ldr	r3, [pc, #152]	@ (800c870 <_vfiprintf_r+0x224>)
 800c7d8:	bb1b      	cbnz	r3, 800c822 <_vfiprintf_r+0x1d6>
 800c7da:	9b03      	ldr	r3, [sp, #12]
 800c7dc:	3307      	adds	r3, #7
 800c7de:	f023 0307 	bic.w	r3, r3, #7
 800c7e2:	3308      	adds	r3, #8
 800c7e4:	9303      	str	r3, [sp, #12]
 800c7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7e8:	443b      	add	r3, r7
 800c7ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7ec:	e76a      	b.n	800c6c4 <_vfiprintf_r+0x78>
 800c7ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7f2:	460c      	mov	r4, r1
 800c7f4:	2001      	movs	r0, #1
 800c7f6:	e7a8      	b.n	800c74a <_vfiprintf_r+0xfe>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	3401      	adds	r4, #1
 800c7fc:	9305      	str	r3, [sp, #20]
 800c7fe:	4619      	mov	r1, r3
 800c800:	f04f 0c0a 	mov.w	ip, #10
 800c804:	4620      	mov	r0, r4
 800c806:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c80a:	3a30      	subs	r2, #48	@ 0x30
 800c80c:	2a09      	cmp	r2, #9
 800c80e:	d903      	bls.n	800c818 <_vfiprintf_r+0x1cc>
 800c810:	2b00      	cmp	r3, #0
 800c812:	d0c6      	beq.n	800c7a2 <_vfiprintf_r+0x156>
 800c814:	9105      	str	r1, [sp, #20]
 800c816:	e7c4      	b.n	800c7a2 <_vfiprintf_r+0x156>
 800c818:	fb0c 2101 	mla	r1, ip, r1, r2
 800c81c:	4604      	mov	r4, r0
 800c81e:	2301      	movs	r3, #1
 800c820:	e7f0      	b.n	800c804 <_vfiprintf_r+0x1b8>
 800c822:	ab03      	add	r3, sp, #12
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	462a      	mov	r2, r5
 800c828:	4b12      	ldr	r3, [pc, #72]	@ (800c874 <_vfiprintf_r+0x228>)
 800c82a:	a904      	add	r1, sp, #16
 800c82c:	4630      	mov	r0, r6
 800c82e:	f7fd fc57 	bl	800a0e0 <_printf_float>
 800c832:	4607      	mov	r7, r0
 800c834:	1c78      	adds	r0, r7, #1
 800c836:	d1d6      	bne.n	800c7e6 <_vfiprintf_r+0x19a>
 800c838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c83a:	07d9      	lsls	r1, r3, #31
 800c83c:	d405      	bmi.n	800c84a <_vfiprintf_r+0x1fe>
 800c83e:	89ab      	ldrh	r3, [r5, #12]
 800c840:	059a      	lsls	r2, r3, #22
 800c842:	d402      	bmi.n	800c84a <_vfiprintf_r+0x1fe>
 800c844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c846:	f7fe f997 	bl	800ab78 <__retarget_lock_release_recursive>
 800c84a:	89ab      	ldrh	r3, [r5, #12]
 800c84c:	065b      	lsls	r3, r3, #25
 800c84e:	f53f af1f 	bmi.w	800c690 <_vfiprintf_r+0x44>
 800c852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c854:	e71e      	b.n	800c694 <_vfiprintf_r+0x48>
 800c856:	ab03      	add	r3, sp, #12
 800c858:	9300      	str	r3, [sp, #0]
 800c85a:	462a      	mov	r2, r5
 800c85c:	4b05      	ldr	r3, [pc, #20]	@ (800c874 <_vfiprintf_r+0x228>)
 800c85e:	a904      	add	r1, sp, #16
 800c860:	4630      	mov	r0, r6
 800c862:	f7fd fec5 	bl	800a5f0 <_printf_i>
 800c866:	e7e4      	b.n	800c832 <_vfiprintf_r+0x1e6>
 800c868:	0800cd12 	.word	0x0800cd12
 800c86c:	0800cd1c 	.word	0x0800cd1c
 800c870:	0800a0e1 	.word	0x0800a0e1
 800c874:	0800c629 	.word	0x0800c629
 800c878:	0800cd18 	.word	0x0800cd18

0800c87c <__swbuf_r>:
 800c87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87e:	460e      	mov	r6, r1
 800c880:	4614      	mov	r4, r2
 800c882:	4605      	mov	r5, r0
 800c884:	b118      	cbz	r0, 800c88e <__swbuf_r+0x12>
 800c886:	6a03      	ldr	r3, [r0, #32]
 800c888:	b90b      	cbnz	r3, 800c88e <__swbuf_r+0x12>
 800c88a:	f7fe f85b 	bl	800a944 <__sinit>
 800c88e:	69a3      	ldr	r3, [r4, #24]
 800c890:	60a3      	str	r3, [r4, #8]
 800c892:	89a3      	ldrh	r3, [r4, #12]
 800c894:	071a      	lsls	r2, r3, #28
 800c896:	d501      	bpl.n	800c89c <__swbuf_r+0x20>
 800c898:	6923      	ldr	r3, [r4, #16]
 800c89a:	b943      	cbnz	r3, 800c8ae <__swbuf_r+0x32>
 800c89c:	4621      	mov	r1, r4
 800c89e:	4628      	mov	r0, r5
 800c8a0:	f000 f82a 	bl	800c8f8 <__swsetup_r>
 800c8a4:	b118      	cbz	r0, 800c8ae <__swbuf_r+0x32>
 800c8a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c8aa:	4638      	mov	r0, r7
 800c8ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ae:	6823      	ldr	r3, [r4, #0]
 800c8b0:	6922      	ldr	r2, [r4, #16]
 800c8b2:	1a98      	subs	r0, r3, r2
 800c8b4:	6963      	ldr	r3, [r4, #20]
 800c8b6:	b2f6      	uxtb	r6, r6
 800c8b8:	4283      	cmp	r3, r0
 800c8ba:	4637      	mov	r7, r6
 800c8bc:	dc05      	bgt.n	800c8ca <__swbuf_r+0x4e>
 800c8be:	4621      	mov	r1, r4
 800c8c0:	4628      	mov	r0, r5
 800c8c2:	f7ff fd99 	bl	800c3f8 <_fflush_r>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	d1ed      	bne.n	800c8a6 <__swbuf_r+0x2a>
 800c8ca:	68a3      	ldr	r3, [r4, #8]
 800c8cc:	3b01      	subs	r3, #1
 800c8ce:	60a3      	str	r3, [r4, #8]
 800c8d0:	6823      	ldr	r3, [r4, #0]
 800c8d2:	1c5a      	adds	r2, r3, #1
 800c8d4:	6022      	str	r2, [r4, #0]
 800c8d6:	701e      	strb	r6, [r3, #0]
 800c8d8:	6962      	ldr	r2, [r4, #20]
 800c8da:	1c43      	adds	r3, r0, #1
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d004      	beq.n	800c8ea <__swbuf_r+0x6e>
 800c8e0:	89a3      	ldrh	r3, [r4, #12]
 800c8e2:	07db      	lsls	r3, r3, #31
 800c8e4:	d5e1      	bpl.n	800c8aa <__swbuf_r+0x2e>
 800c8e6:	2e0a      	cmp	r6, #10
 800c8e8:	d1df      	bne.n	800c8aa <__swbuf_r+0x2e>
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	4628      	mov	r0, r5
 800c8ee:	f7ff fd83 	bl	800c3f8 <_fflush_r>
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	d0d9      	beq.n	800c8aa <__swbuf_r+0x2e>
 800c8f6:	e7d6      	b.n	800c8a6 <__swbuf_r+0x2a>

0800c8f8 <__swsetup_r>:
 800c8f8:	b538      	push	{r3, r4, r5, lr}
 800c8fa:	4b29      	ldr	r3, [pc, #164]	@ (800c9a0 <__swsetup_r+0xa8>)
 800c8fc:	4605      	mov	r5, r0
 800c8fe:	6818      	ldr	r0, [r3, #0]
 800c900:	460c      	mov	r4, r1
 800c902:	b118      	cbz	r0, 800c90c <__swsetup_r+0x14>
 800c904:	6a03      	ldr	r3, [r0, #32]
 800c906:	b90b      	cbnz	r3, 800c90c <__swsetup_r+0x14>
 800c908:	f7fe f81c 	bl	800a944 <__sinit>
 800c90c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c910:	0719      	lsls	r1, r3, #28
 800c912:	d422      	bmi.n	800c95a <__swsetup_r+0x62>
 800c914:	06da      	lsls	r2, r3, #27
 800c916:	d407      	bmi.n	800c928 <__swsetup_r+0x30>
 800c918:	2209      	movs	r2, #9
 800c91a:	602a      	str	r2, [r5, #0]
 800c91c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c920:	81a3      	strh	r3, [r4, #12]
 800c922:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c926:	e033      	b.n	800c990 <__swsetup_r+0x98>
 800c928:	0758      	lsls	r0, r3, #29
 800c92a:	d512      	bpl.n	800c952 <__swsetup_r+0x5a>
 800c92c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c92e:	b141      	cbz	r1, 800c942 <__swsetup_r+0x4a>
 800c930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c934:	4299      	cmp	r1, r3
 800c936:	d002      	beq.n	800c93e <__swsetup_r+0x46>
 800c938:	4628      	mov	r0, r5
 800c93a:	f7fe ff07 	bl	800b74c <_free_r>
 800c93e:	2300      	movs	r3, #0
 800c940:	6363      	str	r3, [r4, #52]	@ 0x34
 800c942:	89a3      	ldrh	r3, [r4, #12]
 800c944:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c948:	81a3      	strh	r3, [r4, #12]
 800c94a:	2300      	movs	r3, #0
 800c94c:	6063      	str	r3, [r4, #4]
 800c94e:	6923      	ldr	r3, [r4, #16]
 800c950:	6023      	str	r3, [r4, #0]
 800c952:	89a3      	ldrh	r3, [r4, #12]
 800c954:	f043 0308 	orr.w	r3, r3, #8
 800c958:	81a3      	strh	r3, [r4, #12]
 800c95a:	6923      	ldr	r3, [r4, #16]
 800c95c:	b94b      	cbnz	r3, 800c972 <__swsetup_r+0x7a>
 800c95e:	89a3      	ldrh	r3, [r4, #12]
 800c960:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c968:	d003      	beq.n	800c972 <__swsetup_r+0x7a>
 800c96a:	4621      	mov	r1, r4
 800c96c:	4628      	mov	r0, r5
 800c96e:	f000 f883 	bl	800ca78 <__smakebuf_r>
 800c972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c976:	f013 0201 	ands.w	r2, r3, #1
 800c97a:	d00a      	beq.n	800c992 <__swsetup_r+0x9a>
 800c97c:	2200      	movs	r2, #0
 800c97e:	60a2      	str	r2, [r4, #8]
 800c980:	6962      	ldr	r2, [r4, #20]
 800c982:	4252      	negs	r2, r2
 800c984:	61a2      	str	r2, [r4, #24]
 800c986:	6922      	ldr	r2, [r4, #16]
 800c988:	b942      	cbnz	r2, 800c99c <__swsetup_r+0xa4>
 800c98a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c98e:	d1c5      	bne.n	800c91c <__swsetup_r+0x24>
 800c990:	bd38      	pop	{r3, r4, r5, pc}
 800c992:	0799      	lsls	r1, r3, #30
 800c994:	bf58      	it	pl
 800c996:	6962      	ldrpl	r2, [r4, #20]
 800c998:	60a2      	str	r2, [r4, #8]
 800c99a:	e7f4      	b.n	800c986 <__swsetup_r+0x8e>
 800c99c:	2000      	movs	r0, #0
 800c99e:	e7f7      	b.n	800c990 <__swsetup_r+0x98>
 800c9a0:	24000110 	.word	0x24000110

0800c9a4 <_raise_r>:
 800c9a4:	291f      	cmp	r1, #31
 800c9a6:	b538      	push	{r3, r4, r5, lr}
 800c9a8:	4605      	mov	r5, r0
 800c9aa:	460c      	mov	r4, r1
 800c9ac:	d904      	bls.n	800c9b8 <_raise_r+0x14>
 800c9ae:	2316      	movs	r3, #22
 800c9b0:	6003      	str	r3, [r0, #0]
 800c9b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9b6:	bd38      	pop	{r3, r4, r5, pc}
 800c9b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c9ba:	b112      	cbz	r2, 800c9c2 <_raise_r+0x1e>
 800c9bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9c0:	b94b      	cbnz	r3, 800c9d6 <_raise_r+0x32>
 800c9c2:	4628      	mov	r0, r5
 800c9c4:	f000 f830 	bl	800ca28 <_getpid_r>
 800c9c8:	4622      	mov	r2, r4
 800c9ca:	4601      	mov	r1, r0
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9d2:	f000 b817 	b.w	800ca04 <_kill_r>
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d00a      	beq.n	800c9f0 <_raise_r+0x4c>
 800c9da:	1c59      	adds	r1, r3, #1
 800c9dc:	d103      	bne.n	800c9e6 <_raise_r+0x42>
 800c9de:	2316      	movs	r3, #22
 800c9e0:	6003      	str	r3, [r0, #0]
 800c9e2:	2001      	movs	r0, #1
 800c9e4:	e7e7      	b.n	800c9b6 <_raise_r+0x12>
 800c9e6:	2100      	movs	r1, #0
 800c9e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	4798      	blx	r3
 800c9f0:	2000      	movs	r0, #0
 800c9f2:	e7e0      	b.n	800c9b6 <_raise_r+0x12>

0800c9f4 <raise>:
 800c9f4:	4b02      	ldr	r3, [pc, #8]	@ (800ca00 <raise+0xc>)
 800c9f6:	4601      	mov	r1, r0
 800c9f8:	6818      	ldr	r0, [r3, #0]
 800c9fa:	f7ff bfd3 	b.w	800c9a4 <_raise_r>
 800c9fe:	bf00      	nop
 800ca00:	24000110 	.word	0x24000110

0800ca04 <_kill_r>:
 800ca04:	b538      	push	{r3, r4, r5, lr}
 800ca06:	4d07      	ldr	r5, [pc, #28]	@ (800ca24 <_kill_r+0x20>)
 800ca08:	2300      	movs	r3, #0
 800ca0a:	4604      	mov	r4, r0
 800ca0c:	4608      	mov	r0, r1
 800ca0e:	4611      	mov	r1, r2
 800ca10:	602b      	str	r3, [r5, #0]
 800ca12:	f7f4 f885 	bl	8000b20 <_kill>
 800ca16:	1c43      	adds	r3, r0, #1
 800ca18:	d102      	bne.n	800ca20 <_kill_r+0x1c>
 800ca1a:	682b      	ldr	r3, [r5, #0]
 800ca1c:	b103      	cbz	r3, 800ca20 <_kill_r+0x1c>
 800ca1e:	6023      	str	r3, [r4, #0]
 800ca20:	bd38      	pop	{r3, r4, r5, pc}
 800ca22:	bf00      	nop
 800ca24:	2400214c 	.word	0x2400214c

0800ca28 <_getpid_r>:
 800ca28:	f7f4 b872 	b.w	8000b10 <_getpid>

0800ca2c <__swhatbuf_r>:
 800ca2c:	b570      	push	{r4, r5, r6, lr}
 800ca2e:	460c      	mov	r4, r1
 800ca30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca34:	2900      	cmp	r1, #0
 800ca36:	b096      	sub	sp, #88	@ 0x58
 800ca38:	4615      	mov	r5, r2
 800ca3a:	461e      	mov	r6, r3
 800ca3c:	da0d      	bge.n	800ca5a <__swhatbuf_r+0x2e>
 800ca3e:	89a3      	ldrh	r3, [r4, #12]
 800ca40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ca44:	f04f 0100 	mov.w	r1, #0
 800ca48:	bf14      	ite	ne
 800ca4a:	2340      	movne	r3, #64	@ 0x40
 800ca4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ca50:	2000      	movs	r0, #0
 800ca52:	6031      	str	r1, [r6, #0]
 800ca54:	602b      	str	r3, [r5, #0]
 800ca56:	b016      	add	sp, #88	@ 0x58
 800ca58:	bd70      	pop	{r4, r5, r6, pc}
 800ca5a:	466a      	mov	r2, sp
 800ca5c:	f000 f848 	bl	800caf0 <_fstat_r>
 800ca60:	2800      	cmp	r0, #0
 800ca62:	dbec      	blt.n	800ca3e <__swhatbuf_r+0x12>
 800ca64:	9901      	ldr	r1, [sp, #4]
 800ca66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ca6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ca6e:	4259      	negs	r1, r3
 800ca70:	4159      	adcs	r1, r3
 800ca72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca76:	e7eb      	b.n	800ca50 <__swhatbuf_r+0x24>

0800ca78 <__smakebuf_r>:
 800ca78:	898b      	ldrh	r3, [r1, #12]
 800ca7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca7c:	079d      	lsls	r5, r3, #30
 800ca7e:	4606      	mov	r6, r0
 800ca80:	460c      	mov	r4, r1
 800ca82:	d507      	bpl.n	800ca94 <__smakebuf_r+0x1c>
 800ca84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	6123      	str	r3, [r4, #16]
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	6163      	str	r3, [r4, #20]
 800ca90:	b003      	add	sp, #12
 800ca92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca94:	ab01      	add	r3, sp, #4
 800ca96:	466a      	mov	r2, sp
 800ca98:	f7ff ffc8 	bl	800ca2c <__swhatbuf_r>
 800ca9c:	9f00      	ldr	r7, [sp, #0]
 800ca9e:	4605      	mov	r5, r0
 800caa0:	4639      	mov	r1, r7
 800caa2:	4630      	mov	r0, r6
 800caa4:	f7fe fec6 	bl	800b834 <_malloc_r>
 800caa8:	b948      	cbnz	r0, 800cabe <__smakebuf_r+0x46>
 800caaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caae:	059a      	lsls	r2, r3, #22
 800cab0:	d4ee      	bmi.n	800ca90 <__smakebuf_r+0x18>
 800cab2:	f023 0303 	bic.w	r3, r3, #3
 800cab6:	f043 0302 	orr.w	r3, r3, #2
 800caba:	81a3      	strh	r3, [r4, #12]
 800cabc:	e7e2      	b.n	800ca84 <__smakebuf_r+0xc>
 800cabe:	89a3      	ldrh	r3, [r4, #12]
 800cac0:	6020      	str	r0, [r4, #0]
 800cac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cac6:	81a3      	strh	r3, [r4, #12]
 800cac8:	9b01      	ldr	r3, [sp, #4]
 800caca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cace:	b15b      	cbz	r3, 800cae8 <__smakebuf_r+0x70>
 800cad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cad4:	4630      	mov	r0, r6
 800cad6:	f000 f81d 	bl	800cb14 <_isatty_r>
 800cada:	b128      	cbz	r0, 800cae8 <__smakebuf_r+0x70>
 800cadc:	89a3      	ldrh	r3, [r4, #12]
 800cade:	f023 0303 	bic.w	r3, r3, #3
 800cae2:	f043 0301 	orr.w	r3, r3, #1
 800cae6:	81a3      	strh	r3, [r4, #12]
 800cae8:	89a3      	ldrh	r3, [r4, #12]
 800caea:	431d      	orrs	r5, r3
 800caec:	81a5      	strh	r5, [r4, #12]
 800caee:	e7cf      	b.n	800ca90 <__smakebuf_r+0x18>

0800caf0 <_fstat_r>:
 800caf0:	b538      	push	{r3, r4, r5, lr}
 800caf2:	4d07      	ldr	r5, [pc, #28]	@ (800cb10 <_fstat_r+0x20>)
 800caf4:	2300      	movs	r3, #0
 800caf6:	4604      	mov	r4, r0
 800caf8:	4608      	mov	r0, r1
 800cafa:	4611      	mov	r1, r2
 800cafc:	602b      	str	r3, [r5, #0]
 800cafe:	f7f4 f86f 	bl	8000be0 <_fstat>
 800cb02:	1c43      	adds	r3, r0, #1
 800cb04:	d102      	bne.n	800cb0c <_fstat_r+0x1c>
 800cb06:	682b      	ldr	r3, [r5, #0]
 800cb08:	b103      	cbz	r3, 800cb0c <_fstat_r+0x1c>
 800cb0a:	6023      	str	r3, [r4, #0]
 800cb0c:	bd38      	pop	{r3, r4, r5, pc}
 800cb0e:	bf00      	nop
 800cb10:	2400214c 	.word	0x2400214c

0800cb14 <_isatty_r>:
 800cb14:	b538      	push	{r3, r4, r5, lr}
 800cb16:	4d06      	ldr	r5, [pc, #24]	@ (800cb30 <_isatty_r+0x1c>)
 800cb18:	2300      	movs	r3, #0
 800cb1a:	4604      	mov	r4, r0
 800cb1c:	4608      	mov	r0, r1
 800cb1e:	602b      	str	r3, [r5, #0]
 800cb20:	f7f4 f86e 	bl	8000c00 <_isatty>
 800cb24:	1c43      	adds	r3, r0, #1
 800cb26:	d102      	bne.n	800cb2e <_isatty_r+0x1a>
 800cb28:	682b      	ldr	r3, [r5, #0]
 800cb2a:	b103      	cbz	r3, 800cb2e <_isatty_r+0x1a>
 800cb2c:	6023      	str	r3, [r4, #0]
 800cb2e:	bd38      	pop	{r3, r4, r5, pc}
 800cb30:	2400214c 	.word	0x2400214c

0800cb34 <_init>:
 800cb34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb36:	bf00      	nop
 800cb38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb3a:	bc08      	pop	{r3}
 800cb3c:	469e      	mov	lr, r3
 800cb3e:	4770      	bx	lr

0800cb40 <_fini>:
 800cb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb42:	bf00      	nop
 800cb44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb46:	bc08      	pop	{r3}
 800cb48:	469e      	mov	lr, r3
 800cb4a:	4770      	bx	lr
