// Seed: 3029885139
module module_0 (
    output id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  assign id_0 = 1;
  assign id_1 = 1;
  always if (id_2) if (1) id_0 <= 1;
  logic id_4, id_5;
endmodule
