# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:56:26 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb_regN
# -- Compiling architecture TEST of tb_regN
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(42): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(44): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(46): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Note: /home/ms21.4/Desktop/test_d/tb_regN.vhd(58): VHDL Compiler exiting
# End time: 12:56:27 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:36 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb_regN
# -- Compiling architecture TEST of tb_regN
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(42): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(44): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(46): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(48): (vcom-1272) Length of expected is 8; length of actual is 4.
# ** Note: /home/ms21.4/Desktop/test_d/tb_regN.vhd(58): VHDL Compiler exiting
# End time: 12:57:36 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:47 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 12:57:47 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:57:51 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb_regN
# -- Compiling architecture TEST of tb_regN
# -- Compiling configuration REGNTEST
# -- Loading entity tb_regN
# -- Loading architecture TEST of tb_regN
# ** Error (suppressible): (vcom-12) Recompile work.regn(structural_syn) after work.regn is recompiled.
# ** Error: (vcom-13) Recompile work.regn(structural_syn) because work.constants has changed.
# ** Error (suppressible): (vcom-12) Recompile work.cfg_regn_structural_syn after work.regn, work.regn(structural_syn) are recompiled.
# ** Error: (vcom-13) Recompile work.cfg_regn_structural_syn because work.constants has changed.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(63): (vcom-1195) Cannot find expanded name "work.CFG_REGN_Structural_syn".
# ** Error: /home/ms21.4/Desktop/test_d/tb_regN.vhd(63): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.4/Desktop/test_d/tb_regN.vhd(63): Unknown expanded name.
# ** Error (suppressible): (vcom-12) Recompile work.regn(structural_asyn) after work.regn is recompiled.
# ** Error: (vcom-13) Recompile work.regn(structural_asyn) because work.constants has changed.
# ** Error (suppressible): (vcom-12) Recompile work.cfg_regn_structural_asyn after work.regn, work.regn(structural_asyn) are recompiled.
# ** Error: (vcom-13) Recompile work.cfg_regn_structural_asyn because work.constants has changed.
# ** Error (suppressible): /home/ms21.4/Desktop/test_d/tb_regN.vhd(67): (vcom-1195) Cannot find expanded name "work.CFG_REGN_Structural_asyn".
# ** Error: /home/ms21.4/Desktop/test_d/tb_regN.vhd(67): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.4/Desktop/test_d/tb_regN.vhd(67): Unknown expanded name.
# ** Note: /home/ms21.4/Desktop/test_d/tb_regN.vhd(71): VHDL Compiler exiting
# End time: 12:57:52 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:06 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 12:58:07 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/fd.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:09 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture BEH_SYNC of FD
# -- Compiling architecture BEH_ASYNC of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_SYNC
# -- Loading entity FD
# -- Loading architecture BEH_SYNC of FD
# -- Compiling configuration CFG_FD_ASYNC
# -- Loading entity FD
# -- Loading architecture BEH_ASYNC of FD
# End time: 12:58:09 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/regN.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:12 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity regN
# -- Compiling architecture Structural_syn of regN
# -- Compiling architecture Structural_asyn of regN
# -- Loading entity regN
# -- Compiling configuration CFG_REGN_Structural_syn
# -- Loading entity regN
# -- Loading architecture Structural_syn of regN
# -- Loading configuration cfg_fd_sync
# -- Loading entity FD
# -- Compiling configuration CFG_REGN_Structural_asyn
# -- Loading entity regN
# -- Loading architecture Structural_asyn of regN
# -- Loading configuration cfg_fd_async
# End time: 12:58:12 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 12:58:16 on Mar 12,2021
# vcom -reportprogress 300 -work work /home/ms21.4/Desktop/test_d/tb_regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity tb_regN
# -- Compiling architecture TEST of tb_regN
# -- Compiling configuration REGNTEST
# -- Loading entity tb_regN
# -- Loading architecture TEST of tb_regN
# -- Loading entity regN
# -- Loading configuration cfg_regn_structural_syn
# -- Loading configuration cfg_regn_structural_asyn
# End time: 12:58:16 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.regntest
# vsim work.regntest 
# Start time: 12:58:30 on Mar 12,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.regntest#1
# Loading work.tb_regn(test)#1
# Loading work.cfg_regn_structural_syn#1
# Loading work.regn(structural_syn)#1
# Loading work.cfg_fd_sync#1
# Loading work.fd(beh_sync)#1
# Loading work.cfg_regn_structural_asyn#1
# Loading work.regn(structural_asyn)#1
# Loading work.cfg_fd_async#1
# Loading work.fd(beh_async)#1
add wave *
run 20 ns
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ns  Iteration: 0  Process: /tb_regn/line__36 File: /home/ms21.4/Desktop/test_d/tb_regN.vhd Line: 36
# Fatal error in Architecture TEST at /home/ms21.4/Desktop/test_d/tb_regN.vhd line 36
# 
# HDL call sequence:
# Stopped at /home/ms21.4/Desktop/test_d/tb_regN.vhd 36 Architecture TEST
# 
vsim work.regntest -t ps
# End time: 12:59:44 on Mar 12,2021, Elapsed time: 0:01:14
# Errors: 2, Warnings: 0
# vsim work.regntest -t ps 
# Start time: 12:59:44 on Mar 12,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.regntest#1
# Loading work.tb_regn(test)#1
# Loading work.cfg_regn_structural_syn#1
# Loading work.regn(structural_syn)#1
# Loading work.cfg_fd_sync#1
# Loading work.fd(beh_sync)#1
# Loading work.cfg_regn_structural_asyn#1
# Loading work.regn(structural_asyn)#1
# Loading work.cfg_fd_async#1
# Loading work.fd(beh_async)#1
add wave *
run 20 ns
# End time: 13:00:28 on Mar 12,2021, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
