-- Auto generated

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY top IS
  PORT (
    CLOCK12 : in  std_logic;
	 BTN : in std_logic;
    LED0 : out std_logic;
    LED1 : out std_logic;
    LED2 : out std_logic;
    LED3 : out std_logic;
    LED4 : out std_logic;
    LED5 : out std_logic;
    LED6 : out std_logic;
    LED7 : out std_logic;
	 RX : out std_logic;
	 D4 : out std_logic;
	 D5 : out std_logic
  );
END top;

ARCHITECTURE behavior OF top IS
	-- COMPONENT: processor
	COMPONENT processor IS
	  GENERIC (
		 g_word_size : integer := 7
	  );
	  PORT (
		p_clk : in std_logic;
		p_reset : in std_logic;
		p_pmem_dat : in std_logic_vector(7 DOWNTO 0);
		p_mmi : in std_logic_vector(7 DOWNTO 0);
		p_pmem_adr : out std_logic_vector(7 DOWNTO 0);
		p_leds : out std_logic_vector(7 DOWNTO 0);
		p_uart_out : out std_logic_vector(7 DOWNTO 0);
		p_per_ctrl : out std_logic_vector(7 DOWNTO 0);
		p_pwm0_f : out std_logic_vector(7 DOWNTO 0);
		p_pwm0_dc : out std_logic_vector(7 DOWNTO 0);
		p_pwm1_f : out std_logic_vector(7 DOWNTO 0);
		p_pwm1_dc : out std_logic_vector(7 DOWNTO 0)
  );
	END COMPONENT;
	-- COMPONENT: uart_tx
	COMPONENT UART_TX IS
		GENERIC (
			g_CLKS_PER_BIT : integer := 115     -- Needs to be set correctly
		);
		PORT (
			i_Clk       : in  std_logic;
			i_TX_DV     : in  std_logic;
			i_TX_Byte   : in  std_logic_vector(7 downto 0);
			o_TX_Active : out std_logic;
			o_TX_Serial : out std_logic;
			o_TX_Done   : out std_logic
		);
	END COMPONENT;
	-- COMPONENT: pwm_module
	COMPONENT pwm_module IS
		PORT (
			clock		:	in		std_logic;
			pwm_f		:	in		std_logic_vector(7 DOWNTO 0);
			pwm_dc	:	in		std_logic_vector(7 DOWNTO 0);
			pwm_out	:	out	std_logic
		);
	END COMPONENT;
	-- COMPONENT: progmem
	COMPONENT progmem IS
		PORT (
		address	: IN std_logic_vector (7 DOWNTO 0);
		clock		: IN std_logic  := '1';
		q			: OUT std_logic_vector (7 DOWNTO 0)
		);
	END COMPONENT;
	-- SIGNALS
	SIGNAL leds : std_logic_vector(7 DOWNTO 0);
	SIGNAL uart_out : std_logic_vector(7 DOWNTO 0);
	SIGNAL per_ctrl : std_logic_vector(7 DOWNTO 0);
	SIGNAL pwm0_f : std_logic_vector(7 DOWNTO 0);
	SIGNAL pwm0_dc : std_logic_vector(7 DOWNTO 0);
	SIGNAL pwm1_f : std_logic_vector(7 DOWNTO 0);
	SIGNAL pwm1_dc : std_logic_vector(7 DOWNTO 0);
	SIGNAL pmem_adr : std_logic_vector(7 DOWNTO 0);
	SIGNAL pmem_dat : std_logic_vector(7 DOWNTO 0);
	SIGNAL uart_send : std_logic;
	SIGNAL uart_send_lock : std_logic;
	BEGIN
	-- lock uart sending
	PROCESS(BTN)
	BEGIN
		IF CLOCK12'event and CLOCK12 = '1' THEN
			IF per_ctrl(0) = '1' and uart_send_lock = '0' THEN
				uart_send <= '1';
				uart_send_lock <= '1';
			ELSIF per_ctrl(0) = '0' THEN
				uart_send_lock <= '0';
			ELSE
				uart_send <= '0';
			END IF;
		END IF;
	END PROCESS;
	-- MAPPING
	LED0 <= leds(0);
	LED1 <= leds(1);
	LED2 <= leds(2);
	LED3 <= leds(3);
	LED4 <= leds(4);
	LED5 <= leds(5);
	LED6 <= leds(6);
	LED7 <= leds(7);
	-- INSTANCES
	cpu0_instance : processor
		GENERIC MAP (
			g_word_size => 7
		)
		PORT MAP (
			CLOCK12,
			not BTN,
			pmem_dat,
			"00000000",
			pmem_adr,
			leds,
			uart_out,
			per_ctrl,
			pwm0_f,
			pwm0_dc,
			pwm1_f,
			pwm1_dc
		);
	uart_tx_instance : UART_TX
		GENERIC MAP (
			g_CLKS_PER_BIT => 104
		)
		PORT MAP (
			CLOCK12,
			uart_send,
			uart_out,
			open,
			RX,
			open
		);
	pwm0_instance : pwm_module
		PORT MAP (
			CLOCK12,
			pwm0_f,
			pwm0_dc,
			D4
		);
	pwm1_instance : pwm_module
		PORT MAP (
			CLOCK12,
			pwm1_f,
			pwm1_dc,
			D5
		);
	progmem_instance : progmem
		PORT MAP (
			pmem_adr,
			CLOCK12,
			pmem_dat
		);
END behavior;