Dec 06 13:52:22.590 disk0: C/H/S settings = 1024/4/32
Dec 06 13:52:22.639 CONSOLE: console managed by I/O board
Dec 06 13:52:22.835 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 06 13:52:22.836 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 06 13:52:22.949 ROM: Microcode has started.
Dec 06 13:52:29.389 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:52:29.397 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 06 13:52:29.397 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 06 13:52:29.493 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:52:29.504 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 06 13:52:29.505 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 06 13:52:29.505 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 06 13:52:29.505 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 06 13:52:29.505 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 06 13:52:29.505 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:29.506 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 06 13:52:29.506 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:52:29.506 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 06 13:52:29.506 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 06 13:52:29.506 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 06 13:52:29.506 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 06 13:52:29.507 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 06 13:52:29.507 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 06 13:52:29.507 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 06 13:52:29.507 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 06 13:52:29.511 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 06 13:52:29.511 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 06 13:52:29.511 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 06 13:52:29.822 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:52:29.852 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 06 13:52:29.883 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:52:29.893 ROM: trying to read bootvar 'BOOT'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'RSHELF'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'DSHELF'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'DSHELFINFO'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'CHRG_ID'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'SLOTCACHE'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'OVERTEMP'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'DIAG'
Dec 06 13:52:29.893 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:52:29.919 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 06 13:52:29.932 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 06 13:52:29.933 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 06 13:52:29.933 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 06 13:52:29.933 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:52:29.933 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 06 13:52:29.935 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:52:29.935 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 06 13:52:29.935 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:52:29.935 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 06 13:52:29.943 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 06 13:52:29.943 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 06 13:52:29.962 Calendar: reset
Dec 06 13:52:29.969 CPU0: JIT: partial JIT flush (count=171)
Dec 06 13:52:29.992 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:52:30.021 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:52:30.035 ROM: trying to read bootvar 'BOOTLDR'
Dec 06 13:52:30.036 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 06 13:52:30.110 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.176 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.176 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 06 13:52:30.177 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.177 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.231 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 06 13:52:30.231 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 06 13:52:30.231 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 06 13:52:30.231 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 06 13:52:30.231 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 06 13:52:30.235 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:52:30.244 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 06 13:52:30.249 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 06 13:52:30.249 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.249 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.252 C7200-IO-FE(0): unicast MAC address: ca:00:a2:cc:00:00
Dec 06 13:52:30.253 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.253 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.253 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.253 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.253 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 06 13:52:30.256 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.256 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.256 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 06 13:52:30.257 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 06 13:52:30.257 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 06 13:52:30.257 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.257 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 06 13:52:30.257 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 06 13:52:30.257 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.257 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.265 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.265 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.265 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.265 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.265 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.265 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.268 PA-FE-TX(1): unicast MAC address: ca:00:a2:cc:00:1c
Dec 06 13:52:30.268 C7200-IO-FE(0): unicast MAC address: ca:00:a2:cc:00:00
Dec 06 13:52:30.269 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:52:30.295 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 06 13:52:30.325 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:52:30.349 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.352 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.352 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.352 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.352 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.352 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.353 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:52:30.363 PA-FE-TX(1): unicast MAC address: ca:00:a2:cc:00:1c
Dec 06 13:52:30.364 C7200-IO-FE(0): unicast MAC address: ca:00:a2:cc:00:00
Dec 06 13:52:30.386 CPU0: JIT: partial JIT flush (count=177)
Dec 06 13:52:30.391 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.396 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.396 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.396 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.396 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.396 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.401 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.402 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.402 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.402 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.402 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.402 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.411 PA-FE-TX(1): unicast MAC address: ca:00:a2:cc:00:1c
Dec 06 13:52:30.411 C7200-IO-FE(0): unicast MAC address: ca:00:a2:cc:00:00
Dec 06 13:52:30.471 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:52:30.487 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.492 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.492 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.492 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.492 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.492 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.493 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 06 13:52:30.493 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.493 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 06 13:52:30.493 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 06 13:52:30.493 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 06 13:52:30.493 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 06 13:52:30.500 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:52:30.506 PA-FE-TX(1): unicast MAC address: ca:00:a2:cc:00:1c
Dec 06 13:52:30.506 C7200-IO-FE(0): unicast MAC address: ca:00:a2:cc:00:00
Dec 06 13:52:30.527 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 06 13:52:30.557 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:52:30.582 CPU0: JIT: flushing data structures (compiled pages=232)
Dec 06 13:52:30.611 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:52:30.654 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:52:30.685 CPU0: JIT: partial JIT flush (count=204)
Dec 06 13:52:30.714 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 06 13:52:30.741 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:52:30.769 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:52:30.803 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:52:30.831 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 06 13:52:30.865 CPU0: JIT: partial JIT flush (count=148)
Dec 06 13:52:30.915 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:52:30.951 CPU0: JIT: partial JIT flush (count=188)
Dec 06 13:52:31.084 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:52:31.121 CPU0: JIT: partial JIT flush (count=184)
Dec 06 13:52:31.195 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:52:31.281 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:52:31.320 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:52:31.345 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:52:31.345 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 06 13:52:31.366 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:52:31.392 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 06 13:52:31.420 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:52:31.443 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 06 13:52:31.470 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:52:31.535 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:52:31.563 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 06 13:52:31.567 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:52:31.729 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:52:31.839 CPU0: JIT: partial JIT flush (count=209)
Dec 06 13:52:31.928 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 06 13:52:32.403 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:52:40.560 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:53:01.595 ROM: trying to set bootvar 'RANDOM_NUM=209356910'
Dec 06 13:53:01.596 CPU0: JIT: partial JIT flush (count=170)
Dec 06 13:53:15.562 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:53:25.565 CPU0: JIT: partial JIT flush (count=173)
Dec 06 13:53:27.176 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:53:27.201 CPU0: JIT: partial JIT flush (count=210)
Dec 06 13:53:27.227 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 06 13:53:27.568 CPU0: JIT: partial JIT flush (count=183)
Dec 06 13:53:27.616 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:53:27.644 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:53:27.671 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:53:27.700 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:53:27.827 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:53:27.869 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:53:27.895 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 06 13:53:27.994 CPU0: JIT: partial JIT flush (count=170)
Dec 06 13:53:28.000 ROM: trying to set bootvar 'BSI=0'
Dec 06 13:53:28.001 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 06 13:53:28.001 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 06 13:53:28.405 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 06 13:53:29.341 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:53:30.174 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:53:32.878 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:53:37.631 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:53:40.408 CPU0: JIT: partial JIT flush (count=175)
Dec 06 13:53:44.421 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:53:47.910 CPU0: JIT: partial JIT flush (count=177)
Dec 06 13:53:49.195 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:53:49.932 CPU0: JIT: partial JIT flush (count=180)
Dec 06 13:53:51.090 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:53:51.937 CPU0: JIT: partial JIT flush (count=182)
Dec 06 13:53:59.607 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:54:01.459 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:54:04.951 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 06 13:54:08.618 CPU0: JIT: partial JIT flush (count=174)
Dec 06 13:54:10.393 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:54:11.462 CPU0: JIT: partial JIT flush (count=181)
Dec 06 13:54:17.815 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 06 13:54:19.911 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:54:24.885 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 06 13:54:27.873 CPU0: JIT: partial JIT flush (count=170)
Dec 06 13:54:31.384 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 06 13:54:31.858 CPU0: JIT: partial JIT flush (count=184)
Dec 06 13:54:34.434 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 06 13:54:34.941 CPU0: JIT: partial JIT flush (count=179)
Dec 06 13:54:40.590 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 06 13:54:45.304 CPU0: JIT: partial JIT flush (count=170)
Dec 06 13:54:45.739 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 06 13:54:45.748 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 06 13:54:45.749 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:54:45.749 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 06 13:54:45.774 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:54:45.799 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 06 13:54:45.827 CPU0: JIT: partial JIT flush (count=200)
Dec 06 13:54:45.832 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:54:45.854 CPU0: JIT: flushing data structures (compiled pages=253)
Dec 06 13:54:45.882 CPU0: JIT: partial JIT flush (count=197)
Dec 06 13:54:45.908 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 06 13:54:45.937 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:54:45.962 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:54:45.990 CPU0: JIT: partial JIT flush (count=195)
Dec 06 13:54:46.017 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 06 13:54:46.046 CPU0: JIT: partial JIT flush (count=202)
Dec 06 13:54:46.072 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 06 13:54:46.103 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:54:46.133 CPU0: JIT: flushing data structures (compiled pages=258)
Dec 06 13:54:51.570 CPU0: JIT: partial JIT flush (count=158)
Dec 06 13:54:52.612 CPU0: JIT: flushing data structures (compiled pages=259)
Dec 06 13:54:52.623 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:54:52.645 CPU0: JIT: partial JIT flush (count=191)
Dec 06 13:54:52.671 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 06 13:54:52.700 CPU0: JIT: partial JIT flush (count=200)
Dec 06 13:54:52.706 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:54:52.727 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 06 13:54:52.757 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:54:52.783 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 06 13:54:52.812 CPU0: JIT: partial JIT flush (count=199)
Dec 06 13:54:52.839 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 06 13:54:52.866 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:54:52.893 CPU0: JIT: flushing data structures (compiled pages=271)
Dec 06 13:54:52.923 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:54:52.949 CPU0: JIT: flushing data structures (compiled pages=260)
Dec 06 13:54:52.978 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:54:53.011 CPU0: JIT: flushing data structures (compiled pages=267)
Dec 06 13:54:54.908 CPU0: JIT: partial JIT flush (count=173)
Dec 06 13:54:57.906 CPU0: JIT: flushing data structures (compiled pages=263)
Dec 06 13:55:02.381 CPU0: JIT: partial JIT flush (count=176)
Dec 06 13:55:02.491 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 13:55:09.988 CPU0: JIT: partial JIT flush (count=175)
Dec 06 13:55:18.379 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 06 13:55:18.395 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 06 13:55:18.410 CPU0: JIT: partial JIT flush (count=190)
Dec 06 13:55:18.437 CPU0: JIT: flushing data structures (compiled pages=269)
Dec 06 13:55:18.467 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:55:18.476 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 06 13:55:18.494 CPU0: JIT: flushing data structures (compiled pages=279)
Dec 06 13:55:18.522 CPU0: JIT: partial JIT flush (count=196)
Dec 06 13:55:18.549 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 06 13:55:18.576 CPU0: JIT: partial JIT flush (count=200)
Dec 06 13:55:18.603 CPU0: JIT: flushing data structures (compiled pages=273)
Dec 06 13:55:18.630 CPU0: JIT: partial JIT flush (count=198)
Dec 06 13:55:18.656 CPU0: JIT: flushing data structures (compiled pages=279)
Dec 06 13:55:18.685 CPU0: JIT: partial JIT flush (count=201)
Dec 06 13:55:18.711 CPU0: JIT: flushing data structures (compiled pages=274)
Dec 06 13:55:18.742 CPU0: JIT: partial JIT flush (count=193)
Dec 06 13:55:18.773 CPU0: JIT: flushing data structures (compiled pages=281)
Dec 06 13:55:20.673 CPU0: JIT: partial JIT flush (count=177)
Dec 06 13:55:21.613 Calendar: reset
Dec 06 13:55:21.613 Calendar: reset
Dec 06 13:55:21.613 ROM: trying to set bootvar 'RET_2_RTS=13:55:21 UTC Fri Dec 6 2024'
Dec 06 13:55:21.613 ROM: trying to set bootvar 'RET_2_RCALTS=1733493321'
Dec 06 13:55:21.616 CPU0: JIT: flushing data structures (compiled pages=282)
Dec 06 13:55:22.430 CPU0: JIT: partial JIT flush (count=192)
Dec 06 13:55:27.623 CPU0: JIT: flushing data structures (compiled pages=284)
Dec 06 13:55:27.625 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 06 13:55:27.625 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:55:27.625 CPU0: JIT: PC=0, halting CPU.
Dec 06 13:55:27.777 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:55:27.824 VM: shutdown procedure engaged.
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "io_fpga"
Dec 06 13:55:27.824 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "mp_fpga"
Dec 06 13:55:27.824 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "disk0"
Dec 06 13:55:27.824 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "clpd6729"
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 06 13:55:27.824 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "rom"
Dec 06 13:55:27.824 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Dec 06 13:55:27.824 VM_OBJECT: Shutdown of object "ram"
Dec 06 13:55:27.824 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Dec 06 13:55:27.824 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Dec 06 13:55:27.838 VM_OBJECT: Shutdown of object "sram1_bswap"
Dec 06 13:55:27.838 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.838 VM_OBJECT: Shutdown of object "sram0_bswap"
Dec 06 13:55:27.838 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.838 VM_OBJECT: Shutdown of object "gt64010"
Dec 06 13:55:27.838 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.838 VM_OBJECT: Shutdown of object "zero"
Dec 06 13:55:27.838 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.838 VM_OBJECT: Shutdown of object "nvram"
Dec 06 13:55:27.838 DEVICE: Removal of device nvram, fd=9, host_addr=0x1390000, flags=9
Dec 06 13:55:27.838 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x1390000, len=0x20000
Dec 06 13:55:27.840 VM_OBJECT: Shutdown of object "bootflash"
Dec 06 13:55:27.840 DEVICE: Removal of device bootflash, fd=8, host_addr=0x6340000, flags=1
Dec 06 13:55:27.840 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x6340000, len=0x800000
Dec 06 13:55:27.840 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 06 13:55:27.840 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.840 VM: removing PCI busses.
Dec 06 13:55:27.840 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Dec 06 13:55:27.840 VM: deleting VTTY.
Dec 06 13:55:27.840 VM: deleting system CPUs.
Dec 06 13:55:27.840 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 06 13:55:27.843 VM: shutdown procedure completed.
