Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 08:46:43 2023


Cell Usage:
GTP_DFF_C                    72 uses
GTP_DFF_CE                  359 uses
GTP_DFF_P                     7 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                     12 uses
GTP_LUT2                     46 uses
GTP_LUT3                     22 uses
GTP_LUT4                     29 uses
GTP_LUT5                     68 uses
GTP_LUT5CARRY               160 uses
GTP_LUT5M                    37 uses
GTP_MUX2LUT6                 11 uses
GTP_MUX2LUT7                  1 use
GTP_PLL_E3                    1 use
GTP_ROM32X1                   3 uses
GTP_ROM64X1                   1 use

I/O ports: 10
GTP_INBUF                   3 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 379 of 22560 (1.68%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 379
Total Registers: 438 of 33840 (1.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 10 of 226 (4.42%)


Overview of Control Sets:

Number of unique control sets : 28

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 4        | 0                 4
  [8, 10)     | 3        | 0                 3
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 11       | 0                 11
--------------------------------------------------------------
  The maximum fanout: 61
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                79
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                359
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_sd_rw_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_sd_rw            | 379     | 438     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 160           | 11           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_data_gen         | 75      | 111     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_alarm        | 34      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk          | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_sd_ctrl_top      | 270     | 301     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 75            | 11           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_init        | 104     | 110     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 43            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_read        | 81      | 106     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 5            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sd_write       | 80      | 85      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 6            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                     
************************************************************************************************************************************
                                                                                    Clock   Non-clock                               
 Clock                               Period       Waveform            Type          Loads       Loads  Sources                      
------------------------------------------------------------------------------------------------------------------------------------
 top_sd_rw|sys_clk                   1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                    
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared         40           1  {u_pll_clk/u_pll_e3/CLKOUT1} 
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        296           0  {u_pll_clk/u_pll_e3/CLKOUT0} 
====================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_sd_rw|sys_clk                         
 Inferred_clock_group_1        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT1        
 Inferred_clock_group_2        asynchronous               pll_clk|u_pll_clk/u_pll_e3/CLKOUT0        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                             1.0000 MHz    260.6882 MHz      1000.0000         3.8360        996.164
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                             1.0000 MHz    185.8736 MHz      1000.0000         5.3800        994.620
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                   996.164       0.000              0             75
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                   994.620       0.000              0            431
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
                                                     1.080       0.000              0             75
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                        pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0            431
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT1                499.380       0.000              0             40
 pll_clk|u_pll_clk/u_pll_e3/CLKOUT0                499.380       0.000              0            296
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       1.100 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847       1.947         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_4/I0 (GTP_LUT5)
                                   td                    0.272       2.219 f       u_sd_ctrl_top/u_sd_read/N264_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693       2.912         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I0 (GTP_LUT4)
                                   td                    0.185       3.097 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       3.842         u_sd_ctrl_top/u_sd_read/_N1538
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       4.075 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.075         u_sd_ctrl_top/u_sd_read/_N320
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.105 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.105         u_sd_ctrl_top/u_sd_read/_N321
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.135 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.135         u_sd_ctrl_top/u_sd_read/_N322
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.165 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.165         u_sd_ctrl_top/u_sd_read/_N323
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.195 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.195         u_sd_ctrl_top/u_sd_read/_N324
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.225 r       u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.225         u_sd_ctrl_top/u_sd_read/_N325
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.255 r       u_sd_ctrl_top/u_sd_read/N49_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.255         u_sd_ctrl_top/u_sd_read/_N326
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       4.491 r       u_sd_ctrl_top/u_sd_read/N49_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.491         u_sd_ctrl_top/u_sd_read/_N2026
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/D (GTP_DFF_CE)

 Data arrival time                                                   4.491         Logic Levels: 4  
                                                                                   Logic: 1.435ns(38.575%), Route: 2.285ns(61.425%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771    1000.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.771                          
 clock uncertainty                                      -0.150    1000.621                          

 Setup time                                              0.034    1000.655                          

 Data required time                                               1000.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.655                          
 Data arrival time                                                   4.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       1.100 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847       1.947         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_4/I0 (GTP_LUT5)
                                   td                    0.272       2.219 f       u_sd_ctrl_top/u_sd_read/N264_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693       2.912         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I0 (GTP_LUT4)
                                   td                    0.185       3.097 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       3.842         u_sd_ctrl_top/u_sd_read/_N1538
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       4.075 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.075         u_sd_ctrl_top/u_sd_read/_N320
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.105 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.105         u_sd_ctrl_top/u_sd_read/_N321
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.135 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.135         u_sd_ctrl_top/u_sd_read/_N322
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.165 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.165         u_sd_ctrl_top/u_sd_read/_N323
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.195 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.195         u_sd_ctrl_top/u_sd_read/_N324
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.225 r       u_sd_ctrl_top/u_sd_read/N49_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.225         u_sd_ctrl_top/u_sd_read/_N325
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       4.461 r       u_sd_ctrl_top/u_sd_read/N49_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.461         u_sd_ctrl_top/u_sd_read/_N1955
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                   4.461         Logic Levels: 4  
                                                                                   Logic: 1.405ns(38.076%), Route: 2.285ns(61.924%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771    1000.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.771                          
 clock uncertainty                                      -0.150    1000.621                          

 Setup time                                              0.034    1000.655                          

 Data required time                                               1000.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.655                          
 Data arrival time                                                   4.461                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_flag/CLK (GTP_DFF_C)

                                   tco                   0.329       1.100 r       u_sd_ctrl_top/u_sd_read/rx_flag/Q (GTP_DFF_C)
                                   net (fanout=23)       0.847       1.947         u_sd_ctrl_top/u_sd_read/rx_flag
                                                                                   u_sd_ctrl_top/u_sd_read/N264_4/I0 (GTP_LUT5)
                                   td                    0.272       2.219 f       u_sd_ctrl_top/u_sd_read/N264_4/Z (GTP_LUT5)
                                   net (fanout=12)       0.693       2.912         u_sd_ctrl_top/u_sd_read/N264
                                                                                   u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/I0 (GTP_LUT4)
                                   td                    0.185       3.097 r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/Z (GTP_LUT4)
                                   net (fanout=9)        0.745       3.842         u_sd_ctrl_top/u_sd_read/_N1538
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       4.075 f       u_sd_ctrl_top/u_sd_read/N49_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.075         u_sd_ctrl_top/u_sd_read/_N320
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.105 r       u_sd_ctrl_top/u_sd_read/N49_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.105         u_sd_ctrl_top/u_sd_read/_N321
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.135 r       u_sd_ctrl_top/u_sd_read/N49_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.135         u_sd_ctrl_top/u_sd_read/_N322
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.165 r       u_sd_ctrl_top/u_sd_read/N49_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.165         u_sd_ctrl_top/u_sd_read/_N323
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.195 r       u_sd_ctrl_top/u_sd_read/N49_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.195         u_sd_ctrl_top/u_sd_read/_N324
                                                                                   u_sd_ctrl_top/u_sd_read/N49_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       4.431 r       u_sd_ctrl_top/u_sd_read/N49_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.431         u_sd_ctrl_top/u_sd_read/_N1900
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                   4.431         Logic Levels: 4  
                                                                                   Logic: 1.375ns(37.568%), Route: 2.285ns(62.432%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771    1000.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.771                          
 clock uncertainty                                      -0.150    1000.621                          

 Setup time                                              0.034    1000.655                          

 Data required time                                               1000.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.655                          
 Data arrival time                                                   4.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.094 f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.647         u_sd_ctrl_top/u_sd_read/rx_data_t [0]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[1]_1/I1 (GTP_LUT2)
                                   td                    0.251       1.898 f       u_sd_ctrl_top/u_sd_read/N273[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.898         u_sd_ctrl_top/u_sd_read/N273 [1]
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/D (GTP_DFF_CE)

 Data arrival time                                                   1.898         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.094 f       u_sd_ctrl_top/u_sd_read/rx_data_t[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.647         u_sd_ctrl_top/u_sd_read/rx_data_t [1]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[2]_1/I1 (GTP_LUT2)
                                   td                    0.251       1.898 f       u_sd_ctrl_top/u_sd_read/N273[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.898         u_sd_ctrl_top/u_sd_read/N273 [2]
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/D (GTP_DFF_CE)

 Data arrival time                                                   1.898         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[3]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.094 f       u_sd_ctrl_top/u_sd_read/rx_data_t[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       1.647         u_sd_ctrl_top/u_sd_read/rx_data_t [2]
                                                                                   u_sd_ctrl_top/u_sd_read/N273[3]_1/I1 (GTP_LUT2)
                                   td                    0.251       1.898 f       u_sd_ctrl_top/u_sd_read/N273[3]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       1.898         u_sd_ctrl_top/u_sd_read/N273 [3]
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/D (GTP_DFF_CE)

 Data arrival time                                                   1.898         Logic Levels: 1  
                                                                                   Logic: 0.574ns(50.932%), Route: 0.553ns(49.068%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       0.771         clk_ref_180deg   
                                                                           r       u_sd_ctrl_top/u_sd_read/rx_data_t[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/wr_data_t[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_write/sd_mosi/D (GTP_DFF_P)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_data_gen/wr_data_t[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.478 r       u_data_gen/wr_data_t[1]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       2.148         u_data_gen/wr_data_t [1]
                                                                                   u_data_gen/N5_mux15_4/I0 (GTP_LUT4)
                                   td                    0.283       2.431 f       u_data_gen/N5_mux15_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       2.895         u_data_gen/_N2782
                                                                                   u_data_gen/N5_mux15_16/I2 (GTP_LUT5)
                                   td                    0.300       3.195 f       u_data_gen/N5_mux15_16/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       4.014         u_data_gen/N5    
                                                                                   u_data_gen/N7_1.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       4.247 f       u_data_gen/N7_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.247         u_data_gen/N7_1.co [1]
                                                                                   u_data_gen/N7_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.277 r       u_data_gen/N7_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.277         u_data_gen/N7_1.co [2]
                                                                                   u_data_gen/N7_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.307 r       u_data_gen/N7_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.307         u_data_gen/N7_1.co [3]
                                                                                   u_data_gen/N7_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.337 r       u_data_gen/N7_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.337         u_data_gen/N7_1.co [4]
                                                                                   u_data_gen/N7_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.367 r       u_data_gen/N7_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.367         u_data_gen/N7_1.co [5]
                                                                                   u_data_gen/N7_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.397 r       u_data_gen/N7_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.397         u_data_gen/N7_1.co [6]
                                                                                   u_data_gen/N7_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.427 r       u_data_gen/N7_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.427         u_data_gen/N7_1.co [7]
                                                                                   u_data_gen/N7_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.457 r       u_data_gen/N7_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.457         u_data_gen/N7_1.co [8]
                                                                                   u_data_gen/N7_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.487 r       u_data_gen/N7_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.487         u_data_gen/N7_1.co [9]
                                                                                   u_data_gen/N7_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.517 r       u_data_gen/N7_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.517         u_data_gen/N7_1.co [10]
                                                                                   u_data_gen/N7_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.547 r       u_data_gen/N7_1.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.547         u_data_gen/N7_1.co [11]
                                                                                   u_data_gen/N7_1.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.577 r       u_data_gen/N7_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.577         u_data_gen/N7_1.co [12]
                                                                                   u_data_gen/N7_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.607 r       u_data_gen/N7_1.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.607         u_data_gen/N7_1.co [13]
                                                                                   u_data_gen/N7_1.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.637 r       u_data_gen/N7_1.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.637         u_data_gen/N7_1.co [14]
                                                                                   u_data_gen/N7_1.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.236       4.873 r       u_data_gen/N7_1.fsub_15/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       5.337         wr_data[15]      
                                                                                   u_sd_ctrl_top/u_sd_write/N110_30/ID (GTP_LUT5M)
                                   td                    0.265       5.602 f       u_sd_ctrl_top/u_sd_write/N110_30/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.602         u_sd_ctrl_top/u_sd_write/_N455
                                                                                   u_sd_ctrl_top/u_sd_write/N110_31/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.602 f       u_sd_ctrl_top/u_sd_write/N110_31/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       5.602         u_sd_ctrl_top/u_sd_write/_N456
                                                                                   u_sd_ctrl_top/u_sd_write/N110_32/I0 (GTP_MUX2LUT7)
                                   td                    0.162       5.764 f       u_sd_ctrl_top/u_sd_write/N110_32/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464       6.228         u_sd_ctrl_top/u_sd_write/N110
                                                                                   u_sd_ctrl_top/u_sd_write/sd_mosi_ce_mux/I1 (GTP_LUT5)
                                   td                    0.185       6.413 r       u_sd_ctrl_top/u_sd_write/sd_mosi_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.413         u_sd_ctrl_top/u_sd_write/_N2607
                                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/D (GTP_DFF_P)

 Data arrival time                                                   6.413         Logic Levels: 10 
                                                                                   Logic: 2.383ns(45.270%), Route: 2.881ns(54.730%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149    1001.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_write/sd_mosi/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1001.149                          
 clock uncertainty                                      -0.150    1000.999                          

 Setup time                                              0.034    1001.033                          

 Data required time                                               1001.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.033                          
 Data arrival time                                                   6.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/CE (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.478 r       u_sd_ctrl_top/u_sd_write/data_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       2.083         u_sd_ctrl_top/u_sd_write/data_cnt [1]
                                                                                   u_sd_ctrl_top/u_sd_write/N402_14/I0 (GTP_LUT4)
                                   td                    0.280       2.363 f       u_sd_ctrl_top/u_sd_write/N402_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       2.827         u_sd_ctrl_top/u_sd_write/_N2710
                                                                                   u_sd_ctrl_top/u_sd_write/N402_16/I4 (GTP_LUT5)
                                   td                    0.185       3.012 r       u_sd_ctrl_top/u_sd_write/N402_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.476         u_sd_ctrl_top/u_sd_write/_N2712
                                                                                   u_sd_ctrl_top/u_sd_write/N402_17/I4 (GTP_LUT5)
                                   td                    0.185       3.661 r       u_sd_ctrl_top/u_sd_write/N402_17/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       4.266         u_sd_ctrl_top/u_sd_write/N402
                                                                                   u_sd_ctrl_top/u_sd_write/N437_1_4/I0 (GTP_LUT5M)
                                   td                    0.258       4.524 f       u_sd_ctrl_top/u_sd_write/N437_1_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       4.988         u_sd_ctrl_top/u_sd_write/_N2732
                                                                                   u_sd_ctrl_top/u_sd_write/N440/I4 (GTP_LUT5)
                                   td                    0.172       5.160 f       u_sd_ctrl_top/u_sd_write/N440/Z (GTP_LUT5)
                                   net (fanout=4)        0.464       5.624         u_sd_ctrl_top/u_sd_write/N440
                                                                           f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.624         Logic Levels: 5  
                                                                                   Logic: 1.409ns(31.486%), Route: 3.066ns(68.514%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149    1001.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1001.149                          
 clock uncertainty                                      -0.150    1000.999                          

 Setup time                                             -0.542    1000.457                          

 Data required time                                               1000.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.457                          
 Data arrival time                                                   5.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_write/data_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/CE (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_write/data_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.478 r       u_sd_ctrl_top/u_sd_write/data_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       2.083         u_sd_ctrl_top/u_sd_write/data_cnt [1]
                                                                                   u_sd_ctrl_top/u_sd_write/N402_14/I0 (GTP_LUT4)
                                   td                    0.280       2.363 f       u_sd_ctrl_top/u_sd_write/N402_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       2.827         u_sd_ctrl_top/u_sd_write/_N2710
                                                                                   u_sd_ctrl_top/u_sd_write/N402_16/I4 (GTP_LUT5)
                                   td                    0.185       3.012 r       u_sd_ctrl_top/u_sd_write/N402_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.476         u_sd_ctrl_top/u_sd_write/_N2712
                                                                                   u_sd_ctrl_top/u_sd_write/N402_17/I4 (GTP_LUT5)
                                   td                    0.185       3.661 r       u_sd_ctrl_top/u_sd_write/N402_17/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       4.266         u_sd_ctrl_top/u_sd_write/N402
                                                                                   u_sd_ctrl_top/u_sd_write/N437_1_4/I0 (GTP_LUT5M)
                                   td                    0.258       4.524 f       u_sd_ctrl_top/u_sd_write/N437_1_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       4.988         u_sd_ctrl_top/u_sd_write/_N2732
                                                                                   u_sd_ctrl_top/u_sd_write/N440/I4 (GTP_LUT5)
                                   td                    0.172       5.160 f       u_sd_ctrl_top/u_sd_write/N440/Z (GTP_LUT5)
                                   net (fanout=4)        0.464       5.624         u_sd_ctrl_top/u_sd_write/N440
                                                                           f       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   5.624         Logic Levels: 5  
                                                                                   Logic: 1.409ns(31.486%), Route: 3.066ns(68.514%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149    1001.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1001.149                          
 clock uncertainty                                      -0.150    1000.999                          

 Setup time                                             -0.542    1000.457                          

 Data required time                                               1000.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.457                          
 Data arrival time                                                   5.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/rd_sec_addr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[8]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_data_gen/rd_sec_addr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.472 f       u_data_gen/rd_sec_addr[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       1.936         rd_sec_addr[0]   
                                                                           f       u_sd_ctrl_top/u_sd_read/cmd_rd[8]/D (GTP_DFF_CE)

 Data arrival time                                                   1.936         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.149                          
 clock uncertainty                                       0.000       1.149                          

 Hold time                                               0.047       1.196                          

 Data required time                                                  1.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.196                          
 Data arrival time                                                   1.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/rd_sec_addr[1]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[9]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_data_gen/rd_sec_addr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.472 f       u_data_gen/rd_sec_addr[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       1.936         rd_sec_addr[1]   
                                                                           f       u_sd_ctrl_top/u_sd_read/cmd_rd[9]/D (GTP_DFF_CE)

 Data arrival time                                                   1.936         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.149                          
 clock uncertainty                                       0.000       1.149                          

 Hold time                                               0.047       1.196                          

 Data required time                                                  1.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.196                          
 Data arrival time                                                   1.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_data_gen/rd_sec_addr[2]/CLK (GTP_DFF_CE)
Endpoint    : u_sd_ctrl_top/u_sd_read/cmd_rd[10]/D (GTP_DFF_CE)
Path Group  : pll_clk|u_pll_clk/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.149
  Launch Clock Delay      :  1.149
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_data_gen/rd_sec_addr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       1.472 f       u_data_gen/rd_sec_addr[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       1.936         rd_sec_addr[2]   
                                                                           f       u_sd_ctrl_top/u_sd_read/cmd_rd[10]/D (GTP_DFF_CE)

 Data arrival time                                                   1.936         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_read/cmd_rd[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.149                          
 clock uncertainty                                       0.000       1.149                          

 Hold time                                               0.047       1.196                          

 Data required time                                                  1.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.196                          
 Data arrival time                                                   1.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : sd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.088       2.491 f       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=41)       0.771       3.262         clk_ref_180deg   
                                                                                   u_sd_ctrl_top/N1/I0 (GTP_LUT3)
                                   td                    0.172       3.434 f       u_sd_ctrl_top/N1/Z (GTP_LUT3)
                                   net (fanout=1)        1.091       4.525         nt_sd_clk        
                                                                                   sd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803       7.328 f       sd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.328         sd_clk           
 sd_clk                                                                    f       sd_clk (port)    

 Data arrival time                                                   7.328         Logic Levels: 4  
                                                                                   Logic: 4.375ns(59.703%), Route: 2.953ns(40.297%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)
Endpoint    : sd_cs (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)

                                   tco                   0.329       1.478 r       u_sd_ctrl_top/u_sd_read/rd_busy/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       2.083         u_sd_ctrl_top/rd_busy
                                                                                   u_sd_ctrl_top/N7_6[0]/ID (GTP_LUT5M)
                                   td                    0.265       2.348 f       u_sd_ctrl_top/N7_6[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        1.091       3.439         nt_sd_cs         
                                                                                   sd_cs_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.242 f       sd_cs_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.242         sd_cs            
 sd_cs                                                                     f       sd_cs (port)     

 Data arrival time                                                   6.242         Logic Levels: 2  
                                                                                   Logic: 3.397ns(66.699%), Route: 1.696ns(33.301%)
====================================================================================================

====================================================================================================

Startpoint  : u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)
Endpoint    : sd_mosi (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_clk|u_pll_clk/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=296)      1.149       1.149         clk_ref          
                                                                           r       u_sd_ctrl_top/u_sd_read/rd_busy/CLK (GTP_DFF_C)

                                   tco                   0.329       1.478 r       u_sd_ctrl_top/u_sd_read/rd_busy/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       2.083         u_sd_ctrl_top/rd_busy
                                                                                   u_sd_ctrl_top/N7_6[1]/ID (GTP_LUT5M)
                                   td                    0.265       2.348 f       u_sd_ctrl_top/N7_6[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        1.091       3.439         nt_sd_mosi       
                                                                                   sd_mosi_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.242 f       sd_mosi_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.242         sd_mosi          
 sd_mosi                                                                   f       sd_mosi (port)   

 Data arrival time                                                   6.242         Logic Levels: 2  
                                                                                   Logic: 3.397ns(66.699%), Route: 1.696ns(33.301%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/rx_data_t[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.372       2.583         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_read/N273[0]_1/I0 (GTP_LUT2)
                                   td                    0.172       2.755 f       u_sd_ctrl_top/u_sd_read/N273[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.755         u_sd_ctrl_top/u_sd_read/N273 [0]
                                                                           f       u_sd_ctrl_top/u_sd_read/rx_data_t[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.755         Logic Levels: 2  
                                                                                   Logic: 1.383ns(50.200%), Route: 1.372ns(49.800%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_write/detect_data[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.372       2.583         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_write/N348[0]_1/I0 (GTP_LUT2)
                                   td                    0.172       2.755 f       u_sd_ctrl_top/u_sd_write/N348[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.755         u_sd_ctrl_top/u_sd_write/N348 [0]
                                                                           f       u_sd_ctrl_top/u_sd_write/detect_data[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.755         Logic Levels: 2  
                                                                                   Logic: 1.383ns(50.200%), Route: 1.372ns(49.800%)
====================================================================================================

====================================================================================================

Startpoint  : sd_miso (port)
Endpoint    : u_sd_ctrl_top/u_sd_read/res_flag/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sd_miso                                                 0.000       0.000 r       sd_miso (port)   
                                   net (fanout=1)        0.000       0.000         sd_miso          
                                                                                   sd_miso_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sd_miso_ibuf/O (GTP_INBUF)
                                   net (fanout=9)        1.372       2.583         nt_sd_miso       
                                                                                   u_sd_ctrl_top/u_sd_read/res_flag_ce_mux/I0 (GTP_LUT3)
                                   td                    0.250       2.833 r       u_sd_ctrl_top/u_sd_read/res_flag_ce_mux/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.833         u_sd_ctrl_top/u_sd_read/_N2609
                                                                           r       u_sd_ctrl_top/u_sd_read/res_flag/D (GTP_DFF_C)

 Data arrival time                                                   2.833         Logic Levels: 2  
                                                                                   Logic: 1.461ns(51.571%), Route: 1.372ns(48.429%)
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_sd_ctrl_top/u_sd_read/res_bit_cnt[1]/CLK
====================================================================================================

{pll_clk|u_pll_clk/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_data_gen/rd_comp_data[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_data_gen/rd_comp_data[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          u_data_gen/rd_comp_data[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/sd_rw/prj/compile/top_sd_rw_comp.adf               
|            | D:/ywd/dmpds/sd_rw/prj/top_sd_rw.fdc                            
| Output     | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw_syn.adf             
|            | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw_syn.vm              
|            | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw_controlsets.txt     
|            | D:/ywd/dmpds/sd_rw/prj/synthesize/snr.db                        
|            | D:/ywd/dmpds/sd_rw/prj/synthesize/top_sd_rw.snr                 
+-------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 258 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:7s
