<h2 class="auto-cursor-target" id="NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable"><strong>Configurations Available</strong></h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/></colgroup><tbody><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd">maestro_4x4_64_AXI4_1024_32_AXI4_1024_36_AXI4_1024_64_AXI4_128_36_64_AXI4_64_32_AXI4_32_40_AXI4_2048_32_AXI4_2048_36_03sep20_all_user_1_2n3_1</td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd">maestro_4x4_32_AXI4_1024_36_AXI4_128_40_AXI4_128_40_AXI4_64_36_32_AXI4_128_40_AXI4_32_40_AXI4_32_36_AXI4_256_36_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">3</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_1024_36_AXI4_128_64_AXI4_64_36_AXI4_512_36_32_AXI4_64_36_AXI4_64_64_AXI4_1024_40_AXI4_32_64_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">4</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_128_40_AXI4_128_40_AXI4_256_40_AXI4_1024_32_32_AXI4_1024_40_AXI4_128_36_AXI4_1024_32_AXI4_64_40_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">5</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_2048_36_AXI4_2048_36_AXI4_2048_32_AXI4_512_40_32_AXI4_128_36_AXI4_256_64_AXI4_512_64_AXI4_256_64_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">6</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_512_40_AXI4_1024_64_AXI4_64_64_AXI4_2048_36_32_AXI4_512_32_AXI4_512_32_AXI4_256_40_AXI4_512_36_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">7</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_512_40_AXI4_2048_36_AXI4_256_40_AXI4_128_40_32_AXI4_1024_32_AXI4_512_32_AXI4_64_32_AXI4_1024_64_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">8</td><td colspan="1" class="confluenceTd">maestro_4x4_32_AXI4_64_64_AXI4_2048_32_AXI4_256_36_AXI4_128_32_32_AXI4_128_32_AXI4_64_36_AXI4_64_32_AXI4_128_64_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">9</td><td colspan="1" class="confluenceTd">maestro_4x4_64_AXI4_1024_40_AXI4_64_32_AXI4_512_40_AXI4_512_32_64_AXI4_256_64_AXI4_256_64_AXI4_128_36_AXI4_512_36_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">10</td><td colspan="1" class="confluenceTd">maestro_4x4_64_AXI4_2048_40_AXI4_64_40_AXI4_1024_64_AXI4_64_40_64_AXI4_1024_40_AXI4_1024_36_AXI4_256_40_AXI4_64_64_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">11</td><td colspan="1" class="confluenceTd">maestro_4x4_64_AXI4_256_40_AXI4_64_64_AXI4_512_40_AXI4_32_64_64_AXI4_32_40_AXI4_256_64_AXI4_32_40_AXI4_256_40_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">12</td><td colspan="1" class="confluenceTd">maestro_4x4_64_AXI4_512_32_AXI4_2048_32_AXI4_2048_36_AXI4_2048_32_64_AXI4_32_64_AXI4_128_64_AXI4_2048_40_AXI4_128_32_23Feb21_user_bits.tcl</td></tr><tr><td class="numberingColumn confluenceTd" colspan="1">13</td><td colspan="1" class="confluenceTd">maestro_4x4_64_AXI4_512_40_AXI4_64_32_AXI4_128_40_AXI4_128_64_64_AXI4_128_40_AXI4_256_40_AXI4_256_32_AXI4_1024_36_23Feb21_user_bits.tcl</td></tr></tbody></table></div><pre class="code-java"><br/></pre><h2 id="NativeLayerUserBitsTestPlan(AXItoAXI)-5AXIChannels2Packets"><strong>5 AXI Channels 2 Packets</strong></h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Header Packet </strong>(wArUser, wAwUser, wBUser)</p></td><td class="confluenceTd"><span class="legacy-color-text-blue1">0</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">17</td><td colspan="1" class="confluenceTd">31</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">33</td><td colspan="1" class="confluenceTd">63</td><td colspan="1" class="confluenceTd">64</td></tr><tr><td class="confluenceTd"><strong>Data Packet </strong>(wWUser, wRUser)</td><td class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">4</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">8</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">128</td><td colspan="1" data-highlight-colour="#abf5d1" class="confluenceTd">256</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p class="auto-cursor-target"><strong><span class="legacy-color-text-green5">Colored cells</span> </strong>values in Header and Data packets are covered.</p><h2 class="auto-cursor-target" id="NativeLayerUserBitsTestPlan(AXItoAXI)-References"><strong>References</strong></h2><div class="table-wrap"><table class="wrapped confluenceTable" style="letter-spacing: 0.0px;"><colgroup><col/><col/></colgroup><tbody><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><div class="content-wrapper"><p>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 </p></div></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd"><div class="content-wrapper"><p>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 </p></div></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd"><div class="content-wrapper"><p>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 </p></div></td></tr><tr><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf"></span>
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
 </p></div></td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd"><p><a class="external-link" href="https://arteris-my.sharepoint.com/:x:/p/junie_um/EWioEiqmLAJDuARI9QPfytABfAq6lSA1OJZPJE0RxsGmeA?e=coNJAa" rel="nofollow">https://arteris-my.sharepoint.com/:x:/p/junie_um/EWioEiqmLAJDuARI9QPfytABfAq6lSA1OJZPJE0RxsGmeA?e=coNJAa</a> </p></td></tr></tbody></table></div><p><br/></p><div class="table-wrap"><table class="wrapped confluenceTable" style="letter-spacing: 0.0px;"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh"><br/></th><th class="confluenceTh">Configurations required</th><th class="confluenceTh">Valid values</th><th class="confluenceTh">USER Bits Checkers</th></tr><tr><td class="confluenceTd">Group-1</td><td class="confluenceTd">To cover valid values for wArUser, wAwUser &amp; wBUser</td><td class="confluenceTd">0,1,2,3,4,7,8,9,15,16,17,31,32,33,63,64</td><td class="confluenceTd">1) Compare AwUser bits at target side with transmitted from initiator.<br/>2) Compare BUser bits at initiator side with transmitted from target side.<br/>3) Compare ArUser bits at target side with transmitted from initiator.</td></tr><tr><td class="confluenceTd">Group-2</td><td class="confluenceTd">To cover valid values for wWUser, wRUser</td><td class="confluenceTd">0,1,2,4,8,16,32,64,128, 256</td><td class="confluenceTd"><p>1) Compare WUser bits at target side with transmitted from initiator with respect to awaddr, awlen, awsize, awburst values.<br/>2) Compare RUser bits at initiator side with transmitted from target with respect to araddr, arlen, arsize, arburst values.</p></td></tr></tbody></table></div><p><br/></p><h2 id="NativeLayerUserBitsTestPlan(AXItoAXI)-USERBitsTestPlan"><strong>USER Bits Test Plan</strong></h2><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 98.8861%;"><colgroup><col style="width: 7.5188%;"/><col style="width: 9.02256%;"/><col style="width: 12.0301%;"/><col style="width: 10.5263%;"/><col style="width: 9.85798%;"/><col style="width: 10.0251%;"/><col style="width: 15.0376%;"/><col style="width: 7.85297%;"/><col style="width: 6.51629%;"/><col style="width: 11.5288%;"/></colgroup><tbody><tr><th class="confluenceTh">Sr No</th><th class="confluenceTh">Feature</th><th class="confluenceTh">Parameters</th><th class="confluenceTh">TestCases</th><th class="confluenceTh">Stimulus</th><th class="confluenceTh">Checkers</th><th class="confluenceTh">Configurations</th><th class="confluenceTh">Status</th><th class="confluenceTh"><p>JIRA</p></th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fixed</td><td class="confluenceTd">axburst</td><td class="confluenceTd">axi4_multi_beat_fixed_wr<br/>axi4_multi_beat_fixed_rd<br/>axi4_multi_beat_fixed_wr_rd</td><td class="confluenceTd">Generate transactions with axburst=0</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a><div class="content-wrapper"><p><br/></p></div></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">incr</td><td class="confluenceTd">axburst</td><td class="confluenceTd">axi4_multi_beat_incr_wr<br/>axi4_multi_beat_incr_rd<br/>axi4_multi_beat_incr_wr_rd</td><td class="confluenceTd">Generate transactions with axburst=1</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">wrap</td><td class="confluenceTd">axburst</td><td class="confluenceTd">axi4_multi_beat_wrap_wr<br/>axi4_multi_beat_wrap_rd<br/>axi4_multi_beat_wrap_wr_rd</td><td class="confluenceTd">Generate transactions with axburst=2</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">aligned</td><td class="confluenceTd">addr_align</td><td class="confluenceTd">axi4_multi_beat_wr_rd_align</td><td class="confluenceTd">Generate transactions with addr_align=1 (aligned addresses)</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">unaligned</td><td class="confluenceTd">addr_align</td><td class="confluenceTd">axi4_multi_beat_wr_rd_unalign</td><td class="confluenceTd">Generate transactions with addr_align=0 (unaligned addresses)</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd">narrow</td><td class="confluenceTd">narrow, axsize</td><td class="confluenceTd">axi4_multi_beat_fixed_wr_narrow<br/>axi4_multi_beat_fixed_rd_narrow<br/>axi4_multi_beat_fixed_wr_rd_narrow<br/>axi4_multi_beat_incr_wr_narrow<br/>axi4_multi_beat_incr_rd_narrow<br/>axi4_multi_beat_incr_wr_rd_narrow<br/>axi4_multi_beat_wrap_wr_narrow<br/>axi4_multi_beat_wrap_rd_narrow<br/>axi4_multi_beat_wrap_wr_rd_narrow</td><td class="confluenceTd">Generate transactions with narrow=1 or 2^axsize &lt;= Data width</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">7</td><td class="confluenceTd">wide(non-narrow)</td><td class="confluenceTd">narrow, axsize</td><td class="confluenceTd">axi4_single_beat_wr<br/>axi4_single_beat_rd<br/>axi4_single_beat_wr_rd<br/>axi4_multi_beat_wr<br/>axi4_multi_beat_rd<br/>axi4_multi_beat_wr_rd<br/>axi4_multi_beat_fixed_wr<br/>axi4_multi_beat_fixed_rd<br/>axi4_multi_beat_fixed_wr_rd<br/>axi4_multi_beat_incr_wr<br/>axi4_multi_beat_incr_rd<br/>axi4_multi_beat_incr_wr_rd<br/>axi4_multi_beat_wrap_wr<br/>axi4_multi_beat_wrap_rd<br/>axi4_multi_beat_wrap_wr_rd</td><td class="confluenceTd">Generate transactions with narrow=0 or 2^axsize = Data width</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">8</td><td class="confluenceTd">Exclusive</td><td class="confluenceTd">axlock</td><td class="confluenceTd">axi4_single_beat_exc<br/>axi4_multi_beat_incr_exc<br/>axi4_multi_beat_fixed_exc<br/>axi4_multi_beat_wrap_exc</td><td class="confluenceTd">1. Generate read transaction with arlock=1<br/>2. Generate write transaction with same details(id, len, size) with awlock=1</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">9</td><td class="confluenceTd">non-bufferable</td><td class="confluenceTd">bufferable, axcache[0]</td><td class="confluenceTd">All regular tests excluding axi4_buf</td><td class="confluenceTd">Generate transactions with  bufferable=0 or axcache[0]=0</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">10</td><td class="confluenceTd">bufferable</td><td class="confluenceTd">bufferable, axcache[0]</td><td class="confluenceTd">All normal tests with plusarg enable<br/>axi4_buf</td><td class="confluenceTd">Configurations with early response from initiator/target.<br/>Generate transactions with  bufferable=1 or axcache[0]=1</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">11</td><td class="confluenceTd">non-modifiable</td><td class="confluenceTd">modifiable, axcache[1]</td><td class="confluenceTd"><p>axi4_non_mod</p></td><td class="confluenceTd">Generate transactions with  modifiable=0 or axcache[1]=0</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">12</td><td class="confluenceTd">modifiable</td><td class="confluenceTd">modifiable, axcache[1]</td><td class="confluenceTd">axi4_single_beat_wr_mod<br/>axi4_single_beat_rd_mod<br/>axi4_single_beat_wr_rd_mod<br/>axi4_multi_beat_fixed_wr_mod<br/>axi4_multi_beat_fixed_rd_mod<br/>axi4_multi_beat_fixed_wr_rd_mod<br/>axi4_multi_beat_incr_wr_mod<br/>axi4_multi_beat_incr_rd_mod<br/>axi4_multi_beat_incr_wr_rd_mod<br/>axi4_multi_beat_wrap_wr_mod<br/>axi4_multi_beat_wrap_rd_mod<br/>axi4_multi_beat_wrap_wr_rd_mod</td><td class="confluenceTd">Generate transactions with  modifiable=1 or axcache[1]=1</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">13</td><td class="confluenceTd">response</td><td class="confluenceTd">bresp/rresp</td><td class="confluenceTd"><p>All tests</p><p>axi4_all_in_one_test</p></td><td class="confluenceTd">1. Generate valid write/read transaction<br/>2. Generate valid exclusive transaction<br/>3. Generate unsupported transaction<br/>4. Generate transaction with address range that doesn't belong to any slave</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">14</td><td class="confluenceTd">read data interleave</td><td class="confluenceTd">no_read_data_itlv</td><td class="confluenceTd">axi4_multi_beat_rdi_rd<br/>axi4_multi_beat_rdi_wr_rd<br/>axi4_multi_beat_fixed_rd_rdi<br/>axi4_multi_beat_fixed_wr_rd_rdi<br/>axi4_multi_beat_incr_rd_rdi<br/>axi4_multi_beat_incr_wr_rd_rdi<br/>axi4_multi_beat_wrap_rd_rdi<br/>axi4_multi_beat_wrap_wr_rd_rdi</td><td class="confluenceTd">Generate transactions with no_read_data_itlv = 0</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">15</td><td class="confluenceTd">burst length</td><td class="confluenceTd">axlen</td><td class="confluenceTd"><p>All tests</p><p>axi4_all_in_one_test</p></td><td class="confluenceTd">Generate transactions having random axlen with:<br/>axlen &lt;16 for fixed and wrap; axlen inside {1,3,7,15} for wrap; axlen&lt;256 for incr(AXI4);</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">16</td><td class="confluenceTd">Fixed patterns to user bits</td><td class="confluenceTd">user signals</td><td class="confluenceTd">All tests<br/>axi4_all_in_one_test</td><td class="confluenceTd">Generate transactions with some fixed patterns to user signals.</td><td class="confluenceTd"><p>1. Data integrity checking in scoreboard.<br/>2. USER Bits comparison in scoreboard.</p></td><td class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161550/Native+Layer+User+Bits+Test+Plan+AXI+to+AXI#NativeLayerUserBitsTestPlan(AXItoAXI)-ConfigurationsAvailable">Click to view configurations</a></td><td class="confluenceTd">Pending</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><br/></p><h2 id="NativeLayerUserBitsTestPlan(AXItoAXI)-USERBitsOpenJIRAs"><strong>USER Bits Open JIRAs</strong></h2><p>
    

            

        
     <div class="jim-error-message jim-error-message-table">
        <table class="aui">
            <tbody>
                                <tr></tr>

                <tr>
                                        <th>key</th>
                                        <th>summary</th>
                                        <th>type</th>
                                        <th>created</th>
                                        <th>updated</th>
                                        <th>due</th>
                                        <th>assignee</th>
                                        <th>reporter</th>
                                        <th>priority</th>
                                        <th>status</th>
                                        <th>resolution</th>
                                    </tr>

                <tr>
                    <td colspan="11">
                        <div class="aui-message aui-message-warning">
                            <p class="message">
                                <span class="icon-in-pdf"></span>
                                Unable to locate Jira server for this macro. It may be due to Application Link configuration.
                            </p>
                                                    </div>
                    </td>
                </tr>
            </tbody>
        </table>
    </div>
</p><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160309/USER+Bits+Regression+AXI4+-+AXI4" data-linked-resource-id="16160309" data-linked-resource-version="38" data-linked-resource-type="page">USER Bits Regression (AXI4 - AXI4)</a></p><p><br/></p><p><br/></p>