{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 22:41:47 2014 " "Info: Processing started: Fri Oct 17 22:41:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BancoRegistradores -c BancoRegistradores --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BancoRegistradores -c BancoRegistradores --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vetorReg~96 RegASerEscrito\[1\] Clock 7.343 ns register " "Info: tsu for register \"vetorReg~96\" (data pin = \"RegASerEscrito\[1\]\", clock pin = \"Clock\") is 7.343 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.063 ns + Longest pin register " "Info: + Longest pin to register delay is 10.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns RegASerEscrito\[1\] 1 PIN PIN_G14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 16; PIN Node = 'RegASerEscrito\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegASerEscrito[1] } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.665 ns) + CELL(0.415 ns) 6.910 ns vetorReg~301 2 COMB LCCOMB_X47_Y35_N6 1 " "Info: 2: + IC(5.665 ns) + CELL(0.415 ns) = 6.910 ns; Loc. = LCCOMB_X47_Y35_N6; Fanout = 1; COMB Node = 'vetorReg~301'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { RegASerEscrito[1] vetorReg~301 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.413 ns) 8.091 ns vetorReg~302 3 COMB LCCOMB_X48_Y32_N30 8 " "Info: 3: + IC(0.768 ns) + CELL(0.413 ns) = 8.091 ns; Loc. = LCCOMB_X48_Y32_N30; Fanout = 8; COMB Node = 'vetorReg~302'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { vetorReg~301 vetorReg~302 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.660 ns) 10.063 ns vetorReg~96 4 REG LCFF_X49_Y34_N15 2 " "Info: 4: + IC(1.312 ns) + CELL(0.660 ns) = 10.063 ns; Loc. = LCFF_X49_Y34_N15; Fanout = 2; REG Node = 'vetorReg~96'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { vetorReg~302 vetorReg~96 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 23.03 % ) " "Info: Total cell delay = 2.318 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.745 ns ( 76.97 % ) " "Info: Total interconnect delay = 7.745 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { RegASerEscrito[1] vetorReg~301 vetorReg~302 vetorReg~96 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { RegASerEscrito[1] {} RegASerEscrito[1]~combout {} vetorReg~301 {} vetorReg~302 {} vetorReg~96 {} } { 0.000ns 0.000ns 5.665ns 0.768ns 1.312ns } { 0.000ns 0.830ns 0.415ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns vetorReg~96 3 REG LCFF_X49_Y34_N15 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X49_Y34_N15; Fanout = 2; REG Node = 'vetorReg~96'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Clock~clkctrl vetorReg~96 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~96 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~96 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { RegASerEscrito[1] vetorReg~301 vetorReg~302 vetorReg~96 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { RegASerEscrito[1] {} RegASerEscrito[1]~combout {} vetorReg~301 {} vetorReg~302 {} vetorReg~96 {} } { 0.000ns 0.000ns 5.665ns 0.768ns 1.312ns } { 0.000ns 0.830ns 0.415ns 0.413ns 0.660ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~96 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~96 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DadoLido2\[6\] vetorReg~35 12.695 ns register " "Info: tco from clock \"Clock\" to destination pin \"DadoLido2\[6\]\" through register \"vetorReg~35\" is 12.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns vetorReg~35 3 REG LCFF_X49_Y34_N25 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X49_Y34_N25; Fanout = 2; REG Node = 'vetorReg~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Clock~clkctrl vetorReg~35 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~35 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~35 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.761 ns + Longest register pin " "Info: + Longest register to pin delay is 9.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vetorReg~35 1 REG LCFF_X49_Y34_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y34_N25; Fanout = 2; REG Node = 'vetorReg~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vetorReg~35 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.438 ns) 1.178 ns vetorReg~285 2 COMB LCCOMB_X48_Y34_N26 1 " "Info: 2: + IC(0.740 ns) + CELL(0.438 ns) = 1.178 ns; Loc. = LCCOMB_X48_Y34_N26; Fanout = 1; COMB Node = 'vetorReg~285'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { vetorReg~35 vetorReg~285 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 2.080 ns vetorReg~286 3 COMB LCCOMB_X47_Y34_N6 1 " "Info: 3: + IC(0.464 ns) + CELL(0.438 ns) = 2.080 ns; Loc. = LCCOMB_X47_Y34_N6; Fanout = 1; COMB Node = 'vetorReg~286'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { vetorReg~285 vetorReg~286 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.275 ns) 3.024 ns vetorReg~287 4 COMB LCCOMB_X46_Y34_N20 1 " "Info: 4: + IC(0.669 ns) + CELL(0.275 ns) = 3.024 ns; Loc. = LCCOMB_X46_Y34_N20; Fanout = 1; COMB Node = 'vetorReg~287'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { vetorReg~286 vetorReg~287 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 3.730 ns vetorReg~290 5 COMB LCCOMB_X46_Y34_N30 1 " "Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 3.730 ns; Loc. = LCCOMB_X46_Y34_N30; Fanout = 1; COMB Node = 'vetorReg~290'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { vetorReg~287 vetorReg~290 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.263 ns) + CELL(2.768 ns) 9.761 ns DadoLido2\[6\] 6 PIN PIN_AA16 0 " "Info: 6: + IC(3.263 ns) + CELL(2.768 ns) = 9.761 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'DadoLido2\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { vetorReg~290 DadoLido2[6] } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.357 ns ( 44.64 % ) " "Info: Total cell delay = 4.357 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.404 ns ( 55.36 % ) " "Info: Total interconnect delay = 5.404 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.761 ns" { vetorReg~35 vetorReg~285 vetorReg~286 vetorReg~287 vetorReg~290 DadoLido2[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.761 ns" { vetorReg~35 {} vetorReg~285 {} vetorReg~286 {} vetorReg~287 {} vetorReg~290 {} DadoLido2[6] {} } { 0.000ns 0.740ns 0.464ns 0.669ns 0.268ns 3.263ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.438ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~35 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~35 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.761 ns" { vetorReg~35 vetorReg~285 vetorReg~286 vetorReg~287 vetorReg~290 DadoLido2[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.761 ns" { vetorReg~35 {} vetorReg~285 {} vetorReg~286 {} vetorReg~287 {} vetorReg~290 {} DadoLido2[6] {} } { 0.000ns 0.740ns 0.464ns 0.669ns 0.268ns 3.263ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.438ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RegASerLido2\[0\] DadoLido2\[6\] 14.888 ns Longest " "Info: Longest tpd from source pin \"RegASerLido2\[0\]\" to destination pin \"DadoLido2\[6\]\" is 14.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns RegASerLido2\[0\] 1 PIN PIN_G16 30 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 30; PIN Node = 'RegASerLido2\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegASerLido2[0] } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.102 ns) + CELL(0.393 ns) 6.305 ns vetorReg~285 2 COMB LCCOMB_X48_Y34_N26 1 " "Info: 2: + IC(5.102 ns) + CELL(0.393 ns) = 6.305 ns; Loc. = LCCOMB_X48_Y34_N26; Fanout = 1; COMB Node = 'vetorReg~285'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.495 ns" { RegASerLido2[0] vetorReg~285 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.438 ns) 7.207 ns vetorReg~286 3 COMB LCCOMB_X47_Y34_N6 1 " "Info: 3: + IC(0.464 ns) + CELL(0.438 ns) = 7.207 ns; Loc. = LCCOMB_X47_Y34_N6; Fanout = 1; COMB Node = 'vetorReg~286'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { vetorReg~285 vetorReg~286 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.275 ns) 8.151 ns vetorReg~287 4 COMB LCCOMB_X46_Y34_N20 1 " "Info: 4: + IC(0.669 ns) + CELL(0.275 ns) = 8.151 ns; Loc. = LCCOMB_X46_Y34_N20; Fanout = 1; COMB Node = 'vetorReg~287'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { vetorReg~286 vetorReg~287 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 8.857 ns vetorReg~290 5 COMB LCCOMB_X46_Y34_N30 1 " "Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 8.857 ns; Loc. = LCCOMB_X46_Y34_N30; Fanout = 1; COMB Node = 'vetorReg~290'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { vetorReg~287 vetorReg~290 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.263 ns) + CELL(2.768 ns) 14.888 ns DadoLido2\[6\] 6 PIN PIN_AA16 0 " "Info: 6: + IC(3.263 ns) + CELL(2.768 ns) = 14.888 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'DadoLido2\[6\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { vetorReg~290 DadoLido2[6] } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.122 ns ( 34.40 % ) " "Info: Total cell delay = 5.122 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.766 ns ( 65.60 % ) " "Info: Total interconnect delay = 9.766 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.888 ns" { RegASerLido2[0] vetorReg~285 vetorReg~286 vetorReg~287 vetorReg~290 DadoLido2[6] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.888 ns" { RegASerLido2[0] {} RegASerLido2[0]~combout {} vetorReg~285 {} vetorReg~286 {} vetorReg~287 {} vetorReg~290 {} DadoLido2[6] {} } { 0.000ns 0.000ns 5.102ns 0.464ns 0.669ns 0.268ns 3.263ns } { 0.000ns 0.810ns 0.393ns 0.438ns 0.275ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vetorReg~30 DadoDeEscrita\[1\] Clock -3.084 ns register " "Info: th for register \"vetorReg~30\" (data pin = \"DadoDeEscrita\[1\]\", clock pin = \"Clock\") is -3.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 128 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 128; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns vetorReg~30 3 REG LCFF_X49_Y34_N27 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X49_Y34_N27; Fanout = 2; REG Node = 'vetorReg~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Clock~clkctrl vetorReg~30 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~30 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~30 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.034 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns DadoDeEscrita\[1\] 1 PIN PIN_F17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F17; Fanout = 16; PIN Node = 'DadoDeEscrita\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DadoDeEscrita[1] } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.838 ns) + CELL(0.366 ns) 6.034 ns vetorReg~30 2 REG LCFF_X49_Y34_N27 2 " "Info: 2: + IC(4.838 ns) + CELL(0.366 ns) = 6.034 ns; Loc. = LCFF_X49_Y34_N27; Fanout = 2; REG Node = 'vetorReg~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { DadoDeEscrita[1] vetorReg~30 } "NODE_NAME" } } { "../BancoRegistradores.vhd" "" { Text "C:/INE5406/LuizFilipeJessica/MIPMonociclo/BancoRegistradores.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 19.82 % ) " "Info: Total cell delay = 1.196 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.838 ns ( 80.18 % ) " "Info: Total interconnect delay = 4.838 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { DadoDeEscrita[1] vetorReg~30 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { DadoDeEscrita[1] {} DadoDeEscrita[1]~combout {} vetorReg~30 {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock Clock~clkctrl vetorReg~30 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock {} Clock~combout {} Clock~clkctrl {} vetorReg~30 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { DadoDeEscrita[1] vetorReg~30 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { DadoDeEscrita[1] {} DadoDeEscrita[1]~combout {} vetorReg~30 {} } { 0.000ns 0.000ns 4.838ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 22:41:47 2014 " "Info: Processing ended: Fri Oct 17 22:41:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
