#include <iostream>
#include <string>
#include "codegen_validate.h"
#include "codegen_test.h"

namespace hsa{
namespace brig{

template <typename T, typename T1, typename T2, typename T3> class Instruction3Opcode_Test : public BrigCodeGenTest{
private:
  
  //Instruction in .code buffer
  const T* RefInst;
  //Operands in .operands buffer
  const T1* RefDest;
  const T2* RefSrc1;
  const T3* RefSrc2;
     
public:
  Instruction3Opcode_Test(std::string& in, StringBuffer* sbuf, T* ref, T1* Dest, T2* Src1, T3* Src2) : 
    BrigCodeGenTest(in, sbuf),
    RefInst(ref),
    RefDest(Dest),
    RefSrc1(Src1),
    RefSrc2(Src2) { }
      
  void validate(struct BrigSections* TestOutput){
  
    const char* refbuf = reinterpret_cast<const char *>(&Refbuf->get()[0]);
    const char* getbuf = TestOutput->strings;   
    
    inst_iterator getcode = TestOutput->code_begin();
    const T* getinst = (cast<T>(getcode));
    validate_brig::validate(RefInst, getinst);
    
    const T1 *getdest = reinterpret_cast <const T1*> (&(TestOutput->operands[getinst->o_operands[0]]));
    validate_brig::validate(RefDest, refbuf, getdest, getbuf);
        
    const T2 *getsrc1 = reinterpret_cast <const T2*> (&(TestOutput->operands[getinst->o_operands[1]]));
    validate_brig::validate(RefSrc1, refbuf, getsrc1, getbuf);
    
    const T3 *getsrc2 = reinterpret_cast <const T3*> (&(TestOutput->operands[getinst->o_operands[2]]));
    validate_brig::validate(RefSrc2, refbuf, getsrc2, getbuf);
    
    EXPECT_EQ(0, getinst->o_operands[3]);
    EXPECT_EQ(0, getinst->o_operands[4]);       
  }
};
  
/*
Steps for Unit Test Generation
1. Declare the HSAIL string, and sub-strings, if any
2. Declare all Brig structures that have been created by the HSAIL string and enter correct values.
3. Create a class with the appropriate type
4. Assign the appropriate reference values,  and call Run_Test(). 
*/
  
TEST(CodegenTest, Instruction3Op_CodeGen){  
  
  /********************************** Common variables used by all tests******************************/
  //To keep the stack footprint low
  
  std:: string in; std::string op1, op2, op3;
  StringBuffer* symbols;
  
  BrigOperandReg reg1, reg2, reg3;
  BrigInstBase Out;

  const int size_instBase = sizeof(BrigInstBase);
  const int size_reg = sizeof(BrigOperandReg);
  const int size_imm = sizeof(BrigOperandImmed);
  const int size_wav = sizeof(BrigOperandWaveSz);
  
  /************************************* Test Case 1************************************/
  symbols = new StringBuffer();
  in.assign( "add_pp_sat_u16x2 $s1, $s0, $s3; \n");
  op1.assign("$s1"); op2.assign("$s0"); op3.assign("$s3");
  symbols->append(op1); symbols->append(op2); symbols->append(op3);
  
  Out.size = size_instBase;
  Out.kind = BrigEInstBase;
  Out.opcode = BrigAdd;
  Out.type = Brigu16x2;
  Out.packing = BrigPackPPsat;
  Out.o_operands[0] = 0; Out.o_operands[1] = size_reg; 
  Out.o_operands[2] = 2*size_reg; Out.o_operands[3] = 0; Out.o_operands[4] = 0;
  
  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb32;
  reg1.reserved = 0;
  reg1.name = 0;
  
  reg2 = reg3 = reg1;
  reg2.name = op1.size()+1; reg3.name = op1.size()+1 + op2.size()+1;  
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase1(in, symbols, &Out, &reg1, &reg2, &reg3);
  TestCase1.Run_Test(&Instruction3);
  symbols->clear();


  /***************************Add more Unit Tests************************************/
  
  /******* case 2 reg , reg , reg *******/
  in.assign( "add_s64 $d1, $d2, $d3;\n");
  op1.assign("$d1"); op2.assign("$d2"); op3.assign("$d3");
  symbols->append(op1); symbols->append(op2); symbols->append(op3);
  BrigInstBase out2 = {
    size_instBase,
    BrigEInstBase,
    BrigAdd,
    Brigs64,
    BrigNoPacking,
    {0,                
     size_reg, 
     size_reg * 2, 
     0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;
  reg2.type = Brigb64;
  reg2.reserved = 0;
  reg2.name = op1.size() + 1;

  reg3.size = size_reg;
  reg3.kind = BrigEOperandReg;
  reg3.type = Brigb64;
  reg3.reserved = 0;
  reg3.name = op1.size() + op2.size() + 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase2(in, symbols, &out2, &reg1, &reg2, &reg3);
  TestCase2.Run_Test(&Instruction3);
  symbols->clear();
  
  
  /******* case 3 reg , WAVESIZE , reg *******/
  in.assign( "add_u64 $d1, WAVESIZE, $d3;\n");
  op1.assign("$d1"); op3.assign("$d3");
  symbols->append(op1); symbols->append(op3);

  BrigInstBase out3 = {
    size_instBase,
    BrigEInstBase,
    BrigAdd,
    Brigu64,
    BrigNoPacking,
    {0,  
     size_reg,
     size_reg + size_wav,
     0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  reg3.size = size_reg;
  reg3.kind = BrigEOperandReg;
  reg3.type = Brigb64;
  reg3.reserved = 0;
  reg3.name = op1.size() + 1;

  BrigOperandWaveSz wav = {
    size_wav,
    BrigEOperandWaveSz
  };

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandWaveSz, BrigOperandReg> 
            TestCase3(in, symbols, &out3, &reg1, &wav, &reg3);
  TestCase3.Run_Test(&Instruction3);
  symbols->clear();


  /******* case 4 reg , immed , WAVESIZE *******/
  in.assign( "add_ps_sat_s16x4 $d1, 0x40, WAVESIZE;\n");
  op1.assign("$d1"); symbols->append(op1);
  BrigInstBase out4 = {
    size_instBase,
    BrigEInstBase, 
    BrigAdd, 
    Brigs16x4,
    BrigPackPSsat,
    {0, size_reg, 
     size_reg + size_imm, 
     0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  BrigOperandImmed imm = {
    size_imm,
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm.bits.u = 0x40;
  
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandWaveSz> 
            TestCase4(in, symbols, &out4, &reg1, &imm, &wav);
  TestCase4.Run_Test(&Instruction3);
  symbols->clear();


  /******* case 5 reg , immed , immed *******/
  in.assign( "div_s32 $s1, 100, 10;\n");
  op1.assign("$s1"); symbols->append(op1);
  BrigInstBase out5 = {
    size_instBase,
    BrigEInstBase,
    BrigDiv,
    Brigs32,
    BrigNoPacking,
    {0, 
     size_reg, 
     size_reg + size_imm, 
     0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb32;
  reg1.reserved = 0;
  reg1.name = 0;


  BrigOperandImmed imm2 = {
    size_imm,
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm2.bits.u = 100;

  BrigOperandImmed imm3 = {
    size_imm,
    BrigEOperandImmed,
    Brigb32,
    0,
    {0}
  };
  imm3.bits.u = 10;


  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandImmed> 
            TestCase5(in, symbols, &out5, &reg1, &imm2, &imm3);
  TestCase5.Run_Test(&Instruction3);
  symbols->clear();


  /******* case 6 reg , reg , immed *******/
  in.assign( "div_u64 $d1, $d3, 0x1234945;\n");
  op1.assign("$d1"); op2.assign("$d3");
  symbols->append(op1); symbols->append(op2);
  BrigInstBase out6 = {
    size_instBase,
    BrigEInstBase,
    BrigDiv,
    Brigu64,
    BrigNoPacking,
    {0, size_reg, 
     size_reg * 2, 0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;
  reg2.type = Brigb64;
  reg2.reserved = 0;
  reg2.name = op1.size() + 1;

  imm3.size = size_imm;
  imm3.kind = BrigEOperandImmed;
  imm3.type = Brigb32;
  imm3.reserved = 0;
  imm3.bits.u = 0x1234945;
 
  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase6(in, symbols, &out6, &reg1, &reg2, &imm3);
  TestCase6.Run_Test(&Instruction3);
  symbols->clear();


  /******* case 7 reg , reg , WAVESIZE *******/
  in.assign( "rem_s64 $d1, $d3, WAVESIZE;\n");
  op1.assign("$d1"); op2.assign("$d3");
  symbols->append(op1); symbols->append(op2);
  BrigInstBase out7 = {
    size_instBase,
    BrigEInstBase, 
    BrigRem, 
    Brigs64,
    BrigNoPacking,
    {0, size_reg,
     size_reg * 2, 0, 0}
  };
 
  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;
  reg2.type = Brigb64;
  reg2.reserved = 0;
  reg2.name = op1.size() + 1;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandWaveSz> 
            TestCase7(in, symbols, &out7, &reg1, &reg2, &wav);
  TestCase7.Run_Test(&Instruction3);
  symbols->clear();

  /******* case 8 reg , immed , immed *******/
  in.assign( "rem_u64 $d1, 0x040, 0x12349456;\n");
  op1.assign("$d1"); symbols->append(op1);

  BrigInstBase out8 = {
    size_instBase,
    BrigEInstBase, 
    BrigRem, 
    Brigu64,
    BrigNoPacking,
    {0, size_reg, 
     size_reg + size_imm, 
     0, 0}
  };
  
  imm2.size = size_imm;
  imm2.kind = BrigEOperandImmed;
  imm2.type = Brigb32;
  imm2.reserved = 0;
  imm2.bits.u = 0x040;
  
  imm3.size = size_imm;
  imm3.kind = BrigEOperandImmed;
  imm3.type = Brigb32;
  imm3.reserved = 0;
  imm3.bits.u = 0x12349456;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandImmed, BrigOperandImmed> 
            TestCase8(in, symbols, &out8, &reg1, &imm2, &imm3);
  TestCase8.Run_Test(&Instruction3);
  symbols->clear();

  /******* case 9 reg , reg , immed *******/
  in.assign( "shl_u32 $s1, $s1, 2;\n");
  op1.assign("$s1");  symbols->append(op1);
  BrigInstBase out9 = {
    size_instBase,
    BrigEInstBase, 
    BrigShl, 
    Brigu32,
    BrigNoPacking,
    {0, 0, size_reg, 0, 0}
  };
  
  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb64;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;
  reg2.type = reg1.type = Brigb32;
  reg2.reserved = 0;
  reg2.name = 0;

  imm3.size = size_imm;
  imm3.kind = BrigEOperandImmed;
  imm3.type = Brigb32;
  imm3.reserved = 0;
  imm3.bits.u = 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase9(in, symbols, &out9, &reg1, &reg2, &imm3);
  TestCase9.Run_Test(&Instruction3);
  symbols->clear();

  /******* case 10 reg , reg , immed *******/
  in.assign("class_f32 $c1, $s2, 0x10;");
  op1.assign("$c1"); op2.assign("$s2");
  symbols->append(op1); symbols->append(op2);

  BrigInstBase out10 = {
    size_instBase,
    BrigEInstBase, 
    BrigClass, 
    Brigb1,
    BrigNoPacking,
    {0, size_reg, size_reg * 2, 0, 0}
  };

  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb1;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;
  reg2.type = Brigb32;
  reg2.reserved = 0;
  reg2.name = op1.size() + 1;

  imm3.size = size_imm;
  imm3.kind = BrigEOperandImmed;
  imm3.type = Brigb32;
  imm3.reserved = 0;
  imm3.bits.u = 0x10;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandImmed> 
            TestCase10(in, symbols, &out10, &reg1, &reg2, &imm3);
  TestCase10.Run_Test(&Instruction3);
  symbols->clear();

  /******* case 11 reg , reg , reg *******/ 
  in.assign("class_f64 $c0, $d1, $s1;");
  op1.assign("$c0"); op2.assign("$d1"); op3.assign("$s1");
  symbols->append(op1); symbols->append(op2); symbols->append(op3);

  BrigInstBase out11 = {
    size_instBase,
    BrigEInstBase, 
    BrigClass, 
    Brigb1,
    BrigNoPacking,
    {0, size_reg, size_reg * 2, 0, 0}
  };
  reg1.size = size_reg;
  reg1.kind = BrigEOperandReg;
  reg1.type = Brigb1;
  reg1.reserved = 0;
  reg1.name = 0;

  reg2.size = size_reg;
  reg2.kind = BrigEOperandReg;  
  reg2.type = Brigb64;
  reg2.reserved = 0;
  reg2.name = op1.size() + 1;

  reg3.size = size_reg;
  reg3.kind = BrigEOperandReg;
  reg3.type = Brigb32;
  reg3.reserved = 0;
  reg3.name = op1.size() + op2.size() + 2;

  Instruction3Opcode_Test<BrigInstBase, BrigOperandReg, BrigOperandReg, BrigOperandReg> 
            TestCase11(in, symbols, &out11, &reg1, &reg2, &reg3);
  TestCase11.Run_Test(&Instruction3);
  symbols->clear();
  }

} //namespace hsa
} //namespace brig




