{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732226307861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 15:58:27 2024 " "Processing started: Thu Nov 21 15:58:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732226307861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732226307861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732226307861 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732226308125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732226308228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732226308228 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732226308249 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732226308249 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732226308526 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732226308580 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732226308596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732226308609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732226308652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732226308652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.748 " "Worst-case setup slack is -1.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.748             -24.371 iCLK  " "   -1.748             -24.371 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226308653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 iCLK  " "    0.332               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226308659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.147 " "Worst-case recovery slack is 13.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.147               0.000 iCLK  " "   13.147               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226308662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.242 " "Worst-case removal slack is 2.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.242               0.000 iCLK  " "    2.242               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226308664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.623 " "Worst-case minimum pulse width slack is 9.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.623               0.000 iCLK  " "    9.623               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226308666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226308666 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.642 ns " "Worst Case Available Settling Time: 18.642 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226308741 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308741 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.748 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.748" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.748 (VIOLATED) " "Path #1: Setup slack is -1.748 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.198      3.198  F        clock network delay " "    13.198      3.198  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.430      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "    13.430      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.430      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q " "    13.430      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.754      0.324 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad " "    13.754      0.324 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.879      0.125 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout " "    13.879      0.125 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.475      0.596 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad " "    14.475      0.596 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.625      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout " "    14.625      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.654      1.029 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa " "    15.654      1.029 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.071      0.417 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout " "    16.071      0.417 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.860      2.789 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab " "    18.860      2.789 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.294      0.434 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout " "    19.294      0.434 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.543      0.249 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad " "    19.543      0.249 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.668      0.125 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout " "    19.668      0.125 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.937      0.269 FF    IC  e_equalityModule\|Equal0~15\|datab " "    19.937      0.269 FF    IC  e_equalityModule\|Equal0~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.378      0.441 FR  CELL  e_equalityModule\|Equal0~15\|combout " "    20.378      0.441 FR  CELL  e_equalityModule\|Equal0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.086      0.708 RR    IC  e_equalityModule\|Equal0~16\|datac " "    21.086      0.708 RR    IC  e_equalityModule\|Equal0~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.353      0.267 RF  CELL  e_equalityModule\|Equal0~16\|combout " "    21.353      0.267 RF  CELL  e_equalityModule\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.582      0.229 FF    IC  e_equalityModule\|Equal0~23\|datad " "    21.582      0.229 FF    IC  e_equalityModule\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.707      0.125 FF  CELL  e_equalityModule\|Equal0~23\|combout " "    21.707      0.125 FF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.945      0.238 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad " "    21.945      0.238 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.070      0.125 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout " "    22.070      0.125 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.320      0.250 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad " "    22.320      0.250 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.470      0.150 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout " "    22.470      0.150 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.227      0.757 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad " "    23.227      0.757 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.366      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout " "    23.366      0.139 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.593      0.227 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad " "    23.593      0.227 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.743      0.150 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout " "    23.743      0.150 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.492      0.749 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad " "    24.492      0.749 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.647      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout " "    24.647      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.647      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d " "    24.647      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.734      0.087 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    24.734      0.087 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      2.980  R        clock network delay " "    22.980      2.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.988      0.008           clock pessimism removed " "    22.988      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968     -0.020           clock uncertainty " "    22.968     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    22.986      0.018     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.734 " "Data Arrival Time  :    24.734" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.986 " "Data Required Time :    22.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.748 (VIOLATED) " "Slack              :    -1.748 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308748 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308748 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.332  " "Path #1: Hold slack is 0.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      2.989  R        clock network delay " "     2.989      2.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.221      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "     3.221      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.221      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q " "     3.221      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      0.692 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\] " "     3.913      0.692 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.985      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.985      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.463      3.463  R        clock network delay " "     3.463      3.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431     -0.032           clock pessimism removed " "     3.431     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.431      0.000           clock uncertainty " "     3.431      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.653      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.653      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.985 " "Data Arrival Time  :     3.985" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.653 " "Data Required Time :     3.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.332  " "Slack              :     0.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.147 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.147  " "Path #1: Recovery slack is 13.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.096      3.096  R        clock network delay " "     3.096      3.096  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     3.328      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.000 RR  CELL  hazard_Detection\|o_Flush\|q " "     3.328      0.000 RR  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.328      0.000 RR    IC  comb~0\|datac " "     3.328      0.000 RR    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.409 RR  CELL  comb~0\|combout " "     3.737      0.409 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.148      3.411 RR    IC  comb~0clkctrl\|inclk\[0\] " "     7.148      3.411 RR    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.148      0.000 RR  CELL  comb~0clkctrl\|outclk " "     7.148      0.000 RR  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.095      1.947 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn " "     9.095      1.947 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.864      0.769 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "     9.864      0.769 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.981      2.981  R        clock network delay " "    22.981      2.981  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.013      0.032           clock pessimism removed " "    23.013      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993     -0.020           clock uncertainty " "    22.993     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.011      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "    23.011      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.864 " "Data Arrival Time  :     9.864" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.011 " "Data Required Time :    23.011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.147  " "Slack              :    13.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.242 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.242" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.242  " "Path #1: Removal slack is 2.242 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398      3.398  R        clock network delay " "     3.398      3.398  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "     3.630      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.000 RR  CELL  hazard_Detection\|o_FlushIFID\|q " "     3.630      0.000 RR  CELL  hazard_Detection\|o_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.619      0.989 RR    IC  comb~2\|datad " "     4.619      0.989 RR    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.768      0.149 RR  CELL  comb~2\|combout " "     4.768      0.149 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.188      0.420 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     5.188      0.420 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.917      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     5.917      0.729 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      3.521  R        clock network delay " "     3.521      3.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489     -0.032           clock pessimism removed " "     3.489     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.000           clock uncertainty " "     3.489      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.675      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     3.675      0.186      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.917 " "Data Arrival Time  :     5.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.675 " "Data Required Time :     3.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.242  " "Slack              :     2.242 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226308755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226308755 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732226308756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732226308771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732226309075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732226309185 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732226309185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.843 " "Worst-case setup slack is -0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -1.503 iCLK  " "   -0.843              -1.503 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 iCLK  " "    0.335               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.742 " "Worst-case recovery slack is 13.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.742               0.000 iCLK  " "   13.742               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.016 " "Worst-case removal slack is 2.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.016               0.000 iCLK  " "    2.016               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309201 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.316 ns " "Worst Case Available Settling Time: 20.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309274 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309274 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.843 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.843 (VIOLATED) " "Path #1: Setup slack is -0.843 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.886      2.886  F        clock network delay " "    12.886      2.886  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.099      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "    13.099      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.099      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q " "    13.099      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.331      0.232 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad " "    13.331      0.232 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.475      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout " "    13.475      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.060      0.585 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad " "    14.060      0.585 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.204      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout " "    14.204      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.168      0.964 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa " "    15.168      0.964 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.548      0.380 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout " "    15.548      0.380 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.164      2.616 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab " "    18.164      2.616 RR    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.559      0.395 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout " "    18.559      0.395 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.786      0.227 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad " "    18.786      0.227 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.896      0.110 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout " "    18.896      0.110 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.140      0.244 FF    IC  e_equalityModule\|Equal0~15\|datab " "    19.140      0.244 FF    IC  e_equalityModule\|Equal0~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.531      0.391 FR  CELL  e_equalityModule\|Equal0~15\|combout " "    19.531      0.391 FR  CELL  e_equalityModule\|Equal0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.199      0.668 RR    IC  e_equalityModule\|Equal0~16\|datac " "    20.199      0.668 RR    IC  e_equalityModule\|Equal0~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.442      0.243 RF  CELL  e_equalityModule\|Equal0~16\|combout " "    20.442      0.243 RF  CELL  e_equalityModule\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.651      0.209 FF    IC  e_equalityModule\|Equal0~23\|datad " "    20.651      0.209 FF    IC  e_equalityModule\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.761      0.110 FF  CELL  e_equalityModule\|Equal0~23\|combout " "    20.761      0.110 FF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.977      0.216 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad " "    20.977      0.216 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.087      0.110 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout " "    21.087      0.110 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.315      0.228 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad " "    21.315      0.228 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.449      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout " "    21.449      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.156      0.707 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad " "    22.156      0.707 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.300      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout " "    22.300      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.487      0.187 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad " "    22.487      0.187 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.631      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout " "    22.631      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.335      0.704 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad " "    23.335      0.704 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.479      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout " "    23.479      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.479      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d " "    23.479      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.559      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    23.559      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.710      2.710  R        clock network delay " "    22.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.717      0.007           clock pessimism removed " "    22.717      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697     -0.020           clock uncertainty " "    22.697     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.716      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    22.716      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.559 " "Data Arrival Time  :    23.559" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.716 " "Data Required Time :    22.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.843 (VIOLATED) " "Slack              :    -0.843 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.335" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.335  " "Path #1: Hold slack is 0.335 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.718      2.718  R        clock network delay " "     2.718      2.718  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.931      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "     2.931      0.213     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.931      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q " "     2.931      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.576      0.645 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\] " "     3.576      0.645 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.649      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      3.141  R        clock network delay " "     3.141      3.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.113     -0.028           clock pessimism removed " "     3.113     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.113      0.000           clock uncertainty " "     3.113      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.314      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.314      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.649 " "Data Arrival Time  :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.314 " "Data Required Time :     3.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.335  " "Slack              :     0.335 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309286 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.742 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309287 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309287 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309287 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.742  " "Path #1: Recovery slack is 13.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.813      2.813  R        clock network delay " "     2.813      2.813  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     3.026      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.000 RR  CELL  hazard_Detection\|o_Flush\|q " "     3.026      0.000 RR  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.000 RR    IC  comb~0\|datac " "     3.026      0.000 RR    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      0.366 RR  CELL  comb~0\|combout " "     3.392      0.366 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.575      3.183 RR    IC  comb~0clkctrl\|inclk\[0\] " "     6.575      3.183 RR    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.575      0.000 RR  CELL  comb~0clkctrl\|outclk " "     6.575      0.000 RR  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.305      1.730 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn " "     8.305      1.730 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.995      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "     8.995      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.710      2.710  R        clock network delay " "    22.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.738      0.028           clock pessimism removed " "    22.738      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.718     -0.020           clock uncertainty " "    22.718     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.737      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "    22.737      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.995 " "Data Arrival Time  :     8.995" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.737 " "Data Required Time :    22.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.742  " "Slack              :    13.742 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.016 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.016" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309289 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.016  " "Path #1: Removal slack is 2.016 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.091      3.091  R        clock network delay " "     3.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "     3.304      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 FF  CELL  hazard_Detection\|o_FlushIFID\|q " "     3.304      0.000 FF  CELL  hazard_Detection\|o_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      0.910 FF    IC  comb~2\|datad " "     4.214      0.910 FF    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.319      0.105 FF  CELL  comb~2\|combout " "     4.319      0.105 FF  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.697      0.378 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     4.697      0.378 FF    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.360      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     5.360      0.663 FR  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      3.201  R        clock network delay " "     3.201      3.201  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173     -0.028           clock pessimism removed " "     3.173     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      0.000           clock uncertainty " "     3.173      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.344      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     3.344      0.171      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.360 " "Data Arrival Time  :     5.360" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.344 " "Data Required Time :     3.344" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.016  " "Slack              :     2.016 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309289 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309289 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732226309289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.744 " "Worst-case setup slack is 3.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.744               0.000 iCLK  " "    3.744               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 iCLK  " "    0.132               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.303 " "Worst-case recovery slack is 16.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.303               0.000 iCLK  " "   16.303               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 iCLK  " "    1.058               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.367 " "Worst-case minimum pulse width slack is 9.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.367               0.000 iCLK  " "    9.367               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732226309395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732226309395 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.487 ns " "Worst Case Available Settling Time: 29.487 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732226309469 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.744 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309477 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309477 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.744  " "Path #1: Setup slack is 3.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.067      2.067  F        clock network delay " "    12.067      2.067  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.172      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q " "    12.172      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:9:REGI\|dffg:\\G_NBit_Reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.172      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q " "    12.172      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:9:REGI\|\\G_NBit_Reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.327      0.155 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad " "    12.327      0.155 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.390      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout " "    12.390      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.697      0.307 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad " "    12.697      0.307 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.760      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout " "    12.760      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.292      0.532 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa " "    13.292      0.532 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.485      0.193 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout " "    13.485      0.193 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.980      1.495 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab " "    14.980      1.495 FF    IC  g_REGFILE\|g_MUX_RS\|Mux20~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.172      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout " "    15.172      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.291      0.119 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad " "    15.291      0.119 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.354      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout " "    15.354      0.063 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:11:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.487      0.133 FF    IC  e_equalityModule\|Equal0~15\|datab " "    15.487      0.133 FF    IC  e_equalityModule\|Equal0~15\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.706      0.219 FR  CELL  e_equalityModule\|Equal0~15\|combout " "    15.706      0.219 FR  CELL  e_equalityModule\|Equal0~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.041      0.335 RR    IC  e_equalityModule\|Equal0~16\|datac " "    16.041      0.335 RR    IC  e_equalityModule\|Equal0~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.165      0.124 RF  CELL  e_equalityModule\|Equal0~16\|combout " "    16.165      0.124 RF  CELL  e_equalityModule\|Equal0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.110 FF    IC  e_equalityModule\|Equal0~23\|datad " "    16.275      0.110 FF    IC  e_equalityModule\|Equal0~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.338      0.063 FF  CELL  e_equalityModule\|Equal0~23\|combout " "    16.338      0.063 FF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.453      0.115 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad " "    16.453      0.115 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.525      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout " "    16.525      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.627      0.102 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad " "    16.627      0.102 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.693      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout " "    16.693      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg2:25:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.098      0.405 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad " "    17.098      0.405 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.161      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout " "    17.161      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.267      0.106 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad " "    17.267      0.106 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.330      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout " "    17.330      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.733      0.403 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad " "    17.733      0.403 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.796      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout " "    17.796      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:7:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.796      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d " "    17.796      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:7:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.846      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    17.846      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      1.599  R        clock network delay " "    21.599      1.599  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.603      0.004           clock pessimism removed " "    21.603      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583     -0.020           clock uncertainty " "    21.583     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q " "    21.590      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:7:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.846 " "Data Arrival Time  :    17.846" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.590 " "Data Required Time :    21.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.744  " "Slack              :     3.744 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309478 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.132 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.132" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.132  " "Path #1: Hold slack is 0.132 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      1.603  R        clock network delay " "     1.603      1.603  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q " "     1.708      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q " "     1.708      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:1:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.322 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\] " "     2.030      0.322 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     2.066      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.850      1.850  R        clock network delay " "     1.850      1.850  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830     -0.020           clock pessimism removed " "     1.830     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.830      0.000           clock uncertainty " "     1.830      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.934      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     1.934      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.066 " "Data Arrival Time  :     2.066" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.934 " "Data Required Time :     1.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.132  " "Slack              :     0.132 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.303 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309484 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.303  " "Path #1: Recovery slack is 16.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.663      1.663  R        clock network delay " "     1.663      1.663  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.768      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     1.768      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.768      0.000 FF  CELL  hazard_Detection\|o_Flush\|q " "     1.768      0.000 FF  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.768      0.000 FF    IC  comb~0\|datac " "     1.768      0.000 FF    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.963      0.195 FF  CELL  comb~0\|combout " "     1.963      0.195 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      1.853 FF    IC  comb~0clkctrl\|inclk\[0\] " "     3.816      1.853 FF    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.816      0.000 FF  CELL  comb~0clkctrl\|outclk " "     3.816      0.000 FF  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.913      1.097 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn " "     4.913      1.097 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:23:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.304      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "     5.304      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.600      1.600  R        clock network delay " "    21.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.620      0.020           clock pessimism removed " "    21.620      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.600     -0.020           clock uncertainty " "    21.600     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.607      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q " "    21.607      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.304 " "Data Arrival Time  :     5.304" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.607 " "Data Required Time :    21.607" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.303  " "Slack              :    16.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309484 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309484 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.058 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.058" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.058  " "Path #1: Removal slack is 1.058 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "From Node    : hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "To Node      : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      1.796  R        clock network delay " "     1.796      1.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID " "     1.901      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_FlushIFID" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.000 RR  CELL  hazard_Detection\|o_FlushIFID\|q " "     1.901      0.000 RR  CELL  hazard_Detection\|o_FlushIFID\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.364      0.463 RR    IC  comb~2\|datad " "     2.364      0.463 RR    IC  comb~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.065 RR  CELL  comb~2\|combout " "     2.429      0.065 RR  CELL  comb~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.617      0.188 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn " "     2.617      0.188 RR    IC  IFID_Pipeline_Reg\|\\G_NBit_RegPC:2:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     2.983      0.366 RF  CELL  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.861      1.861  R        clock network delay " "     1.861      1.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841     -0.020           clock pessimism removed " "     1.841     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      0.000           clock uncertainty " "     1.841      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q " "     1.925      0.084      uTh  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:2:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.983 " "Data Arrival Time  :     2.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.925 " "Data Required Time :     1.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.058  " "Slack              :     1.058 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732226309485 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732226309485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732226309719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732226309731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732226309787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 15:58:29 2024 " "Processing ended: Thu Nov 21 15:58:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732226309787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732226309787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732226309787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732226309787 ""}
