Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16242
gpu_sim_insn = 45318
gpu_ipc =       2.7902
gpu_tot_sim_cycle = 16242
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7902
gpu_tot_issued_cta = 8
gpu_occupancy = 12.6640% 
gpu_tot_occupancy = 12.6640% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0100
partiton_level_parallism_total  =       0.0100
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3854 GB/Sec
L2_BW_total  =       0.3854 GB/Sec
gpu_total_sim_rate=22659

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546	W0_Idle:33934	W0_Scoreboard:31009	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 651 
max_icnt2mem_latency = 42 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:74 	8 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         638       638    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         639       638    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         639       635    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         641       638    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         635       640    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         641       633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         643       640    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         644       638    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         646       640    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         635       632    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         640       640    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         691       629    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         646       633    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         648       632    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         646       635    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         641       632    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001161
n_activity=594 dram_eff=0.01852
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.465000
Bank_Level_Parallism_Col = 1.462312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.462312 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94553 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=530 dram_eff=0.01887
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=443 dram_eff=0.02032
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004545
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94532 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=455 dram_eff=0.02198
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009050
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=799 dram_eff=0.01252
bk0: 1a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94455 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.498e-05
n_activity=492 dram_eff=0.01829
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316742
Bank_Level_Parallism_Col = 1.313636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.313636 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94532 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94743 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.443e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000084 
total_CMD = 94753 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94556 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94743 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001372
n_activity=693 dram_eff=0.01876
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.311111
Bank_Level_Parallism_Col = 1.308036
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013393
GrpLevelPara = 1.308036 

BW Util details:
bwutil = 0.000137 
total_CMD = 94753 
util_bw = 13 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94528 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=564 dram_eff=0.0195
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.313901
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94530 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001266
n_activity=924 dram_eff=0.01299
bk0: 2a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310000
Bank_Level_Parallism_Col = 1.308725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003356
GrpLevelPara = 1.308725 

BW Util details:
bwutil = 0.000127 
total_CMD = 94753 
util_bw = 12 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94453 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=530 dram_eff=0.01887
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.315315
Bank_Level_Parallism_Col = 1.312217
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004525
GrpLevelPara = 1.312217 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94531 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00409486
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=568 dram_eff=0.01937
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.313901
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009009
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 94530 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00396821

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16242
Req_Network_injected_packets_per_cycle =       0.0100 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16242
Reply_Network_injected_packets_per_cycle =        0.0100
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.3137
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22659 (inst/sec)
gpgpu_simulation_rate = 8121 (cycle/sec)
gpgpu_silicon_slowdown = 147765x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5872
gpu_sim_insn = 49292
gpu_ipc =       8.3944
gpu_tot_sim_cycle = 22114
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.2783
gpu_tot_issued_cta = 16
gpu_occupancy = 21.0918% 
gpu_tot_occupancy = 15.7113% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0286
partiton_level_parallism_total  =       0.0150
partiton_level_parallism_util =       3.7333
partiton_level_parallism_util_total  =       3.4479
L2_BW  =       1.0986 GB/Sec
L2_BW_total  =       0.5748 GB/Sec
gpu_total_sim_rate=31536

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1165	W0_Idle:49177	W0_Scoreboard:51513	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 595 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:212 	8 	32 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         658       660    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         659       633    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         687       684    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         688       633    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         680       634    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         688       631    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         663       634    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         664       633    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         638       634    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         676       654    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         635       634    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       676    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         624       655    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         639       701    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         638       684    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         636       701    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128990 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001473
n_activity=809 dram_eff=0.02349
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128847i bk5: 9a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.402597
Bank_Level_Parallism_Col = 1.400000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004348
GrpLevelPara = 1.400000 

BW Util details:
bwutil = 0.000147 
total_CMD = 129011 
util_bw = 19 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128780 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128990 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128991 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=827 dram_eff=0.02177
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128841i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003876
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128752 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128991 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128991 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=673 dram_eff=0.02675
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.404348
Bank_Level_Parallism_Col = 1.401747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008734
GrpLevelPara = 1.401747 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128781 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128991 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=740 dram_eff=0.02297
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128841i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.271318
Bank_Level_Parallism_Col = 1.268482
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003891
GrpLevelPara = 1.268482 

BW Util details:
bwutil = 0.000132 
total_CMD = 129011 
util_bw = 17 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128753 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128992 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128991 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=673 dram_eff=0.02675
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.404348
Bank_Level_Parallism_Col = 1.401747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008734
GrpLevelPara = 1.401747 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128781 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128991 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128991 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=752 dram_eff=0.02394
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128841i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007752
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128752 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128991 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128990 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=1014 dram_eff=0.01775
bk0: 1a 128912i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282675
Bank_Level_Parallism_Col = 1.281346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281346 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 128682 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128990 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001318
n_activity=789 dram_eff=0.02155
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128841i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271318
Bank_Level_Parallism_Col = 1.268482
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.268482 

BW Util details:
bwutil = 0.000132 
total_CMD = 129011 
util_bw = 17 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128753 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128992 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128993 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000124
n_activity=597 dram_eff=0.0268
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.407895
Bank_Level_Parallism_Col = 1.405286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.405286 

BW Util details:
bwutil = 0.000124 
total_CMD = 129011 
util_bw = 16 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128783 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128993 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128988 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001628
n_activity=990 dram_eff=0.02121
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128841i bk5: 9a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267176
Bank_Level_Parallism_Col = 1.264368
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011494
GrpLevelPara = 1.264368 

BW Util details:
bwutil = 0.000163 
total_CMD = 129011 
util_bw = 21 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128749 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128988 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=635 dram_eff=0.02677
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.406114
Bank_Level_Parallism_Col = 1.403509
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004386
GrpLevelPara = 1.403509 

BW Util details:
bwutil = 0.000132 
total_CMD = 129011 
util_bw = 17 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128782 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128992 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128990 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001473
n_activity=865 dram_eff=0.02197
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 9a 128841i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269231
Bank_Level_Parallism_Col = 1.266409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007722
GrpLevelPara = 1.266409 

BW Util details:
bwutil = 0.000147 
total_CMD = 129011 
util_bw = 19 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128751 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128990 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128978 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002325
n_activity=1385 dram_eff=0.02166
bk0: 2a 128912i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128823i bk5: 9a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254794
Bank_Level_Parallism_Col = 1.253443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.096419
GrpLevelPara = 1.253443 

BW Util details:
bwutil = 0.000233 
total_CMD = 129011 
util_bw = 30 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 128646 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128978 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000233 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128991 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=827 dram_eff=0.02177
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128841i bk5: 9a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.270270
Bank_Level_Parallism_Col = 1.267442
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003876
GrpLevelPara = 1.267442 

BW Util details:
bwutil = 0.000140 
total_CMD = 129011 
util_bw = 18 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128752 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128991 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128992 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001318
n_activity=635 dram_eff=0.02677
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128847i bk5: 8a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.406114
Bank_Level_Parallism_Col = 1.403509
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004386
GrpLevelPara = 1.403509 

BW Util details:
bwutil = 0.000132 
total_CMD = 129011 
util_bw = 17 
Wasted_Col = 212 
Wasted_Row = 0 
Idle = 128782 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128992 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0030385
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129011 n_nop=128990 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001473
n_activity=865 dram_eff=0.02197
bk0: 0a 129011i bk1: 0a 129011i bk2: 0a 129011i bk3: 0a 129011i bk4: 8a 128841i bk5: 9a 128870i bk6: 0a 129011i bk7: 0a 129011i bk8: 0a 129011i bk9: 0a 129011i bk10: 0a 129011i bk11: 0a 129011i bk12: 0a 129011i bk13: 0a 129011i bk14: 0a 129011i bk15: 0a 129011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269231
Bank_Level_Parallism_Col = 1.266409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007722
GrpLevelPara = 1.266409 

BW Util details:
bwutil = 0.000147 
total_CMD = 129011 
util_bw = 19 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 128751 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129011 
n_nop = 128990 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00292998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22114
Req_Network_injected_packets_per_cycle =       0.0150 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0104
Req_Bank_Level_Parallism =       3.4479
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22114
Reply_Network_injected_packets_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.1633
Reply_Bank_Level_Parallism =       3.3776
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 31536 (inst/sec)
gpgpu_simulation_rate = 7371 (cycle/sec)
gpgpu_silicon_slowdown = 162800x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14557
gpu_sim_insn = 46816
gpu_ipc =       3.2160
gpu_tot_sim_cycle = 36671
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.8566
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4669% 
gpu_tot_occupancy = 8.2265% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.0188
partiton_level_parallism_util =       1.5929
partiton_level_parallism_util_total  =       2.1460
L2_BW  =       0.9496 GB/Sec
L2_BW_total  =       0.7236 GB/Sec
gpu_total_sim_rate=23571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1844	W0_Idle:185730	W0_Scoreboard:120467	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 651 
max_icnt2mem_latency = 43 
maxmrqlatency = 19 
max_icnt2sh_latency = 3 
averagemflatency = 488 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:354 	8 	34 	8 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	12 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5423         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9661         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5438         0      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6158         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       646    none         646       710       797    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         749       759    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         822       821    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         869       779    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         761       770    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       775       764    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         784       716    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         769       782    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         737       844    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         849       755    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       719       779    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         799       752    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         677       754    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         635    none         824       842    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         766       750    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         731       778    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213904 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001402
n_activity=1939 dram_eff=0.01547
bk0: 1a 213840i bk1: 1a 213840i bk2: 0a 213939i bk3: 1a 213840i bk4: 11a 213775i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172542
Bank_Level_Parallism_Col = 1.171963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011215
GrpLevelPara = 1.171963 

BW Util details:
bwutil = 0.000140 
total_CMD = 213939 
util_bw = 30 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 213400 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213904 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213909 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001262
n_activity=1694 dram_eff=0.01594
bk0: 2a 213840i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 12a 213769i bk5: 11a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190736
Bank_Level_Parallism_Col = 1.189041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005479
GrpLevelPara = 1.189041 

BW Util details:
bwutil = 0.000126 
total_CMD = 213939 
util_bw = 27 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 213572 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213909 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213913 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001075
n_activity=1204 dram_eff=0.0191
bk0: 0a 213939i bk1: 1a 213840i bk2: 0a 213939i bk3: 0a 213939i bk4: 8a 213775i bk5: 9a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278443
Bank_Level_Parallism_Col = 1.277108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015060
GrpLevelPara = 1.277108 

BW Util details:
bwutil = 0.000108 
total_CMD = 213939 
util_bw = 23 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 213605 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213913 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213912 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001122
n_activity=1491 dram_eff=0.0161
bk0: 0a 213939i bk1: 0a 213939i bk2: 3a 213840i bk3: 0a 213939i bk4: 9a 213769i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192308
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005525
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.000112 
total_CMD = 213939 
util_bw = 24 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 213575 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213912 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213906 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001356
n_activity=1920 dram_eff=0.0151
bk0: 1a 213840i bk1: 2a 213840i bk2: 0a 213939i bk3: 0a 213939i bk4: 12a 213775i bk5: 8a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211845
Bank_Level_Parallism_Col = 1.211009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013761
GrpLevelPara = 1.211009 

BW Util details:
bwutil = 0.000136 
total_CMD = 213939 
util_bw = 29 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 213500 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213906 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213906 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001402
n_activity=1854 dram_eff=0.01618
bk0: 0a 213939i bk1: 0a 213939i bk2: 0a 213939i bk3: 3a 213826i bk4: 10a 213769i bk5: 13a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182292
Bank_Level_Parallism_Col = 1.180628
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010471
GrpLevelPara = 1.180628 

BW Util details:
bwutil = 0.000140 
total_CMD = 213939 
util_bw = 30 
Wasted_Col = 354 
Wasted_Row = 0 
Idle = 213555 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213906 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193513
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213909 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001262
n_activity=1503 dram_eff=0.01796
bk0: 1a 213840i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 10a 213775i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.275148
Bank_Level_Parallism_Col = 1.273810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017857
GrpLevelPara = 1.273810 

BW Util details:
bwutil = 0.000126 
total_CMD = 213939 
util_bw = 27 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 213601 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213909 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213910 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001262
n_activity=1230 dram_eff=0.02195
bk0: 0a 213939i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 10a 213769i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261194
Bank_Level_Parallism_Col = 1.258427
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026217
GrpLevelPara = 1.258427 

BW Util details:
bwutil = 0.000126 
total_CMD = 213939 
util_bw = 27 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 213671 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213910 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213911 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001169
n_activity=1427 dram_eff=0.01752
bk0: 0a 213939i bk1: 3a 213840i bk2: 0a 213939i bk3: 0a 213939i bk4: 8a 213775i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.276786
Bank_Level_Parallism_Col = 1.275449
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011976
GrpLevelPara = 1.275449 

BW Util details:
bwutil = 0.000117 
total_CMD = 213939 
util_bw = 25 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 213603 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213911 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213908 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001309
n_activity=1744 dram_eff=0.01606
bk0: 0a 213939i bk1: 0a 213939i bk2: 1a 213840i bk3: 0a 213939i bk4: 11a 213769i bk5: 11a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190217
Bank_Level_Parallism_Col = 1.188525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013661
GrpLevelPara = 1.188525 

BW Util details:
bwutil = 0.000131 
total_CMD = 213939 
util_bw = 28 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 213571 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213908 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213908 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001262
n_activity=1844 dram_eff=0.01464
bk0: 0a 213939i bk1: 1a 213840i bk2: 0a 213939i bk3: 1a 213840i bk4: 10a 213775i bk5: 11a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212815
Bank_Level_Parallism_Col = 1.211982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009217
GrpLevelPara = 1.211982 

BW Util details:
bwutil = 0.000126 
total_CMD = 213939 
util_bw = 27 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 213502 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213908 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213910 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001215
n_activity=1570 dram_eff=0.01656
bk0: 1a 213840i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 9a 213769i bk5: 11a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013736
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000122 
total_CMD = 213939 
util_bw = 26 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 213573 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213910 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213898 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001776
n_activity=1852 dram_eff=0.02052
bk0: 3a 213840i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 10a 213751i bk5: 10a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249330
Bank_Level_Parallism_Col = 1.247978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.105121
GrpLevelPara = 1.247978 

BW Util details:
bwutil = 0.000178 
total_CMD = 213939 
util_bw = 38 
Wasted_Col = 335 
Wasted_Row = 0 
Idle = 213566 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213898 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000178 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213910 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001215
n_activity=1581 dram_eff=0.01645
bk0: 0a 213939i bk1: 0a 213939i bk2: 4a 213826i bk3: 0a 213939i bk4: 10a 213769i bk5: 9a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184211
Bank_Level_Parallism_Col = 1.182540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007937
GrpLevelPara = 1.182540 

BW Util details:
bwutil = 0.000122 
total_CMD = 213939 
util_bw = 26 
Wasted_Col = 354 
Wasted_Row = 0 
Idle = 213559 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213910 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190709
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213907 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001356
n_activity=1481 dram_eff=0.01958
bk0: 0a 213939i bk1: 2a 213840i bk2: 0a 213939i bk3: 0a 213939i bk4: 8a 213775i bk5: 9a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.273529
Bank_Level_Parallism_Col = 1.272189
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029586
GrpLevelPara = 1.272189 

BW Util details:
bwutil = 0.000136 
total_CMD = 213939 
util_bw = 29 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 213599 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213907 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000150 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018323
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=213939 n_nop=213909 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001309
n_activity=1452 dram_eff=0.01928
bk0: 0a 213939i bk1: 0a 213939i bk2: 0a 213939i bk3: 0a 213939i bk4: 11a 213769i bk5: 11a 213798i bk6: 0a 213939i bk7: 0a 213939i bk8: 0a 213939i bk9: 0a 213939i bk10: 0a 213939i bk11: 0a 213939i bk12: 0a 213939i bk13: 0a 213939i bk14: 0a 213939i bk15: 0a 213939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.260223
Bank_Level_Parallism_Col = 1.257463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.022388
GrpLevelPara = 1.257463 

BW Util details:
bwutil = 0.000131 
total_CMD = 213939 
util_bw = 28 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 213670 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 213939 
n_nop = 213909 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176686

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 36671
Req_Network_injected_packets_per_cycle =       0.0188 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0031
Req_Bank_Level_Parallism =       2.1460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 36671
Reply_Network_injected_packets_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0520
Reply_Bank_Level_Parallism =       2.1131
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 23571 (inst/sec)
gpgpu_simulation_rate = 6111 (cycle/sec)
gpgpu_silicon_slowdown = 196367x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5560
gpu_sim_insn = 49992
gpu_ipc =       8.9914
gpu_tot_sim_cycle = 42231
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.5326
gpu_tot_issued_cta = 32
gpu_occupancy = 18.4556% 
gpu_tot_occupancy = 9.1958% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0583
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       3.6818
partiton_level_parallism_util_total  =       2.4756
L2_BW  =       2.2377 GB/Sec
L2_BW_total  =       0.9229 GB/Sec
gpu_total_sim_rate=27345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2691	W0_Idle:207746	W0_Scoreboard:128285	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 682 
max_icnt2mem_latency = 59 
maxmrqlatency = 57 
max_icnt2sh_latency = 4 
averagemflatency = 422 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:365 	10 	37 	13 	51 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1010 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	13 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426         0      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5415         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5423         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9661         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5438         0      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6158         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       646    none         646       793       986    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         883       997    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         995      1016    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1081      1039    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         923       961    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         637       919       966    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         974       846    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         945      1004    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         865      1103    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         949       918    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       825       965    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         916       878    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         673       863    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         635    none        1058      1018    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         923       828    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         899       912    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       682       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246342 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001218
n_activity=1939 dram_eff=0.01547
bk0: 1a 246278i bk1: 1a 246278i bk2: 0a 246377i bk3: 1a 246278i bk4: 11a 246213i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172542
Bank_Level_Parallism_Col = 1.171963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011215
GrpLevelPara = 1.171963 

BW Util details:
bwutil = 0.000122 
total_CMD = 246377 
util_bw = 30 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 245838 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246342 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246347 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001096
n_activity=1694 dram_eff=0.01594
bk0: 2a 246278i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 12a 246207i bk5: 11a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190736
Bank_Level_Parallism_Col = 1.189041
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005479
GrpLevelPara = 1.189041 

BW Util details:
bwutil = 0.000110 
total_CMD = 246377 
util_bw = 27 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 246010 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246347 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246351 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.335e-05
n_activity=1204 dram_eff=0.0191
bk0: 0a 246377i bk1: 1a 246278i bk2: 0a 246377i bk3: 0a 246377i bk4: 8a 246213i bk5: 9a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.278443
Bank_Level_Parallism_Col = 1.277108
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.015060
GrpLevelPara = 1.277108 

BW Util details:
bwutil = 0.000093 
total_CMD = 246377 
util_bw = 23 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 246043 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246351 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246350 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.741e-05
n_activity=1491 dram_eff=0.0161
bk0: 0a 246377i bk1: 0a 246377i bk2: 3a 246278i bk3: 0a 246377i bk4: 9a 246207i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192308
Bank_Level_Parallism_Col = 1.190608
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005525
GrpLevelPara = 1.190608 

BW Util details:
bwutil = 0.000097 
total_CMD = 246377 
util_bw = 24 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 246013 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246350 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246344 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001177
n_activity=1920 dram_eff=0.0151
bk0: 1a 246278i bk1: 2a 246278i bk2: 0a 246377i bk3: 0a 246377i bk4: 12a 246213i bk5: 8a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.211845
Bank_Level_Parallism_Col = 1.211009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013761
GrpLevelPara = 1.211009 

BW Util details:
bwutil = 0.000118 
total_CMD = 246377 
util_bw = 29 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 245938 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246344 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246344 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001218
n_activity=1854 dram_eff=0.01618
bk0: 0a 246377i bk1: 0a 246377i bk2: 0a 246377i bk3: 3a 246264i bk4: 10a 246207i bk5: 13a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182292
Bank_Level_Parallism_Col = 1.180628
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010471
GrpLevelPara = 1.180628 

BW Util details:
bwutil = 0.000122 
total_CMD = 246377 
util_bw = 30 
Wasted_Col = 354 
Wasted_Row = 0 
Idle = 245993 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246344 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00168035
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246347 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001096
n_activity=1503 dram_eff=0.01796
bk0: 1a 246278i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 10a 246213i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.275148
Bank_Level_Parallism_Col = 1.273810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.017857
GrpLevelPara = 1.273810 

BW Util details:
bwutil = 0.000110 
total_CMD = 246377 
util_bw = 27 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 246039 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246347 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246348 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001096
n_activity=1230 dram_eff=0.02195
bk0: 0a 246377i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 10a 246207i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261194
Bank_Level_Parallism_Col = 1.258427
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026217
GrpLevelPara = 1.258427 

BW Util details:
bwutil = 0.000110 
total_CMD = 246377 
util_bw = 27 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 246109 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246348 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246349 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001015
n_activity=1427 dram_eff=0.01752
bk0: 0a 246377i bk1: 3a 246278i bk2: 0a 246377i bk3: 0a 246377i bk4: 8a 246213i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.276786
Bank_Level_Parallism_Col = 1.275449
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011976
GrpLevelPara = 1.275449 

BW Util details:
bwutil = 0.000101 
total_CMD = 246377 
util_bw = 25 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 246041 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246349 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246346 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001136
n_activity=1744 dram_eff=0.01606
bk0: 0a 246377i bk1: 0a 246377i bk2: 1a 246278i bk3: 0a 246377i bk4: 11a 246207i bk5: 11a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190217
Bank_Level_Parallism_Col = 1.188525
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013661
GrpLevelPara = 1.188525 

BW Util details:
bwutil = 0.000114 
total_CMD = 246377 
util_bw = 28 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 246009 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246346 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246346 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001096
n_activity=1844 dram_eff=0.01464
bk0: 0a 246377i bk1: 1a 246278i bk2: 0a 246377i bk3: 1a 246278i bk4: 10a 246213i bk5: 11a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.212815
Bank_Level_Parallism_Col = 1.211982
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009217
GrpLevelPara = 1.211982 

BW Util details:
bwutil = 0.000110 
total_CMD = 246377 
util_bw = 27 
Wasted_Col = 410 
Wasted_Row = 0 
Idle = 245940 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246346 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246348 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001055
n_activity=1570 dram_eff=0.01656
bk0: 1a 246278i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 9a 246207i bk5: 11a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.191257
Bank_Level_Parallism_Col = 1.189560
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013736
GrpLevelPara = 1.189560 

BW Util details:
bwutil = 0.000106 
total_CMD = 246377 
util_bw = 26 
Wasted_Col = 340 
Wasted_Row = 0 
Idle = 246011 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246348 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246287 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003531
n_activity=2621 dram_eff=0.03319
bk0: 3a 246278i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 10a 245585i bk5: 10a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090643
Bank_Level_Parallism_Col = 1.089844
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.675781
GrpLevelPara = 1.089844 

BW Util details:
bwutil = 0.000353 
total_CMD = 246377 
util_bw = 87 
Wasted_Col = 939 
Wasted_Row = 0 
Idle = 245351 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246287 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.027673
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246348 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001055
n_activity=1581 dram_eff=0.01645
bk0: 0a 246377i bk1: 0a 246377i bk2: 4a 246264i bk3: 0a 246377i bk4: 10a 246207i bk5: 9a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.184211
Bank_Level_Parallism_Col = 1.182540
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007937
GrpLevelPara = 1.182540 

BW Util details:
bwutil = 0.000106 
total_CMD = 246377 
util_bw = 26 
Wasted_Col = 354 
Wasted_Row = 0 
Idle = 245997 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246348 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001656
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246345 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001177
n_activity=1481 dram_eff=0.01958
bk0: 0a 246377i bk1: 2a 246278i bk2: 0a 246377i bk3: 0a 246377i bk4: 8a 246213i bk5: 9a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.273529
Bank_Level_Parallism_Col = 1.272189
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029586
GrpLevelPara = 1.272189 

BW Util details:
bwutil = 0.000118 
total_CMD = 246377 
util_bw = 29 
Wasted_Col = 311 
Wasted_Row = 0 
Idle = 246037 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246345 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159106
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246377 n_nop=246347 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001136
n_activity=1452 dram_eff=0.01928
bk0: 0a 246377i bk1: 0a 246377i bk2: 0a 246377i bk3: 0a 246377i bk4: 11a 246207i bk5: 11a 246236i bk6: 0a 246377i bk7: 0a 246377i bk8: 0a 246377i bk9: 0a 246377i bk10: 0a 246377i bk11: 0a 246377i bk12: 0a 246377i bk13: 0a 246377i bk14: 0a 246377i bk15: 0a 246377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.260223
Bank_Level_Parallism_Col = 1.257463
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.022388
GrpLevelPara = 1.257463 

BW Util details:
bwutil = 0.000114 
total_CMD = 246377 
util_bw = 28 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 246108 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246377 
n_nop = 246347 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00153423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42231
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.3049
Req_Bank_Level_Parallism =       2.4756
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0005
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42231
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0008
Reply_Network_conflicts_per_cycle_util =       0.0739
Reply_Bank_Level_Parallism =       2.2065
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 27345 (inst/sec)
gpgpu_simulation_rate = 6033 (cycle/sec)
gpgpu_silicon_slowdown = 198906x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14063
gpu_sim_insn = 55494
gpu_ipc =       3.9461
gpu_tot_sim_cycle = 56294
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3861
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4314% 
gpu_tot_occupancy = 9.7443% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1031
partiton_level_parallism_total  =       0.0438
partiton_level_parallism_util =       1.3254
partiton_level_parallism_util_total  =       1.6390
L2_BW  =       3.9593 GB/Sec
L2_BW_total  =       1.6815 GB/Sec
gpu_total_sim_rate=24691

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3942	W0_Idle:312841	W0_Scoreboard:288750	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 682 
max_icnt2mem_latency = 59 
maxmrqlatency = 57 
max_icnt2sh_latency = 5 
averagemflatency = 411 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:956 	11 	38 	26 	53 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1353 	5 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2457 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	27 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158         0      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        639       634       637       634       896       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       640       634      1148      1083    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       636       636       987      1029    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       633       633    none        1029      1165    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       637       986       896    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       635       635      1014      1024    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       634       647      1052       894    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       640       634       636       995      1010    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       641       950      1173    none      none      none      none      none      none      none      none      none      none  
dram[9]:        648       646       646       645       997      1073    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       634       636       631       905      1095    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       636       647       637      1047      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         717      1002    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       634       635       637      1094      1065    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         637       920       925    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none         994       948    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        648       648       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       682       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328347 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0002131
n_activity=4103 dram_eff=0.01706
bk0: 2a 328324i bk1: 3a 328324i bk2: 2a 328324i bk3: 3a 328324i bk4: 18a 328247i bk5: 12a 328270i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134094
Bank_Level_Parallism_Col = 1.133621
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064655
GrpLevelPara = 1.133621 

BW Util details:
bwutil = 0.000213 
total_CMD = 328423 
util_bw = 70 
Wasted_Col = 631 
Wasted_Row = 0 
Idle = 327722 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328347 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119358
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328348 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002101
n_activity=3816 dram_eff=0.01808
bk0: 6a 328324i bk1: 5a 328324i bk2: 3a 328310i bk3: 9a 328287i bk4: 14a 328253i bk5: 12a 328259i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192146
Bank_Level_Parallism_Col = 1.190409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060649
GrpLevelPara = 1.190409 

BW Util details:
bwutil = 0.000210 
total_CMD = 328423 
util_bw = 69 
Wasted_Col = 644 
Wasted_Row = 0 
Idle = 327710 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328348 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00179037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328353 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001949
n_activity=3758 dram_eff=0.01703
bk0: 2a 328324i bk1: 3a 328324i bk2: 4a 328310i bk3: 3a 328310i bk4: 13a 328259i bk5: 13a 328250i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.242470
Bank_Level_Parallism_Col = 1.240909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039394
GrpLevelPara = 1.240909 

BW Util details:
bwutil = 0.000195 
total_CMD = 328423 
util_bw = 64 
Wasted_Col = 600 
Wasted_Row = 0 
Idle = 327759 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328353 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142804
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328359 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3258 dram_eff=0.01811
bk0: 2a 328282i bk1: 5a 328316i bk2: 4a 328324i bk3: 0a 328423i bk4: 12a 328244i bk5: 13a 328273i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321942
Bank_Level_Parallism_Col = 1.269439
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074141
GrpLevelPara = 1.269439 

BW Util details:
bwutil = 0.000180 
total_CMD = 328423 
util_bw = 59 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 327867 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328359 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328340 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002345
n_activity=4466 dram_eff=0.01724
bk0: 8a 328293i bk1: 3a 328324i bk2: 3a 328324i bk3: 2a 328324i bk4: 15a 328259i bk5: 13a 328218i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120668
Bank_Level_Parallism_Col = 1.120155
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.125323
GrpLevelPara = 1.120155 

BW Util details:
bwutil = 0.000234 
total_CMD = 328423 
util_bw = 77 
Wasted_Col = 702 
Wasted_Row = 0 
Idle = 327644 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 328423 
n_nop = 328340 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328350 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.000204
n_activity=4238 dram_eff=0.01581
bk0: 1a 328324i bk1: 3a 328324i bk2: 3a 328324i bk3: 4a 328310i bk4: 14a 328253i bk5: 13a 328279i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097087
Bank_Level_Parallism_Col = 1.096369
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044693
GrpLevelPara = 1.096369 

BW Util details:
bwutil = 0.000204 
total_CMD = 328423 
util_bw = 67 
Wasted_Col = 654 
Wasted_Row = 0 
Idle = 327702 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328350 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126057
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328348 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002101
n_activity=3881 dram_eff=0.01778
bk0: 4a 328315i bk1: 4a 328322i bk2: 4a 328310i bk3: 1a 328324i bk4: 16a 328250i bk5: 13a 328282i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165217
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039359
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.000210 
total_CMD = 328423 
util_bw = 69 
Wasted_Col = 621 
Wasted_Row = 0 
Idle = 327733 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328348 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123317
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328345 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002192
n_activity=3854 dram_eff=0.01868
bk0: 3a 328296i bk1: 2a 328310i bk2: 3a 328324i bk3: 4a 328310i bk4: 14a 328253i bk5: 17a 328250i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.423645
Bank_Level_Parallism_Col = 1.374587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.047855
GrpLevelPara = 1.374587 

BW Util details:
bwutil = 0.000219 
total_CMD = 328423 
util_bw = 72 
Wasted_Col = 537 
Wasted_Row = 0 
Idle = 327814 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328345 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00143108
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328353 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001949
n_activity=3958 dram_eff=0.01617
bk0: 6a 328301i bk1: 6a 328324i bk2: 1a 328324i bk3: 3a 328310i bk4: 15a 328250i bk5: 13a 328242i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125661
Bank_Level_Parallism_Col = 1.125166
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.079893
GrpLevelPara = 1.125166 

BW Util details:
bwutil = 0.000195 
total_CMD = 328423 
util_bw = 64 
Wasted_Col = 692 
Wasted_Row = 0 
Idle = 327667 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 40 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 9 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 328423 
n_nop = 328353 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171121
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328358 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3630 dram_eff=0.01625
bk0: 1a 328318i bk1: 4a 328282i bk2: 1a 328324i bk3: 2a 328310i bk4: 14a 328253i bk5: 14a 328282i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269939
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035494
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000180 
total_CMD = 328423 
util_bw = 59 
Wasted_Col = 593 
Wasted_Row = 0 
Idle = 327771 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328358 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211922
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328348 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002101
n_activity=4398 dram_eff=0.01569
bk0: 5a 328320i bk1: 3a 328324i bk2: 4a 328310i bk3: 6a 328324i bk4: 13a 328140i bk5: 15a 328282i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118372
Bank_Level_Parallism_Col = 1.117866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.176179
GrpLevelPara = 1.117866 

BW Util details:
bwutil = 0.000210 
total_CMD = 328423 
util_bw = 69 
Wasted_Col = 742 
Wasted_Row = 0 
Idle = 327612 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 110 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 328423 
n_nop = 328348 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133974
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328361 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001705
n_activity=3577 dram_eff=0.01566
bk0: 5a 328315i bk1: 4a 328309i bk2: 1a 328324i bk3: 2a 328324i bk4: 13a 328249i bk5: 15a 328282i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126781
Bank_Level_Parallism_Col = 1.124642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028653
GrpLevelPara = 1.124642 

BW Util details:
bwutil = 0.000171 
total_CMD = 328423 
util_bw = 56 
Wasted_Col = 646 
Wasted_Row = 0 
Idle = 327721 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328361 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131538
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328306 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003441
n_activity=4220 dram_eff=0.02678
bk0: 4a 328324i bk1: 1a 328324i bk2: 0a 328423i bk3: 0a 328423i bk4: 14a 327631i bk5: 15a 328282i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.081739
Bank_Level_Parallism_Col = 1.081081
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.616391
GrpLevelPara = 1.081081 

BW Util details:
bwutil = 0.000344 
total_CMD = 328423 
util_bw = 113 
Wasted_Col = 1037 
Wasted_Row = 0 
Idle = 327273 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 735 
rwq = 0 
CCDLc_limit_alone = 735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328306 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0207598
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328356 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001857
n_activity=3758 dram_eff=0.01623
bk0: 2a 328324i bk1: 4a 328301i bk2: 4a 328310i bk3: 2a 328324i bk4: 12a 328253i bk5: 14a 328273i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254237
Bank_Level_Parallism_Col = 1.217054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035659
GrpLevelPara = 1.217054 

BW Util details:
bwutil = 0.000186 
total_CMD = 328423 
util_bw = 61 
Wasted_Col = 588 
Wasted_Row = 0 
Idle = 327774 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328356 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012423
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328351 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000204
n_activity=4192 dram_eff=0.01598
bk0: 3a 328324i bk1: 5a 328324i bk2: 0a 328423i bk3: 4a 328310i bk4: 15a 328259i bk5: 17a 328273i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157191
Bank_Level_Parallism_Col = 1.156566
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038721
GrpLevelPara = 1.156566 

BW Util details:
bwutil = 0.000204 
total_CMD = 328423 
util_bw = 67 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 327825 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328351 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142804
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328423 n_nop=328353 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001979
n_activity=3664 dram_eff=0.01774
bk0: 1a 328296i bk1: 1a 328324i bk2: 2a 328324i bk3: 0a 328423i bk4: 15a 328253i bk5: 14a 328264i bk6: 0a 328423i bk7: 0a 328423i bk8: 0a 328423i bk9: 0a 328423i bk10: 0a 328423i bk11: 0a 328423i bk12: 0a 328423i bk13: 0a 328423i bk14: 0a 328423i bk15: 0a 328423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307273
Bank_Level_Parallism_Col = 1.254113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074954
GrpLevelPara = 1.254113 

BW Util details:
bwutil = 0.000198 
total_CMD = 328423 
util_bw = 65 
Wasted_Col = 485 
Wasted_Row = 0 
Idle = 327873 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328423 
n_nop = 328353 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 56294
Req_Network_injected_packets_per_cycle =       0.0438 
Req_Network_conflicts_per_cycle =       0.0025
Req_Network_conflicts_per_cycle_util =       0.0924
Req_Bank_Level_Parallism =       1.6390
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 56294
Reply_Network_injected_packets_per_cycle =        0.0438
Reply_Network_conflicts_per_cycle =        0.0012
Reply_Network_conflicts_per_cycle_util =       0.0425
Reply_Bank_Level_Parallism =       1.5416
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 24691 (inst/sec)
gpgpu_simulation_rate = 5629 (cycle/sec)
gpgpu_silicon_slowdown = 213181x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5762
gpu_sim_insn = 53912
gpu_ipc =       9.3565
gpu_tot_sim_cycle = 62056
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.8476
gpu_tot_issued_cta = 48
gpu_occupancy = 28.9129% 
gpu_tot_occupancy = 10.8771% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1069
partiton_level_parallism_total  =       0.0496
partiton_level_parallism_util =       3.3297
partiton_level_parallism_util_total  =       1.8242
L2_BW  =       4.1052 GB/Sec
L2_BW_total  =       1.9065 GB/Sec
gpu_total_sim_rate=27347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 20, Miss = 19, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 24, Miss = 22, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 70, Miss = 41, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 91, Miss = 51, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5408	W0_Idle:339417	W0_Scoreboard:296610	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 844 
max_icnt2mem_latency = 104 
maxmrqlatency = 165 
max_icnt2sh_latency = 5 
averagemflatency = 385 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:961 	12 	41 	31 	63 	38 	43 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1674 	178 	1229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2846 	235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3054 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	28 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158         0      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161         0      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        639       634       637       634      1007      1135    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       632       640       634      1322      1241    none      none      none      none      none      none      none      none      none      none  
dram[2]:        637       635       636       636      1141      1175    none      none      none      none      none      none      none      none      none      none  
dram[3]:        652       633       633    none        1175      1338    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       634       637      1117      1027    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       635       635       635      1151      1153    none      none      none      none      none      none      none      none      none      none  
dram[6]:        634       633       634       647      1196      1023    none      none      none      none      none      none      none      none      none      none  
dram[7]:        636       640       634       636      1127      1118    none      none      none      none      none      none      none      none      none      none  
dram[8]:        634       632       646       641      1100      1345    none      none      none      none      none      none      none      none      none      none  
dram[9]:        648       646       646       645      1128      1235    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       634       636       631      1055      1255    none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       636       647       637      1221      1221    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         744      1185    none      none      none      none      none      none      none      none      none      none  
dram[13]:        637       634       635       637      1255      1205    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         637      1075      1082    none      none      none      none      none      none      none      none      none      none  
dram[15]:        651       646       637    none        1133      1059    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       646       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        648       648       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        646       646       647       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       647       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       844       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       651       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       646       646         0       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361964 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001933
n_activity=4103 dram_eff=0.01706
bk0: 2a 361941i bk1: 3a 361941i bk2: 2a 361941i bk3: 3a 361941i bk4: 18a 361864i bk5: 12a 361887i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134094
Bank_Level_Parallism_Col = 1.133621
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064655
GrpLevelPara = 1.133621 

BW Util details:
bwutil = 0.000193 
total_CMD = 362040 
util_bw = 70 
Wasted_Col = 631 
Wasted_Row = 0 
Idle = 361339 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361964 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108275
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361965 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001906
n_activity=3816 dram_eff=0.01808
bk0: 6a 361941i bk1: 5a 361941i bk2: 3a 361927i bk3: 9a 361904i bk4: 14a 361870i bk5: 12a 361876i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.192146
Bank_Level_Parallism_Col = 1.190409
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060649
GrpLevelPara = 1.190409 

BW Util details:
bwutil = 0.000191 
total_CMD = 362040 
util_bw = 69 
Wasted_Col = 644 
Wasted_Row = 0 
Idle = 361327 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361965 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00162413
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361970 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001768
n_activity=3758 dram_eff=0.01703
bk0: 2a 361941i bk1: 3a 361941i bk2: 4a 361927i bk3: 3a 361927i bk4: 13a 361876i bk5: 13a 361867i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.242470
Bank_Level_Parallism_Col = 1.240909
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039394
GrpLevelPara = 1.240909 

BW Util details:
bwutil = 0.000177 
total_CMD = 362040 
util_bw = 64 
Wasted_Col = 600 
Wasted_Row = 0 
Idle = 361376 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 32 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 135 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361970 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361976 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3258 dram_eff=0.01811
bk0: 2a 361899i bk1: 5a 361933i bk2: 4a 361941i bk3: 0a 362040i bk4: 12a 361861i bk5: 13a 361890i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.321942
Bank_Level_Parallism_Col = 1.269439
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074141
GrpLevelPara = 1.269439 

BW Util details:
bwutil = 0.000163 
total_CMD = 362040 
util_bw = 59 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 361484 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361976 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361957 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002127
n_activity=4470 dram_eff=0.01723
bk0: 8a 361910i bk1: 3a 361941i bk2: 3a 361941i bk3: 2a 361941i bk4: 15a 361876i bk5: 13a 361835i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.120668
Bank_Level_Parallism_Col = 1.120155
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.125323
GrpLevelPara = 1.120155 

BW Util details:
bwutil = 0.000213 
total_CMD = 362040 
util_bw = 77 
Wasted_Col = 702 
Wasted_Row = 0 
Idle = 361261 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 64 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 362040 
n_nop = 361957 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110485
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361967 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001851
n_activity=4238 dram_eff=0.01581
bk0: 1a 361941i bk1: 3a 361941i bk2: 3a 361941i bk3: 4a 361927i bk4: 14a 361870i bk5: 13a 361896i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097087
Bank_Level_Parallism_Col = 1.096369
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.044693
GrpLevelPara = 1.096369 

BW Util details:
bwutil = 0.000185 
total_CMD = 362040 
util_bw = 67 
Wasted_Col = 654 
Wasted_Row = 0 
Idle = 361319 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361967 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361965 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001906
n_activity=3881 dram_eff=0.01778
bk0: 4a 361932i bk1: 4a 361939i bk2: 4a 361927i bk3: 1a 361941i bk4: 16a 361867i bk5: 13a 361899i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165217
Bank_Level_Parallism_Col = 1.163265
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.039359
GrpLevelPara = 1.163265 

BW Util details:
bwutil = 0.000191 
total_CMD = 362040 
util_bw = 69 
Wasted_Col = 621 
Wasted_Row = 0 
Idle = 361350 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 140 
rwq = 0 
CCDLc_limit_alone = 140 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361965 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361962 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001989
n_activity=3854 dram_eff=0.01868
bk0: 3a 361913i bk1: 2a 361927i bk2: 3a 361941i bk3: 4a 361927i bk4: 14a 361870i bk5: 17a 361867i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.423645
Bank_Level_Parallism_Col = 1.374587
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.047855
GrpLevelPara = 1.374587 

BW Util details:
bwutil = 0.000199 
total_CMD = 362040 
util_bw = 72 
Wasted_Col = 537 
Wasted_Row = 0 
Idle = 361431 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361962 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012982
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361970 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001768
n_activity=3958 dram_eff=0.01617
bk0: 6a 361918i bk1: 6a 361941i bk2: 1a 361941i bk3: 3a 361927i bk4: 15a 361867i bk5: 13a 361859i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125661
Bank_Level_Parallism_Col = 1.125166
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.079893
GrpLevelPara = 1.125166 

BW Util details:
bwutil = 0.000177 
total_CMD = 362040 
util_bw = 64 
Wasted_Col = 692 
Wasted_Row = 0 
Idle = 361284 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 40 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 9 
RTWc_limit_alone = 40 

Commands details: 
total_CMD = 362040 
n_nop = 361970 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361975 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3630 dram_eff=0.01625
bk0: 1a 361935i bk1: 4a 361899i bk2: 1a 361941i bk3: 2a 361927i bk4: 14a 361870i bk5: 14a 361899i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.269939
Bank_Level_Parallism_Col = 1.259259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035494
GrpLevelPara = 1.259259 

BW Util details:
bwutil = 0.000163 
total_CMD = 362040 
util_bw = 59 
Wasted_Col = 593 
Wasted_Row = 0 
Idle = 361388 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361975 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00192244
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361965 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001906
n_activity=4398 dram_eff=0.01569
bk0: 5a 361937i bk1: 3a 361941i bk2: 4a 361927i bk3: 6a 361941i bk4: 13a 361757i bk5: 15a 361899i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.118372
Bank_Level_Parallism_Col = 1.117866
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.176179
GrpLevelPara = 1.117866 

BW Util details:
bwutil = 0.000191 
total_CMD = 362040 
util_bw = 69 
Wasted_Col = 742 
Wasted_Row = 0 
Idle = 361229 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 110 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 362040 
n_nop = 361965 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121534
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361978 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001547
n_activity=3577 dram_eff=0.01566
bk0: 5a 361932i bk1: 4a 361926i bk2: 1a 361941i bk3: 2a 361941i bk4: 13a 361866i bk5: 15a 361899i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126781
Bank_Level_Parallism_Col = 1.124642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.028653
GrpLevelPara = 1.124642 

BW Util details:
bwutil = 0.000155 
total_CMD = 362040 
util_bw = 56 
Wasted_Col = 646 
Wasted_Row = 0 
Idle = 361338 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361978 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119324
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361801 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006491
n_activity=6093 dram_eff=0.03857
bk0: 4a 361941i bk1: 1a 361941i bk2: 0a 362040i bk3: 0a 362040i bk4: 14a 359584i bk5: 15a 361899i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032016
Bank_Level_Parallism_Col = 1.031708
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.849983
GrpLevelPara = 1.031708 

BW Util details:
bwutil = 0.000649 
total_CMD = 362040 
util_bw = 235 
Wasted_Col = 2701 
Wasted_Row = 0 
Idle = 359104 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2399 
rwq = 0 
CCDLc_limit_alone = 2399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361801 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.190374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.190374
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361973 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001685
n_activity=3758 dram_eff=0.01623
bk0: 2a 361941i bk1: 4a 361918i bk2: 4a 361927i bk3: 2a 361941i bk4: 12a 361870i bk5: 14a 361890i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254237
Bank_Level_Parallism_Col = 1.217054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.035659
GrpLevelPara = 1.217054 

BW Util details:
bwutil = 0.000168 
total_CMD = 362040 
util_bw = 61 
Wasted_Col = 588 
Wasted_Row = 0 
Idle = 361391 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361973 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00112695
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361968 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001851
n_activity=4192 dram_eff=0.01598
bk0: 3a 361941i bk1: 5a 361941i bk2: 0a 362040i bk3: 4a 361927i bk4: 15a 361876i bk5: 17a 361890i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157191
Bank_Level_Parallism_Col = 1.156566
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038721
GrpLevelPara = 1.156566 

BW Util details:
bwutil = 0.000185 
total_CMD = 362040 
util_bw = 67 
Wasted_Col = 531 
Wasted_Row = 0 
Idle = 361442 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361968 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129544
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=362040 n_nop=361970 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001795
n_activity=3664 dram_eff=0.01774
bk0: 1a 361913i bk1: 1a 361941i bk2: 2a 361941i bk3: 0a 362040i bk4: 15a 361870i bk5: 14a 361881i bk6: 0a 362040i bk7: 0a 362040i bk8: 0a 362040i bk9: 0a 362040i bk10: 0a 362040i bk11: 0a 362040i bk12: 0a 362040i bk13: 0a 362040i bk14: 0a 362040i bk15: 0a 362040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.307273
Bank_Level_Parallism_Col = 1.254113
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074954
GrpLevelPara = 1.254113 

BW Util details:
bwutil = 0.000180 
total_CMD = 362040 
util_bw = 65 
Wasted_Col = 485 
Wasted_Row = 0 
Idle = 361490 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362040 
n_nop = 361970 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62056
Req_Network_injected_packets_per_cycle =       0.0496 
Req_Network_conflicts_per_cycle =       0.0111
Req_Network_conflicts_per_cycle_util =       0.4085
Req_Bank_Level_Parallism =       1.8242
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62056
Reply_Network_injected_packets_per_cycle =        0.0496
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.0863
Reply_Bank_Level_Parallism =       1.6207
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 27347 (inst/sec)
gpgpu_simulation_rate = 5641 (cycle/sec)
gpgpu_silicon_slowdown = 212728x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13762
gpu_sim_insn = 101823
gpu_ipc =       7.3989
gpu_tot_sim_cycle = 75818
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.3107
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0654% 
gpu_tot_occupancy = 14.7068% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4289
partiton_level_parallism_total  =       0.1185
partiton_level_parallism_util =       1.9131
partiton_level_parallism_util_total  =       1.8817
L2_BW  =      16.4683 GB/Sec
L2_BW_total  =       4.5497 GB/Sec
gpu_total_sim_rate=28760

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 89, Miss = 52, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 77, Miss = 45, Miss_rate = 0.584, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 129, Miss = 69, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 28, Miss = 25, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 108
	L1D_total_cache_reservation_fails = 37
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8579	W0_Idle:380892	W0_Scoreboard:495156	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 844 
max_icnt2mem_latency = 104 
maxmrqlatency = 165 
max_icnt2sh_latency = 16 
averagemflatency = 376 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2855 	50 	71 	43 	68 	38 	43 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5591 	179 	3213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8745 	238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8676 	270 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	44 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3202/96 = 33.354168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1498
min_bank_accesses = 0!
chip skew: 276/58 = 4.76
average mf latency per bank:
dram[0]:        648       636       634       631      1415      1601    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       636       633       633      1232      1354    none      none      none      none      none      none      none      none      none      none  
dram[2]:        647       658       662       633      1180      1293    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       633       632       637      1330      1237    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       634       631       631      1345      1258    none      none      none      none      none      none      none      none      none      none  
dram[5]:        638       635       631       632      1272      1283    none      none      none      none      none      none      none      none      none      none  
dram[6]:        639       645       631       632      1262      1286    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       635       631       644      1383      1511    none      none      none      none      none      none      none      none      none      none  
dram[8]:        651       647       633       675      1276      1155    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       641       634       634      1315      1365    none      none      none      none      none      none      none      none      none      none  
dram[10]:        636       652       649       630      1247      1346    none      none      none      none      none      none      none      none      none      none  
dram[11]:        637       652       631       631      1202      1285    none      none      none      none      none      none      none      none      none      none  
dram[12]:        651       638       634       635       837      1246    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       637       658       632      1223      1308    none      none      none      none      none      none      none      none      none      none  
dram[14]:        636       638       633       633      1424      1376    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       653       657       635      1322      1426    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        655       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        649       651       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        654       659       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646       651       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        652       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        660       650       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       650       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       653       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        653       657       647       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        653       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       650       654       653       844       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        658       652       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       652       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       651       646       655       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442135 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0004273
n_activity=8783 dram_eff=0.02152
bk0: 21a 442118i bk1: 21a 442133i bk2: 17a 442208i bk3: 23a 442175i bk4: 24a 442068i bk5: 25a 442097i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154170
Bank_Level_Parallism_Col = 1.153976
Bank_Level_Parallism_Ready = 1.005291
write_to_read_ratio_blp_rw_average = 0.134095
GrpLevelPara = 1.153130 

BW Util details:
bwutil = 0.000427 
total_CMD = 442330 
util_bw = 189 
Wasted_Col = 998 
Wasted_Row = 0 
Idle = 441143 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 114 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 43 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 442330 
n_nop = 442135 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00104673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442135 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004273
n_activity=8159 dram_eff=0.02316
bk0: 14a 442228i bk1: 19a 442152i bk2: 15a 442198i bk3: 16a 442184i bk4: 19a 442145i bk5: 22a 442099i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137965
Bank_Level_Parallism_Col = 1.136542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140472
GrpLevelPara = 1.136542 

BW Util details:
bwutil = 0.000427 
total_CMD = 442330 
util_bw = 189 
Wasted_Col = 833 
Wasted_Row = 0 
Idle = 441308 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 442330 
n_nop = 442135 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442119 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004635
n_activity=8483 dram_eff=0.02417
bk0: 20a 442119i bk1: 23a 442058i bk2: 16a 442198i bk3: 6a 442217i bk4: 20a 441902i bk5: 22a 442053i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196494
Bank_Level_Parallism_Col = 1.195604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.294505
GrpLevelPara = 1.195604 

BW Util details:
bwutil = 0.000463 
total_CMD = 442330 
util_bw = 205 
Wasted_Col = 1164 
Wasted_Row = 0 
Idle = 440961 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 442330 
n_nop = 442119 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168652
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442123 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004544
n_activity=8418 dram_eff=0.02388
bk0: 15a 442110i bk1: 23a 442184i bk2: 14a 442222i bk3: 21a 442091i bk4: 22a 442086i bk5: 17a 442103i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.209607
Bank_Level_Parallism_Col = 1.184049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162138
GrpLevelPara = 1.184049 

BW Util details:
bwutil = 0.000454 
total_CMD = 442330 
util_bw = 201 
Wasted_Col = 944 
Wasted_Row = 0 
Idle = 441185 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 442330 
n_nop = 442123 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00246874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442140 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.000416
n_activity=8533 dram_eff=0.02156
bk0: 14a 442200i bk1: 24a 442106i bk2: 11a 442222i bk3: 12a 442231i bk4: 23a 442084i bk5: 23a 442081i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085814
Bank_Level_Parallism_Col = 1.085312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.181179
GrpLevelPara = 1.085312 

BW Util details:
bwutil = 0.000416 
total_CMD = 442330 
util_bw = 184 
Wasted_Col = 958 
Wasted_Row = 0 
Idle = 441188 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 442330 
n_nop = 442140 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442134 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004295
n_activity=8473 dram_eff=0.02242
bk0: 20a 442058i bk1: 15a 442159i bk2: 16a 442224i bk3: 12a 442194i bk4: 21a 442126i bk5: 21a 442060i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107553
Bank_Level_Parallism_Col = 1.107172
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.166529
GrpLevelPara = 1.107172 

BW Util details:
bwutil = 0.000430 
total_CMD = 442330 
util_bw = 190 
Wasted_Col = 1028 
Wasted_Row = 0 
Idle = 441112 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 95 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 69 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 442330 
n_nop = 442134 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129541
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442133 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=110 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004318
n_activity=8313 dram_eff=0.02298
bk0: 19a 442130i bk1: 21a 442178i bk2: 16a 442159i bk3: 9a 442227i bk4: 22a 442131i bk5: 23a 442120i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136237
Bank_Level_Parallism_Col = 1.134884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.078140
GrpLevelPara = 1.134884 

BW Util details:
bwutil = 0.000432 
total_CMD = 442330 
util_bw = 191 
Wasted_Col = 888 
Wasted_Row = 0 
Idle = 441251 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442330 
n_nop = 442133 
Read = 110 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000445 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131124
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442146 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0004024
n_activity=7740 dram_eff=0.023
bk0: 20a 442122i bk1: 21a 442107i bk2: 10a 442222i bk3: 19a 442189i bk4: 23a 442060i bk5: 24a 442124i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.324727
Bank_Level_Parallism_Col = 1.294821
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123506
GrpLevelPara = 1.294821 

BW Util details:
bwutil = 0.000402 
total_CMD = 442330 
util_bw = 178 
Wasted_Col = 829 
Wasted_Row = 0 
Idle = 441323 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 63 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 442330 
n_nop = 442146 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000402 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00148532
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442127 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004454
n_activity=8973 dram_eff=0.02195
bk0: 15a 442194i bk1: 22a 442172i bk2: 8a 442208i bk3: 11a 442217i bk4: 22a 442069i bk5: 18a 441918i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132794
Bank_Level_Parallism_Col = 1.132520
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.294309
GrpLevelPara = 1.132520 

BW Util details:
bwutil = 0.000445 
total_CMD = 442330 
util_bw = 197 
Wasted_Col = 1038 
Wasted_Row = 0 
Idle = 441095 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 327 
rwq = 0 
CCDLc_limit_alone = 327 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 442330 
n_nop = 442127 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152601
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442153 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003866
n_activity=7359 dram_eff=0.02324
bk0: 12a 442216i bk1: 20a 442087i bk2: 7a 442195i bk3: 12a 442175i bk4: 21a 442096i bk5: 20a 442164i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185979
Bank_Level_Parallism_Col = 1.178886
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129032
GrpLevelPara = 1.178886 

BW Util details:
bwutil = 0.000387 
total_CMD = 442330 
util_bw = 171 
Wasted_Col = 856 
Wasted_Row = 0 
Idle = 441303 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 442330 
n_nop = 442153 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184025
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442141 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004137
n_activity=8592 dram_eff=0.0213
bk0: 16a 442141i bk1: 17a 442171i bk2: 14a 442203i bk3: 14a 442231i bk4: 19a 442004i bk5: 20a 442189i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088968
Bank_Level_Parallism_Col = 1.088472
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.200626
GrpLevelPara = 1.087578 

BW Util details:
bwutil = 0.000414 
total_CMD = 442330 
util_bw = 183 
Wasted_Col = 941 
Wasted_Row = 0 
Idle = 441206 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 110 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 287 
WTRc_limit_alone = 34 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 442330 
n_nop = 442141 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101734
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442121 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004589
n_activity=8714 dram_eff=0.0233
bk0: 23a 442126i bk1: 17a 442138i bk2: 16a 442213i bk3: 20a 442209i bk4: 17a 441864i bk5: 20a 442157i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113122
Bank_Level_Parallism_Col = 1.111952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.284796
GrpLevelPara = 1.111195 

BW Util details:
bwutil = 0.000459 
total_CMD = 442330 
util_bw = 203 
Wasted_Col = 1123 
Wasted_Row = 0 
Idle = 441004 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 442330 
n_nop = 442121 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=441948 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.00085
n_activity=11679 dram_eff=0.03219
bk0: 14a 442209i bk1: 14a 442167i bk2: 17a 442168i bk3: 16a 442170i bk4: 20a 439756i bk5: 19a 442081i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.067022
Bank_Level_Parallism_Col = 1.063167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.783268
GrpLevelPara = 1.063167 

BW Util details:
bwutil = 0.000850 
total_CMD = 442330 
util_bw = 376 
Wasted_Col = 3190 
Wasted_Row = 0 
Idle = 438764 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 22 
RTWc_limit = 140 
CCDLc_limit = 2651 
rwq = 0 
CCDLc_limit_alone = 2651 
WTRc_limit_alone = 22 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 442330 
n_nop = 441948 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.157016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.157016
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442134 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004295
n_activity=8181 dram_eff=0.02322
bk0: 19a 442173i bk1: 16a 442150i bk2: 9a 442202i bk3: 15a 442217i bk4: 20a 442058i bk5: 21a 442137i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172053
Bank_Level_Parallism_Col = 1.148855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149809
GrpLevelPara = 1.148855 

BW Util details:
bwutil = 0.000430 
total_CMD = 442330 
util_bw = 190 
Wasted_Col = 862 
Wasted_Row = 0 
Idle = 441278 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 37 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 41 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 442330 
n_nop = 442134 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0009563
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442142 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004115
n_activity=8073 dram_eff=0.02254
bk0: 20a 442177i bk1: 17a 442172i bk2: 16a 442165i bk3: 16a 442176i bk4: 23a 442124i bk5: 21a 442093i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162037
Bank_Level_Parallism_Col = 1.161860
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.144186
GrpLevelPara = 1.161860 

BW Util details:
bwutil = 0.000411 
total_CMD = 442330 
util_bw = 182 
Wasted_Col = 898 
Wasted_Row = 0 
Idle = 441250 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 58 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 9 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 442330 
n_nop = 442142 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126376
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442330 n_nop=442151 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003911
n_activity=7813 dram_eff=0.02214
bk0: 14a 442179i bk1: 15a 442200i bk2: 9a 442222i bk3: 12a 442178i bk4: 21a 441967i bk5: 25a 442116i bk6: 0a 442330i bk7: 0a 442330i bk8: 0a 442330i bk9: 0a 442330i bk10: 0a 442330i bk11: 0a 442330i bk12: 0a 442330i bk13: 0a 442330i bk14: 0a 442330i bk15: 0a 442330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177920
Bank_Level_Parallism_Col = 1.151099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.238553
GrpLevelPara = 1.151099 

BW Util details:
bwutil = 0.000391 
total_CMD = 442330 
util_bw = 173 
Wasted_Col = 923 
Wasted_Row = 0 
Idle = 441234 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 162 
CCDLc_limit = 330 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 442330 
n_nop = 442151 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129315

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 91, Miss_rate = 0.327, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 95, Miss_rate = 0.336, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 88, Miss_rate = 0.308, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 84, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3173
L2_total_cache_miss_rate = 0.3532
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 75818
Req_Network_injected_packets_per_cycle =       0.1185 
Req_Network_conflicts_per_cycle =       0.0117
Req_Network_conflicts_per_cycle_util =       0.1854
Req_Bank_Level_Parallism =       1.8817
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0041
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 75818
Reply_Network_injected_packets_per_cycle =        0.1185
Reply_Network_conflicts_per_cycle =        0.0156
Reply_Network_conflicts_per_cycle_util =       0.2310
Reply_Bank_Level_Parallism =       1.7600
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 28760 (inst/sec)
gpgpu_simulation_rate = 5415 (cycle/sec)
gpgpu_silicon_slowdown = 221606x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5760
gpu_sim_insn = 69536
gpu_ipc =      12.0722
gpu_tot_sim_cycle = 81578
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7881
gpu_tot_issued_cta = 64
gpu_occupancy = 29.5908% 
gpu_tot_occupancy = 15.3067% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1111
partiton_level_parallism_total  =       0.1180
partiton_level_parallism_util =       3.2000
partiton_level_parallism_util_total  =       1.9347
L2_BW  =       4.2667 GB/Sec
L2_BW_total  =       4.5297 GB/Sec
gpu_total_sim_rate=31478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36, Miss = 31, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 203, Miss = 105, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 437, Miss = 210, Miss_rate = 0.481, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 108
	L1D_total_cache_reservation_fails = 37
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 37
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9994	W0_Idle:407595	W0_Scoreboard:502910	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 846 
max_icnt2mem_latency = 110 
maxmrqlatency = 165 
max_icnt2sh_latency = 16 
averagemflatency = 370 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2864 	53 	73 	48 	79 	58 	86 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5959 	323 	3341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9184 	439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9293 	293 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	45 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 67.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3330/96 = 34.687500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        27         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1626
min_bank_accesses = 0!
chip skew: 404/58 = 6.97
average mf latency per bank:
dram[0]:        648       636       634       631      1488      1679    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       636       633       633      1289      1419    none      none      none      none      none      none      none      none      none      none  
dram[2]:        647       658       662       633      1234      1355    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       633       632       637      1395      1292    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       634       631       631      1408      1328    none      none      none      none      none      none      none      none      none      none  
dram[5]:        638       635       631       632      1333      1342    none      none      none      none      none      none      none      none      none      none  
dram[6]:        639       645       631       632      1322      1356    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       635       631       644      1449      1589    none      none      none      none      none      none      none      none      none      none  
dram[8]:        651       647       633       675      1339      1208    none      none      none      none      none      none      none      none      none      none  
dram[9]:        658       641       634       634      1379      1428    none      none      none      none      none      none      none      none      none      none  
dram[10]:        636       652       649       630      1312      1416    none      none      none      none      none      none      none      none      none      none  
dram[11]:        637       652       631       631      1263      1345    none      none      none      none      none      none      none      none      none      none  
dram[12]:        651       638       634       635       809      1312    none      none      none      none      none      none      none      none      none      none  
dram[13]:        638       637       658       632      1280      1367    none      none      none      none      none      none      none      none      none      none  
dram[14]:        636       638       633       633      1505      1446    none      none      none      none      none      none      none      none      none      none  
dram[15]:        637       653       657       635      1381      1491    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        655       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        649       651       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        654       659       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        653       646       646       651       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        652       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        660       650       646       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        651       646       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       650       646       648       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       653       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        653       657       647       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        653       648       647       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       650       654       653       846       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        658       652       646       646       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       652       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        651       651       646       655       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475739 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=131 n_rd_L2_A=0 n_write=58 n_wr_bk=0 bw_util=0.0003971
n_activity=8783 dram_eff=0.02152
bk0: 21a 475722i bk1: 21a 475737i bk2: 17a 475812i bk3: 23a 475779i bk4: 24a 475672i bk5: 25a 475701i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154170
Bank_Level_Parallism_Col = 1.153976
Bank_Level_Parallism_Ready = 1.005291
write_to_read_ratio_blp_rw_average = 0.134095
GrpLevelPara = 1.153130 

BW Util details:
bwutil = 0.000397 
total_CMD = 475934 
util_bw = 189 
Wasted_Col = 998 
Wasted_Row = 0 
Idle = 474747 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 57 
RTWc_limit = 114 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 43 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 475934 
n_nop = 475739 
Read = 131 
Write = 58 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000972824
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475739 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003971
n_activity=8159 dram_eff=0.02316
bk0: 14a 475832i bk1: 19a 475756i bk2: 15a 475802i bk3: 16a 475788i bk4: 19a 475749i bk5: 22a 475703i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137965
Bank_Level_Parallism_Col = 1.136542
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140472
GrpLevelPara = 1.136542 

BW Util details:
bwutil = 0.000397 
total_CMD = 475934 
util_bw = 189 
Wasted_Col = 833 
Wasted_Row = 0 
Idle = 474912 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 5 
CCDLc_limit = 371 
rwq = 0 
CCDLc_limit_alone = 371 
WTRc_limit_alone = 0 
RTWc_limit_alone = 5 

Commands details: 
total_CMD = 475934 
n_nop = 475739 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475723 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004307
n_activity=8483 dram_eff=0.02417
bk0: 20a 475723i bk1: 23a 475662i bk2: 16a 475802i bk3: 6a 475821i bk4: 20a 475506i bk5: 22a 475657i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196494
Bank_Level_Parallism_Col = 1.195604
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.294505
GrpLevelPara = 1.195604 

BW Util details:
bwutil = 0.000431 
total_CMD = 475934 
util_bw = 205 
Wasted_Col = 1164 
Wasted_Row = 0 
Idle = 474565 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 515 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 475934 
n_nop = 475723 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00156744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475727 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004223
n_activity=8418 dram_eff=0.02388
bk0: 15a 475714i bk1: 23a 475788i bk2: 14a 475826i bk3: 21a 475695i bk4: 22a 475690i bk5: 17a 475707i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.209607
Bank_Level_Parallism_Col = 1.184049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162138
GrpLevelPara = 1.184049 

BW Util details:
bwutil = 0.000422 
total_CMD = 475934 
util_bw = 201 
Wasted_Col = 944 
Wasted_Row = 0 
Idle = 474789 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 46 
CCDLc_limit = 496 
rwq = 0 
CCDLc_limit_alone = 496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 46 

Commands details: 
total_CMD = 475934 
n_nop = 475727 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00229444
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475744 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003866
n_activity=8533 dram_eff=0.02156
bk0: 14a 475804i bk1: 24a 475710i bk2: 11a 475826i bk3: 12a 475835i bk4: 23a 475688i bk5: 23a 475685i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085814
Bank_Level_Parallism_Col = 1.085312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.181179
GrpLevelPara = 1.085312 

BW Util details:
bwutil = 0.000387 
total_CMD = 475934 
util_bw = 184 
Wasted_Col = 958 
Wasted_Row = 0 
Idle = 474792 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 341 
rwq = 0 
CCDLc_limit_alone = 341 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 475934 
n_nop = 475744 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475738 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003992
n_activity=8473 dram_eff=0.02242
bk0: 20a 475662i bk1: 15a 475763i bk2: 16a 475828i bk3: 12a 475798i bk4: 21a 475730i bk5: 21a 475664i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107553
Bank_Level_Parallism_Col = 1.107172
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.166529
GrpLevelPara = 1.107172 

BW Util details:
bwutil = 0.000399 
total_CMD = 475934 
util_bw = 190 
Wasted_Col = 1028 
Wasted_Row = 0 
Idle = 474716 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 95 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 69 
RTWc_limit_alone = 86 

Commands details: 
total_CMD = 475934 
n_nop = 475738 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120395
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475737 n_act=6 n_pre=0 n_ref_event=0 n_req=191 n_rd=110 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004013
n_activity=8313 dram_eff=0.02298
bk0: 19a 475734i bk1: 21a 475782i bk2: 16a 475763i bk3: 9a 475831i bk4: 22a 475735i bk5: 23a 475724i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968586
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136237
Bank_Level_Parallism_Col = 1.134884
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.078140
GrpLevelPara = 1.134884 

BW Util details:
bwutil = 0.000401 
total_CMD = 475934 
util_bw = 191 
Wasted_Col = 888 
Wasted_Row = 0 
Idle = 474855 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475934 
n_nop = 475737 
Read = 110 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 191 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475750 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.000374
n_activity=7740 dram_eff=0.023
bk0: 20a 475726i bk1: 21a 475711i bk2: 10a 475826i bk3: 19a 475793i bk4: 23a 475664i bk5: 24a 475728i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.324727
Bank_Level_Parallism_Col = 1.294821
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.123506
GrpLevelPara = 1.294821 

BW Util details:
bwutil = 0.000374 
total_CMD = 475934 
util_bw = 178 
Wasted_Col = 829 
Wasted_Row = 0 
Idle = 474927 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 63 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 0 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 475934 
n_nop = 475750 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138044
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475731 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004139
n_activity=8973 dram_eff=0.02195
bk0: 15a 475798i bk1: 22a 475776i bk2: 8a 475812i bk3: 11a 475821i bk4: 22a 475673i bk5: 18a 475522i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.132794
Bank_Level_Parallism_Col = 1.132520
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.294309
GrpLevelPara = 1.132520 

BW Util details:
bwutil = 0.000414 
total_CMD = 475934 
util_bw = 197 
Wasted_Col = 1038 
Wasted_Row = 0 
Idle = 474699 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 327 
rwq = 0 
CCDLc_limit_alone = 327 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 475934 
n_nop = 475731 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00141826
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475757 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003593
n_activity=7359 dram_eff=0.02324
bk0: 12a 475820i bk1: 20a 475691i bk2: 7a 475799i bk3: 12a 475779i bk4: 21a 475700i bk5: 20a 475768i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.185979
Bank_Level_Parallism_Col = 1.178886
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129032
GrpLevelPara = 1.178886 

BW Util details:
bwutil = 0.000359 
total_CMD = 475934 
util_bw = 171 
Wasted_Col = 856 
Wasted_Row = 0 
Idle = 474907 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 475934 
n_nop = 475757 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171032
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475745 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003845
n_activity=8592 dram_eff=0.0213
bk0: 16a 475745i bk1: 17a 475775i bk2: 14a 475807i bk3: 14a 475835i bk4: 19a 475608i bk5: 20a 475793i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088968
Bank_Level_Parallism_Col = 1.088472
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.200626
GrpLevelPara = 1.087578 

BW Util details:
bwutil = 0.000385 
total_CMD = 475934 
util_bw = 183 
Wasted_Col = 941 
Wasted_Row = 0 
Idle = 474810 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 110 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 287 
WTRc_limit_alone = 34 
RTWc_limit_alone = 110 

Commands details: 
total_CMD = 475934 
n_nop = 475745 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000945509
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475725 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004265
n_activity=8714 dram_eff=0.0233
bk0: 23a 475730i bk1: 17a 475742i bk2: 16a 475817i bk3: 20a 475813i bk4: 17a 475468i bk5: 20a 475761i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113122
Bank_Level_Parallism_Col = 1.111952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.284796
GrpLevelPara = 1.111195 

BW Util details:
bwutil = 0.000427 
total_CMD = 475934 
util_bw = 203 
Wasted_Col = 1123 
Wasted_Row = 0 
Idle = 474608 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 416 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 475934 
n_nop = 475725 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151492
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475424 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001059
n_activity=13632 dram_eff=0.03697
bk0: 14a 475813i bk1: 14a 475771i bk2: 17a 475772i bk3: 16a 475774i bk4: 20a 471612i bk5: 19a 475685i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.043918
Bank_Level_Parallism_Col = 1.041376
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.858036
GrpLevelPara = 1.041376 

BW Util details:
bwutil = 0.001059 
total_CMD = 475934 
util_bw = 504 
Wasted_Col = 4938 
Wasted_Row = 0 
Idle = 470492 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 22 
RTWc_limit = 140 
CCDLc_limit = 4399 
rwq = 0 
CCDLc_limit_alone = 4399 
WTRc_limit_alone = 22 
RTWc_limit_alone = 140 

Commands details: 
total_CMD = 475934 
n_nop = 475424 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.276969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276969
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475738 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003992
n_activity=8181 dram_eff=0.02322
bk0: 19a 475777i bk1: 16a 475754i bk2: 9a 475806i bk3: 15a 475821i bk4: 20a 475662i bk5: 21a 475741i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172053
Bank_Level_Parallism_Col = 1.148855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.149809
GrpLevelPara = 1.148855 

BW Util details:
bwutil = 0.000399 
total_CMD = 475934 
util_bw = 190 
Wasted_Col = 862 
Wasted_Row = 0 
Idle = 474882 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 41 
RTWc_limit = 37 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 41 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 475934 
n_nop = 475738 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000888779
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475746 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003824
n_activity=8073 dram_eff=0.02254
bk0: 20a 475781i bk1: 17a 475776i bk2: 16a 475769i bk3: 16a 475780i bk4: 23a 475728i bk5: 21a 475697i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162037
Bank_Level_Parallism_Col = 1.161860
Bank_Level_Parallism_Ready = 1.005494
write_to_read_ratio_blp_rw_average = 0.144186
GrpLevelPara = 1.161860 

BW Util details:
bwutil = 0.000382 
total_CMD = 475934 
util_bw = 182 
Wasted_Col = 898 
Wasted_Row = 0 
Idle = 474854 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 58 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 9 
RTWc_limit_alone = 58 

Commands details: 
total_CMD = 475934 
n_nop = 475746 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117453
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475934 n_nop=475755 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003635
n_activity=7813 dram_eff=0.02214
bk0: 14a 475783i bk1: 15a 475804i bk2: 9a 475826i bk3: 12a 475782i bk4: 21a 475571i bk5: 25a 475720i bk6: 0a 475934i bk7: 0a 475934i bk8: 0a 475934i bk9: 0a 475934i bk10: 0a 475934i bk11: 0a 475934i bk12: 0a 475934i bk13: 0a 475934i bk14: 0a 475934i bk15: 0a 475934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177920
Bank_Level_Parallism_Col = 1.151099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.238553
GrpLevelPara = 1.151099 

BW Util details:
bwutil = 0.000363 
total_CMD = 475934 
util_bw = 173 
Wasted_Col = 923 
Wasted_Row = 0 
Idle = 474838 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 162 
CCDLc_limit = 330 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 475934 
n_nop = 475755 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120185

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 91, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 95, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 88, Miss_rate = 0.291, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 84, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3301
L2_total_cache_miss_rate = 0.3430
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4276
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 81578
Req_Network_injected_packets_per_cycle =       0.1180 
Req_Network_conflicts_per_cycle =       0.0178
Req_Network_conflicts_per_cycle_util =       0.2919
Req_Bank_Level_Parallism =       1.9347
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0070
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 81578
Reply_Network_injected_packets_per_cycle =        0.1180
Reply_Network_conflicts_per_cycle =        0.0157
Reply_Network_conflicts_per_cycle_util =       0.2357
Reply_Bank_Level_Parallism =       1.7745
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0031
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 31478 (inst/sec)
gpgpu_simulation_rate = 5438 (cycle/sec)
gpgpu_silicon_slowdown = 220669x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 13961
gpu_sim_insn = 248289
gpu_ipc =      17.7845
gpu_tot_sim_cycle = 95539
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.5411
gpu_tot_issued_cta = 72
gpu_occupancy = 27.1783% 
gpu_tot_occupancy = 18.0135% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9875
partiton_level_parallism_total  =       0.2450
partiton_level_parallism_util =       2.6544
partiton_level_parallism_util_total  =       2.3023
L2_BW  =      37.9214 GB/Sec
L2_BW_total  =       9.4092 GB/Sec
gpu_total_sim_rate=40026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 571, Miss = 285, Miss_rate = 0.499, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 365, Miss = 184, Miss_rate = 0.504, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 75, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 325, Miss = 158, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 194, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 482, Miss = 222, Miss_rate = 0.461, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 211, Miss = 106, Miss_rate = 0.502, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22132
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 746
	L1D_total_cache_reservation_fails = 2555
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 718
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2419
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
604, 24, 24, 114, 214, 189, 189, 240, 265, 114, 189, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17742	W0_Idle:431150	W0_Scoreboard:722178	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 846 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 22 
averagemflatency = 341 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5408 	93 	100 	49 	79 	58 	86 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16800 	657 	5953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21807 	1458 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21065 	1999 	333 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	56 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 90.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5942/96 = 61.895832
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1795
min_bank_accesses = 0!
chip skew: 427/66 = 6.47
average mf latency per bank:
dram[0]:        735       734       687       678      2700      2449    none      none      none      none      none      none      none      none      none      none  
dram[1]:        699       698       687       681      2161      2528    none      none      none      none      none      none      none      none      none      none  
dram[2]:        739       745       683       672      2186      2322    none      none      none      none      none      none      none      none      none      none  
dram[3]:        718       716       676       670      2462      1954    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       702       680       670      2456      2642    none      none      none      none      none      none      none      none      none      none  
dram[5]:        720       708       675       686      2169      2207    none      none      none      none      none      none      none      none      none      none  
dram[6]:        700       708       698       692      2338      2421    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       718       669       687      2534      2946    none      none      none      none      none      none      none      none      none      none  
dram[8]:        706       725       668       681      2347      2009    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       719       653       674      2392      2520    none      none      none      none      none      none      none      none      none      none  
dram[10]:        701       703       677       694      2131      2372    none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       719       665       704      2333      2340    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       710       673       683       998      1932    none      none      none      none      none      none      none      none      none      none  
dram[13]:        723       701       677       681      1886      2355    none      none      none      none      none      none      none      none      none      none  
dram[14]:        716       712       675       675      2311      2099    none      none      none      none      none      none      none      none      none      none  
dram[15]:        687       715       672       687      2216      2844    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       846       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       717       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557035 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=271 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0006172
n_activity=14092 dram_eff=0.02441
bk0: 49a 557117i bk1: 54a 557041i bk2: 56a 557223i bk3: 56a 557168i bk4: 28a 557120i bk5: 28a 557152i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140635
Bank_Level_Parallism_Col = 1.140449
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.107990
GrpLevelPara = 1.139201 

BW Util details:
bwutil = 0.000617 
total_CMD = 557385 
util_bw = 344 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 555778 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 675 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 557385 
n_nop = 557035 
Read = 271 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00088987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557032 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006225
n_activity=13819 dram_eff=0.02511
bk0: 54a 557192i bk1: 52a 557136i bk2: 51a 557118i bk3: 45a 557139i bk4: 28a 557132i bk5: 28a 557135i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141683
Bank_Level_Parallism_Col = 1.140774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112238
GrpLevelPara = 1.140774 

BW Util details:
bwutil = 0.000623 
total_CMD = 557385 
util_bw = 347 
Wasted_Col = 1234 
Wasted_Row = 0 
Idle = 555804 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 804 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 557385 
n_nop = 557032 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557029 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006279
n_activity=13648 dram_eff=0.02564
bk0: 53a 557110i bk1: 49a 557104i bk2: 49a 557189i bk3: 43a 557151i bk4: 28a 556922i bk5: 28a 557082i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.170379
Bank_Level_Parallism_Col = 1.169643
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.225446
GrpLevelPara = 1.169643 

BW Util details:
bwutil = 0.000628 
total_CMD = 557385 
util_bw = 350 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 555589 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 557385 
n_nop = 557029 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137607
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557010 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.000662
n_activity=14015 dram_eff=0.02633
bk0: 53a 557057i bk1: 58a 557108i bk2: 44a 557216i bk3: 50a 557066i bk4: 28a 557033i bk5: 28a 557092i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175781
Bank_Level_Parallism_Col = 1.159396
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159396
GrpLevelPara = 1.159396 

BW Util details:
bwutil = 0.000662 
total_CMD = 557385 
util_bw = 369 
Wasted_Col = 1423 
Wasted_Row = 0 
Idle = 555593 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 557385 
n_nop = 557010 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00245252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557034 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.000619
n_activity=13843 dram_eff=0.02492
bk0: 57a 557136i bk1: 58a 557043i bk2: 47a 557207i bk3: 49a 557144i bk4: 28a 557108i bk5: 28a 557127i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103328
Bank_Level_Parallism_Col = 1.103045
Bank_Level_Parallism_Ready = 1.002899
write_to_read_ratio_blp_rw_average = 0.121194
GrpLevelPara = 1.103045 

BW Util details:
bwutil = 0.000619 
total_CMD = 557385 
util_bw = 345 
Wasted_Col = 1368 
Wasted_Row = 0 
Idle = 555672 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 557385 
n_nop = 557034 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011554
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557015 n_act=6 n_pre=0 n_ref_event=0 n_req=364 n_rd=259 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000653
n_activity=14929 dram_eff=0.02438
bk0: 50a 557076i bk1: 56a 557087i bk2: 50a 557240i bk3: 47a 557179i bk4: 28a 557095i bk5: 28a 557106i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983516
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090542
Bank_Level_Parallism_Col = 1.090226
Bank_Level_Parallism_Ready = 1.002747
write_to_read_ratio_blp_rw_average = 0.170619
GrpLevelPara = 1.090226 

BW Util details:
bwutil = 0.000653 
total_CMD = 557385 
util_bw = 364 
Wasted_Col = 1370 
Wasted_Row = 0 
Idle = 555651 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 691 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 557385 
n_nop = 557015 
Read = 259 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 364 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000664 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106748
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557033 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=260 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0006208
n_activity=13192 dram_eff=0.02623
bk0: 56a 557027i bk1: 53a 557174i bk2: 52a 557154i bk3: 43a 557168i bk4: 28a 557174i bk5: 28a 557157i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.111660
Bank_Level_Parallism_Col = 1.110699
Bank_Level_Parallism_Ready = 1.002890
write_to_read_ratio_blp_rw_average = 0.055040
GrpLevelPara = 1.110699 

BW Util details:
bwutil = 0.000621 
total_CMD = 557385 
util_bw = 346 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 555764 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 812 
rwq = 0 
CCDLc_limit_alone = 812 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 557385 
n_nop = 557033 
Read = 260 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000621 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557053 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005849
n_activity=12939 dram_eff=0.0252
bk0: 57a 557010i bk1: 56a 557059i bk2: 42a 557174i bk3: 49a 557193i bk4: 28a 557100i bk5: 28a 557179i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267150
Bank_Level_Parallism_Col = 1.247191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.085261
GrpLevelPara = 1.247191 

BW Util details:
bwutil = 0.000585 
total_CMD = 557385 
util_bw = 326 
Wasted_Col = 1190 
Wasted_Row = 0 
Idle = 555869 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 861 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 557385 
n_nop = 557053 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000585 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00137427
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557022 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006405
n_activity=13593 dram_eff=0.02626
bk0: 52a 557129i bk1: 56a 557158i bk2: 46a 557206i bk3: 44a 557205i bk4: 28a 557106i bk5: 28a 556884i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121246
Bank_Level_Parallism_Col = 1.121023
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.206818
GrpLevelPara = 1.121023 

BW Util details:
bwutil = 0.000640 
total_CMD = 557385 
util_bw = 357 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 555620 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 734 
rwq = 0 
CCDLc_limit_alone = 734 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 557385 
n_nop = 557022 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00146398
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557041 n_act=6 n_pre=0 n_ref_event=0 n_req=338 n_rd=257 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0006064
n_activity=12934 dram_eff=0.02613
bk0: 52a 557142i bk1: 54a 557087i bk2: 46a 557154i bk3: 49a 557135i bk4: 28a 557145i bk5: 28a 557192i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982249
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147887
Bank_Level_Parallism_Col = 1.143132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086008
GrpLevelPara = 1.143132 

BW Util details:
bwutil = 0.000606 
total_CMD = 557385 
util_bw = 338 
Wasted_Col = 1224 
Wasted_Row = 0 
Idle = 555823 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 797 
rwq = 0 
CCDLc_limit_alone = 797 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 557385 
n_nop = 557041 
Read = 257 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 338 
total_req = 338 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 338 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156804
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557019 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006459
n_activity=14180 dram_eff=0.02539
bk0: 55a 557071i bk1: 56a 557120i bk2: 47a 557159i bk3: 50a 557194i bk4: 28a 556931i bk5: 28a 557223i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104762
Bank_Level_Parallism_Col = 1.104494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182303
GrpLevelPara = 1.103933 

BW Util details:
bwutil = 0.000646 
total_CMD = 557385 
util_bw = 360 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 555600 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 761 
rwq = 0 
CCDLc_limit_alone = 747 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 557385 
n_nop = 557019 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000646 
Either_Row_CoL_Bus_Util = 0.000657 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000911399
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557029 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006279
n_activity=12689 dram_eff=0.02758
bk0: 57a 557103i bk1: 54a 557101i bk2: 45a 557160i bk3: 48a 557203i bk4: 28a 556842i bk5: 28a 557153i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102470
Bank_Level_Parallism_Col = 1.101632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.198262
GrpLevelPara = 1.101106 

BW Util details:
bwutil = 0.000628 
total_CMD = 557385 
util_bw = 350 
Wasted_Col = 1553 
Wasted_Row = 0 
Idle = 555482 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 557385 
n_nop = 557029 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169721
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=556694 n_act=6 n_pre=0 n_ref_event=0 n_req=685 n_rd=258 n_rd_L2_A=0 n_write=427 n_wr_bk=0 bw_util=0.001229
n_activity=18861 dram_eff=0.03632
bk0: 52a 557133i bk1: 52a 557116i bk2: 46a 557112i bk3: 53a 557070i bk4: 28a 553026i bk5: 27a 556909i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991241
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.051221
Bank_Level_Parallism_Col = 1.049032
Bank_Level_Parallism_Ready = 1.001460
write_to_read_ratio_blp_rw_average = 0.776023
GrpLevelPara = 1.049032 

BW Util details:
bwutil = 0.001229 
total_CMD = 557385 
util_bw = 685 
Wasted_Col = 5621 
Wasted_Row = 0 
Idle = 551079 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 4950 
rwq = 0 
CCDLc_limit_alone = 4950 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 557385 
n_nop = 556694 
Read = 258 
Write = 427 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 685 
total_req = 685 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 685 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001229 
Either_Row_CoL_Bus_Util = 0.001240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.236872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236872
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557008 n_act=6 n_pre=0 n_ref_event=0 n_req=371 n_rd=263 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006656
n_activity=14302 dram_eff=0.02594
bk0: 54a 557135i bk1: 57a 557029i bk2: 48a 557175i bk3: 49a 557179i bk4: 27a 557101i bk5: 28a 557169i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983827
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147968
Bank_Level_Parallism_Col = 1.133131
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.106383
GrpLevelPara = 1.133131 

BW Util details:
bwutil = 0.000666 
total_CMD = 557385 
util_bw = 371 
Wasted_Col = 1278 
Wasted_Row = 0 
Idle = 555736 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 769 
rwq = 0 
CCDLc_limit_alone = 769 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 557385 
n_nop = 557008 
Read = 263 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 371 
total_req = 371 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 371 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000666 
Either_Row_CoL_Bus_Util = 0.000676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102084
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557020 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006441
n_activity=13892 dram_eff=0.02584
bk0: 56a 557122i bk1: 56a 557104i bk2: 47a 557061i bk3: 43a 557135i bk4: 27a 557175i bk5: 28a 557057i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162053
Bank_Level_Parallism_Col = 1.161943
Bank_Level_Parallism_Ready = 1.005571
write_to_read_ratio_blp_rw_average = 0.156160
GrpLevelPara = 1.161943 

BW Util details:
bwutil = 0.000644 
total_CMD = 557385 
util_bw = 359 
Wasted_Col = 1375 
Wasted_Row = 0 
Idle = 555651 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 557385 
n_nop = 557020 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013366
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557385 n_nop=557048 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005938
n_activity=13497 dram_eff=0.02452
bk0: 51a 557065i bk1: 54a 557067i bk2: 45a 557193i bk3: 42a 557164i bk4: 28a 557002i bk5: 28a 557151i bk6: 0a 557385i bk7: 0a 557385i bk8: 0a 557385i bk9: 0a 557385i bk10: 0a 557385i bk11: 0a 557385i bk12: 0a 557385i bk13: 0a 557385i bk14: 0a 557385i bk15: 0a 557385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.194860
Bank_Level_Parallism_Col = 1.177352
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166267
GrpLevelPara = 1.177352 

BW Util details:
bwutil = 0.000594 
total_CMD = 557385 
util_bw = 331 
Wasted_Col = 1342 
Wasted_Row = 0 
Idle = 555712 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 557385 
n_nop = 557048 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000594 
Either_Row_CoL_Bus_Util = 0.000605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 173, Miss_rate = 0.228, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 160, Miss_rate = 0.232, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 180, Miss_rate = 0.253, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 165, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 177, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 183, Miss_rate = 0.244, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 179, Miss_rate = 0.244, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 169, Miss_rate = 0.235, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 191, Miss_rate = 0.266, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 174, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 172, Miss_rate = 0.241, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 180, Miss_rate = 0.250, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 158, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5858
L2_total_cache_miss_rate = 0.2502
L2_total_cache_pending_hits = 100
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 95539
Req_Network_injected_packets_per_cycle =       0.2450 
Req_Network_conflicts_per_cycle =       0.0221
Req_Network_conflicts_per_cycle_util =       0.2078
Req_Bank_Level_Parallism =       2.3023
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0067
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 95539
Reply_Network_injected_packets_per_cycle =        0.2450
Reply_Network_conflicts_per_cycle =        0.0753
Reply_Network_conflicts_per_cycle_util =       0.6573
Reply_Bank_Level_Parallism =       2.1377
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0064
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 40026 (inst/sec)
gpgpu_simulation_rate = 5307 (cycle/sec)
gpgpu_silicon_slowdown = 226116x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5759
gpu_sim_insn = 76900
gpu_ipc =      13.3530
gpu_tot_sim_cycle = 101298
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.8715
gpu_tot_issued_cta = 80
gpu_occupancy = 29.5847% 
gpu_tot_occupancy = 18.3625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1111
partiton_level_parallism_total  =       0.2374
partiton_level_parallism_util =       3.1841
partiton_level_parallism_util_total  =       2.3194
L2_BW  =       4.2674 GB/Sec
L2_BW_total  =       9.1169 GB/Sec
gpu_total_sim_rate=41966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 92, Miss = 77, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 100, Miss = 83, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1619, Miss = 676, Miss_rate = 0.418, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2064, Miss = 846, Miss_rate = 0.410, Pending_hits = 13, Reservation_fails = 13
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 75, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22644
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 746
	L1D_total_cache_reservation_fails = 2555
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 718
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2419
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19177	W0_Idle:457870	W0_Scoreboard:729871	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 22 
averagemflatency = 339 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:5413 	96 	103 	55 	90 	79 	128 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17169 	800 	6081 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22247 	1658 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21687 	2017 	333 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 90.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6070/96 = 63.229168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        63        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1923
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        735       734       687       678      2767      2512    none      none      none      none      none      none      none      none      none      none  
dram[1]:        699       698       687       681      2209      2587    none      none      none      none      none      none      none      none      none      none  
dram[2]:        739       745       683       672      2236      2378    none      none      none      none      none      none      none      none      none      none  
dram[3]:        718       716       676       670      2515      1996    none      none      none      none      none      none      none      none      none      none  
dram[4]:        713       702       680       670      2512      2704    none      none      none      none      none      none      none      none      none      none  
dram[5]:        720       708       675       686      2213      2256    none      none      none      none      none      none      none      none      none      none  
dram[6]:        700       708       698       692      2391      2480    none      none      none      none      none      none      none      none      none      none  
dram[7]:        724       718       669       687      2591      3013    none      none      none      none      none      none      none      none      none      none  
dram[8]:        706       725       668       681      2403      2055    none      none      none      none      none      none      none      none      none      none  
dram[9]:        698       719       653       674      2449      2574    none      none      none      none      none      none      none      none      none      none  
dram[10]:        701       703       677       694      2182      2428    none      none      none      none      none      none      none      none      none      none  
dram[11]:        720       719       665       704      2384      2393    none      none      none      none      none      none      none      none      none      none  
dram[12]:        721       710       673       683       937      1977    none      none      none      none      none      none      none      none      none      none  
dram[13]:        723       701       677       681      1928      2407    none      none      none      none      none      none      none      none      none      none  
dram[14]:        716       712       675       675      2365      2151    none      none      none      none      none      none      none      none      none      none  
dram[15]:        687       715       672       687      2266      2905    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       717       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590634 n_act=6 n_pre=0 n_ref_event=0 n_req=344 n_rd=271 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005821
n_activity=14092 dram_eff=0.02441
bk0: 49a 590716i bk1: 54a 590640i bk2: 56a 590822i bk3: 56a 590767i bk4: 28a 590719i bk5: 28a 590751i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982558
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140635
Bank_Level_Parallism_Col = 1.140449
Bank_Level_Parallism_Ready = 1.002907
write_to_read_ratio_blp_rw_average = 0.107990
GrpLevelPara = 1.139201 

BW Util details:
bwutil = 0.000582 
total_CMD = 590984 
util_bw = 344 
Wasted_Col = 1263 
Wasted_Row = 0 
Idle = 589377 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 675 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 590984 
n_nop = 590634 
Read = 271 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 344 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 344 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000839278
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590631 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005872
n_activity=13819 dram_eff=0.02511
bk0: 54a 590791i bk1: 52a 590735i bk2: 51a 590717i bk3: 45a 590738i bk4: 28a 590731i bk5: 28a 590734i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141683
Bank_Level_Parallism_Col = 1.140774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.112238
GrpLevelPara = 1.140774 

BW Util details:
bwutil = 0.000587 
total_CMD = 590984 
util_bw = 347 
Wasted_Col = 1234 
Wasted_Row = 0 
Idle = 589403 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 804 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 590984 
n_nop = 590631 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000587 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590628 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005922
n_activity=13648 dram_eff=0.02564
bk0: 53a 590709i bk1: 49a 590703i bk2: 49a 590788i bk3: 43a 590750i bk4: 28a 590521i bk5: 28a 590681i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.170379
Bank_Level_Parallism_Col = 1.169643
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.225446
GrpLevelPara = 1.169643 

BW Util details:
bwutil = 0.000592 
total_CMD = 590984 
util_bw = 350 
Wasted_Col = 1446 
Wasted_Row = 0 
Idle = 589188 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 841 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 590984 
n_nop = 590628 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00129784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590609 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006244
n_activity=14015 dram_eff=0.02633
bk0: 53a 590656i bk1: 58a 590707i bk2: 44a 590815i bk3: 50a 590665i bk4: 28a 590632i bk5: 28a 590691i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.175781
Bank_Level_Parallism_Col = 1.159396
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159396
GrpLevelPara = 1.159396 

BW Util details:
bwutil = 0.000624 
total_CMD = 590984 
util_bw = 369 
Wasted_Col = 1423 
Wasted_Row = 0 
Idle = 589192 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 950 
rwq = 0 
CCDLc_limit_alone = 950 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 590984 
n_nop = 590609 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00231309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590633 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005838
n_activity=13843 dram_eff=0.02492
bk0: 57a 590735i bk1: 58a 590642i bk2: 47a 590806i bk3: 49a 590743i bk4: 28a 590707i bk5: 28a 590726i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.103328
Bank_Level_Parallism_Col = 1.103045
Bank_Level_Parallism_Ready = 1.002899
write_to_read_ratio_blp_rw_average = 0.121194
GrpLevelPara = 1.103045 

BW Util details:
bwutil = 0.000584 
total_CMD = 590984 
util_bw = 345 
Wasted_Col = 1368 
Wasted_Row = 0 
Idle = 589271 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 796 
rwq = 0 
CCDLc_limit_alone = 796 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 590984 
n_nop = 590633 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590614 n_act=6 n_pre=0 n_ref_event=0 n_req=364 n_rd=259 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0006159
n_activity=14929 dram_eff=0.02438
bk0: 50a 590675i bk1: 56a 590686i bk2: 50a 590839i bk3: 47a 590778i bk4: 28a 590694i bk5: 28a 590705i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983516
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.090542
Bank_Level_Parallism_Col = 1.090226
Bank_Level_Parallism_Ready = 1.002747
write_to_read_ratio_blp_rw_average = 0.170619
GrpLevelPara = 1.090226 

BW Util details:
bwutil = 0.000616 
total_CMD = 590984 
util_bw = 364 
Wasted_Col = 1370 
Wasted_Row = 0 
Idle = 589250 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 691 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 590984 
n_nop = 590614 
Read = 259 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 364 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 364 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000616 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010068
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590632 n_act=6 n_pre=0 n_ref_event=0 n_req=346 n_rd=260 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005855
n_activity=13192 dram_eff=0.02623
bk0: 56a 590626i bk1: 53a 590773i bk2: 52a 590753i bk3: 43a 590767i bk4: 28a 590773i bk5: 28a 590756i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982659
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.111660
Bank_Level_Parallism_Col = 1.110699
Bank_Level_Parallism_Ready = 1.002890
write_to_read_ratio_blp_rw_average = 0.055040
GrpLevelPara = 1.110699 

BW Util details:
bwutil = 0.000585 
total_CMD = 590984 
util_bw = 346 
Wasted_Col = 1275 
Wasted_Row = 0 
Idle = 589363 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 812 
rwq = 0 
CCDLc_limit_alone = 812 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 590984 
n_nop = 590632 
Read = 260 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 346 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 346 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000585 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590652 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005516
n_activity=12939 dram_eff=0.0252
bk0: 57a 590609i bk1: 56a 590658i bk2: 42a 590773i bk3: 49a 590792i bk4: 28a 590699i bk5: 28a 590778i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.267150
Bank_Level_Parallism_Col = 1.247191
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.085261
GrpLevelPara = 1.247191 

BW Util details:
bwutil = 0.000552 
total_CMD = 590984 
util_bw = 326 
Wasted_Col = 1190 
Wasted_Row = 0 
Idle = 589468 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 861 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 590984 
n_nop = 590652 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129614
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590621 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006041
n_activity=13593 dram_eff=0.02626
bk0: 52a 590728i bk1: 56a 590757i bk2: 46a 590805i bk3: 44a 590804i bk4: 28a 590705i bk5: 28a 590483i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121246
Bank_Level_Parallism_Col = 1.121023
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.206818
GrpLevelPara = 1.121023 

BW Util details:
bwutil = 0.000604 
total_CMD = 590984 
util_bw = 357 
Wasted_Col = 1408 
Wasted_Row = 0 
Idle = 589219 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 734 
rwq = 0 
CCDLc_limit_alone = 734 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 590984 
n_nop = 590621 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138075
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590640 n_act=6 n_pre=0 n_ref_event=0 n_req=338 n_rd=257 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005719
n_activity=12934 dram_eff=0.02613
bk0: 52a 590741i bk1: 54a 590686i bk2: 46a 590753i bk3: 49a 590734i bk4: 28a 590744i bk5: 28a 590791i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982249
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147887
Bank_Level_Parallism_Col = 1.143132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.086008
GrpLevelPara = 1.143132 

BW Util details:
bwutil = 0.000572 
total_CMD = 590984 
util_bw = 338 
Wasted_Col = 1224 
Wasted_Row = 0 
Idle = 589422 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 797 
rwq = 0 
CCDLc_limit_alone = 797 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 590984 
n_nop = 590640 
Read = 257 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 338 
total_req = 338 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 338 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147889
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590618 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006092
n_activity=14180 dram_eff=0.02539
bk0: 55a 590670i bk1: 56a 590719i bk2: 47a 590758i bk3: 50a 590793i bk4: 28a 590530i bk5: 28a 590822i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.104762
Bank_Level_Parallism_Col = 1.104494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.182303
GrpLevelPara = 1.103933 

BW Util details:
bwutil = 0.000609 
total_CMD = 590984 
util_bw = 360 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 589199 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 761 
rwq = 0 
CCDLc_limit_alone = 747 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 590984 
n_nop = 590618 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000859583
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590628 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005922
n_activity=12689 dram_eff=0.02758
bk0: 57a 590702i bk1: 54a 590700i bk2: 45a 590759i bk3: 48a 590802i bk4: 28a 590441i bk5: 28a 590752i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.102470
Bank_Level_Parallism_Col = 1.101632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.198262
GrpLevelPara = 1.101106 

BW Util details:
bwutil = 0.000592 
total_CMD = 590984 
util_bw = 350 
Wasted_Col = 1553 
Wasted_Row = 0 
Idle = 589081 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 590984 
n_nop = 590628 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00160072
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590165 n_act=6 n_pre=0 n_ref_event=0 n_req=813 n_rd=258 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001376
n_activity=20803 dram_eff=0.03908
bk0: 52a 590732i bk1: 52a 590715i bk2: 46a 590711i bk3: 53a 590669i bk4: 28a 584873i bk5: 27a 590508i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992620
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.039458
Bank_Level_Parallism_Col = 1.037766
Bank_Level_Parallism_Ready = 1.001230
write_to_read_ratio_blp_rw_average = 0.827487
GrpLevelPara = 1.037766 

BW Util details:
bwutil = 0.001376 
total_CMD = 590984 
util_bw = 813 
Wasted_Col = 7373 
Wasted_Row = 0 
Idle = 582798 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 6702 
rwq = 0 
CCDLc_limit_alone = 6702 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 590984 
n_nop = 590165 
Read = 258 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 813 
total_req = 813 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 813 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001376 
Either_Row_CoL_Bus_Util = 0.001386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.332469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.332469
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590607 n_act=6 n_pre=0 n_ref_event=0 n_req=371 n_rd=263 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006278
n_activity=14302 dram_eff=0.02594
bk0: 54a 590734i bk1: 57a 590628i bk2: 48a 590774i bk3: 49a 590778i bk4: 27a 590700i bk5: 28a 590768i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983827
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.147968
Bank_Level_Parallism_Col = 1.133131
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.106383
GrpLevelPara = 1.133131 

BW Util details:
bwutil = 0.000628 
total_CMD = 590984 
util_bw = 371 
Wasted_Col = 1278 
Wasted_Row = 0 
Idle = 589335 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 769 
rwq = 0 
CCDLc_limit_alone = 769 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 590984 
n_nop = 590607 
Read = 263 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 371 
total_req = 371 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 371 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000962801
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590619 n_act=6 n_pre=0 n_ref_event=0 n_req=359 n_rd=257 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006075
n_activity=13892 dram_eff=0.02584
bk0: 56a 590721i bk1: 56a 590703i bk2: 47a 590660i bk3: 43a 590734i bk4: 27a 590774i bk5: 28a 590656i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983287
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.162053
Bank_Level_Parallism_Col = 1.161943
Bank_Level_Parallism_Ready = 1.005571
write_to_read_ratio_blp_rw_average = 0.156160
GrpLevelPara = 1.161943 

BW Util details:
bwutil = 0.000607 
total_CMD = 590984 
util_bw = 359 
Wasted_Col = 1375 
Wasted_Row = 0 
Idle = 589250 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 590984 
n_nop = 590619 
Read = 257 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 359 
total_req = 359 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 359 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126061
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=590984 n_nop=590647 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005601
n_activity=13497 dram_eff=0.02452
bk0: 51a 590664i bk1: 54a 590666i bk2: 45a 590792i bk3: 42a 590763i bk4: 28a 590601i bk5: 28a 590750i bk6: 0a 590984i bk7: 0a 590984i bk8: 0a 590984i bk9: 0a 590984i bk10: 0a 590984i bk11: 0a 590984i bk12: 0a 590984i bk13: 0a 590984i bk14: 0a 590984i bk15: 0a 590984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.194860
Bank_Level_Parallism_Col = 1.177352
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166267
GrpLevelPara = 1.177352 

BW Util details:
bwutil = 0.000560 
total_CMD = 590984 
util_bw = 331 
Wasted_Col = 1342 
Wasted_Row = 0 
Idle = 589311 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 590984 
n_nop = 590647 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 173, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 160, Miss_rate = 0.226, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 180, Miss_rate = 0.248, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 165, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 177, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 183, Miss_rate = 0.239, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 179, Miss_rate = 0.238, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 169, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 191, Miss_rate = 0.260, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 174, Miss_rate = 0.245, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 172, Miss_rate = 0.236, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 180, Miss_rate = 0.245, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 158, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5986
L2_total_cache_miss_rate = 0.2489
L2_total_cache_pending_hits = 100
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 101298
Req_Network_injected_packets_per_cycle =       0.2374 
Req_Network_conflicts_per_cycle =       0.0262
Req_Network_conflicts_per_cycle_util =       0.2561
Req_Bank_Level_Parallism =       2.3194
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 101298
Reply_Network_injected_packets_per_cycle =        0.2374
Reply_Network_conflicts_per_cycle =        0.0719
Reply_Network_conflicts_per_cycle_util =       0.6461
Reply_Bank_Level_Parallism =       2.1327
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 41966 (inst/sec)
gpgpu_simulation_rate = 5331 (cycle/sec)
gpgpu_silicon_slowdown = 225098x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11555
gpu_sim_insn = 235345
gpu_ipc =      20.3674
gpu_tot_sim_cycle = 112853
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.1510
gpu_tot_issued_cta = 88
gpu_occupancy = 26.5662% 
gpu_tot_occupancy = 19.4833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5547
partiton_level_parallism_total  =       0.2699
partiton_level_parallism_util =       2.4185
partiton_level_parallism_util_total  =       2.3396
L2_BW  =      21.2986 GB/Sec
L2_BW_total  =      10.3642 GB/Sec
gpu_total_sim_rate=49177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1606, Miss = 668, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1816, Miss = 756, Miss_rate = 0.416, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1586, Miss = 661, Miss_rate = 0.417, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1836, Miss = 757, Miss_rate = 0.412, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1549, Miss = 646, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2193, Miss = 885, Miss_rate = 0.404, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 169, Miss = 116, Miss_rate = 0.686, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 157, Miss = 109, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 75, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28879
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1288
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15673
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31625	W0_Idle:475278	W0_Scoreboard:878559	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 332 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6245 	107 	104 	55 	90 	79 	128 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21734 	1800 	6925 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27587 	2530 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26792 	2697 	776 	189 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	61 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6914/96 = 72.020836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1925
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        894       891       806       816      3192      2963    none      none      none      none      none      none      none      none      none      none  
dram[1]:        858       848       802       771      2511      3054    none      none      none      none      none      none      none      none      none      none  
dram[2]:        890       882       817       772      2523      2680    none      none      none      none      none      none      none      none      none      none  
dram[3]:        873       873       780       796      2796      2230    none      none      none      none      none      none      none      none      none      none  
dram[4]:        902       886       802       781      2918      3081    none      none      none      none      none      none      none      none      none      none  
dram[5]:        866       900       809       812      2532      2519    none      none      none      none      none      none      none      none      none      none  
dram[6]:        898       874       826       800      2700      2858    none      none      none      none      none      none      none      none      none      none  
dram[7]:        901       868       746       795      3009      3464    none      none      none      none      none      none      none      none      none      none  
dram[8]:        885       911       761       783      2741      2315    none      none      none      none      none      none      none      none      none      none  
dram[9]:        868       904       766       774      2754      2862    none      none      none      none      none      none      none      none      none      none  
dram[10]:        896       898       788       788      2502      2731    none      none      none      none      none      none      none      none      none      none  
dram[11]:        900       884       772       791      2673      2730    none      none      none      none      none      none      none      none      none      none  
dram[12]:        895       873       758       797       986      2249    none      none      none      none      none      none      none      none      none      none  
dram[13]:        892       906       773       795      2192      2705    none      none      none      none      none      none      none      none      none      none  
dram[14]:        914       881       769       756      2617      2359    none      none      none      none      none      none      none      none      none      none  
dram[15]:        870       885       790       795      2558      3194    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=658007 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005848
n_activity=15923 dram_eff=0.02418
bk0: 64a 658116i bk1: 64a 658034i bk2: 64a 658233i bk3: 64a 658181i bk4: 28a 658133i bk5: 28a 658165i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000585 
total_CMD = 658398 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 656716 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 658398 
n_nop = 658007 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000585 
Either_Row_CoL_Bus_Util = 0.000594 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000753344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657991 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006091
n_activity=15896 dram_eff=0.02523
bk0: 64a 658196i bk1: 64a 658141i bk2: 64a 658106i bk3: 64a 658075i bk4: 28a 658145i bk5: 28a 658148i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000609 
total_CMD = 658398 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 656647 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 658398 
n_nop = 657991 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110571
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657980 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006258
n_activity=16080 dram_eff=0.02562
bk0: 64a 658105i bk1: 64a 658101i bk2: 64a 658156i bk3: 64a 658075i bk4: 28a 657935i bk5: 28a 658095i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000626 
total_CMD = 658398 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 656382 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 658398 
n_nop = 657980 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657972 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006379
n_activity=15899 dram_eff=0.02642
bk0: 64a 658055i bk1: 64a 658121i bk2: 64a 658186i bk3: 64a 658077i bk4: 28a 658046i bk5: 28a 658105i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000638 
total_CMD = 658398 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 656496 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 658398 
n_nop = 657972 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000638 
Either_Row_CoL_Bus_Util = 0.000647 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00208688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=658002 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005923
n_activity=15396 dram_eff=0.02533
bk0: 64a 658139i bk1: 64a 658035i bk2: 64a 658194i bk3: 64a 658127i bk4: 28a 658121i bk5: 28a 658140i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000592 
total_CMD = 658398 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 656558 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 658398 
n_nop = 658002 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000978132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657976 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=311 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0006318
n_activity=17162 dram_eff=0.02424
bk0: 64a 658060i bk1: 64a 658091i bk2: 63a 658230i bk3: 64a 658156i bk4: 28a 658108i bk5: 28a 658119i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084530
Bank_Level_Parallism_Col = 1.084222
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.157249
GrpLevelPara = 1.084222 

BW Util details:
bwutil = 0.000632 
total_CMD = 658398 
util_bw = 416 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 656517 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 658398 
n_nop = 657976 
Read = 311 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000915859
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657994 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0006045
n_activity=14953 dram_eff=0.02662
bk0: 64a 658031i bk1: 64a 658168i bk2: 64a 658132i bk3: 64a 658081i bk4: 28a 658187i bk5: 28a 658170i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000604 
total_CMD = 658398 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 656575 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 658398 
n_nop = 657994 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=658015 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005726
n_activity=14900 dram_eff=0.0253
bk0: 64a 658014i bk1: 64a 658063i bk2: 64a 658069i bk3: 63a 658199i bk4: 28a 658113i bk5: 28a 658192i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246317
Bank_Level_Parallism_Col = 1.228453
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076151
GrpLevelPara = 1.228453 

BW Util details:
bwutil = 0.000573 
total_CMD = 658398 
util_bw = 377 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 656701 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 658398 
n_nop = 658015 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657977 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006303
n_activity=15906 dram_eff=0.02609
bk0: 64a 658101i bk1: 64a 658155i bk2: 64a 658194i bk3: 64a 658127i bk4: 28a 658119i bk5: 28a 657897i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000630 
total_CMD = 658398 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 656402 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 658398 
n_nop = 657977 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130316
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657999 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005969
n_activity=15089 dram_eff=0.02605
bk0: 64a 658100i bk1: 64a 658072i bk2: 64a 658161i bk3: 64a 658128i bk4: 28a 658158i bk5: 28a 658205i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000597 
total_CMD = 658398 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 656673 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 658398 
n_nop = 657999 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000597 
Either_Row_CoL_Bus_Util = 0.000606 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013548
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657985 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006182
n_activity=16187 dram_eff=0.02514
bk0: 64a 658061i bk1: 64a 658130i bk2: 63a 658120i bk3: 64a 658186i bk4: 28a 657944i bk5: 28a 658236i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097409
Bank_Level_Parallism_Col = 1.097143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168571
GrpLevelPara = 1.096623 

BW Util details:
bwutil = 0.000618 
total_CMD = 658398 
util_bw = 407 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 656468 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 658398 
n_nop = 657985 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000853587
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657990 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006106
n_activity=14509 dram_eff=0.02771
bk0: 64a 658107i bk1: 64a 658107i bk2: 64a 658085i bk3: 64a 658149i bk4: 28a 657855i bk5: 28a 658166i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000611 
total_CMD = 658398 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 656274 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 658398 
n_nop = 657990 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00149454
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657525 n_act=6 n_pre=0 n_ref_event=0 n_req=867 n_rd=312 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001317
n_activity=23098 dram_eff=0.03754
bk0: 64a 658134i bk1: 64a 658122i bk2: 64a 658062i bk3: 64a 658080i bk4: 28a 652287i bk5: 28a 657922i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993080
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.038924
Bank_Level_Parallism_Col = 1.037260
Bank_Level_Parallism_Ready = 1.001153
write_to_read_ratio_blp_rw_average = 0.813762
GrpLevelPara = 1.037260 

BW Util details:
bwutil = 0.001317 
total_CMD = 658398 
util_bw = 867 
Wasted_Col = 7457 
Wasted_Row = 0 
Idle = 650074 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 6786 
rwq = 0 
CCDLc_limit_alone = 6786 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 658398 
n_nop = 657525 
Read = 312 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 867 
total_req = 867 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 867 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001317 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.298487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298487
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657970 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0006409
n_activity=16712 dram_eff=0.02525
bk0: 64a 658139i bk1: 64a 658033i bk2: 64a 658168i bk3: 64a 658126i bk4: 28a 658114i bk5: 28a 658182i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000641 
total_CMD = 658398 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 656598 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 658398 
n_nop = 657970 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000641 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883964
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657978 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0006288
n_activity=15764 dram_eff=0.02626
bk0: 64a 658132i bk1: 64a 658117i bk2: 64a 657990i bk3: 64a 658091i bk4: 28a 658188i bk5: 28a 658070i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000629 
total_CMD = 658398 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 656477 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 658398 
n_nop = 657978 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000629 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116343
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=658398 n_nop=657997 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005999
n_activity=15963 dram_eff=0.02474
bk0: 64a 658069i bk1: 64a 658070i bk2: 64a 658156i bk3: 64a 658120i bk4: 28a 658015i bk5: 28a 658164i bk6: 0a 658398i bk7: 0a 658398i bk8: 0a 658398i bk9: 0a 658398i bk10: 0a 658398i bk11: 0a 658398i bk12: 0a 658398i bk13: 0a 658398i bk14: 0a 658398i bk15: 0a 658398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000600 
total_CMD = 658398 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 656567 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 658398 
n_nop = 657997 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113457

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 187, Miss_rate = 0.194, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 187, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 212, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 198, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 204, Miss_rate = 0.215, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 207, Miss_rate = 0.212, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 199, Miss_rate = 0.211, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 192, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 208, Miss_rate = 0.221, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 201, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 200, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 207, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 193, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6828
L2_total_cache_miss_rate = 0.2242
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 112853
Req_Network_injected_packets_per_cycle =       0.2699 
Req_Network_conflicts_per_cycle =       0.0274
Req_Network_conflicts_per_cycle_util =       0.2378
Req_Bank_Level_Parallism =       2.3396
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 112853
Reply_Network_injected_packets_per_cycle =        0.2699
Reply_Network_conflicts_per_cycle =        0.0975
Reply_Network_conflicts_per_cycle_util =       0.7830
Reply_Bank_Level_Parallism =       2.1674
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0056
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0071
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 49177 (inst/sec)
gpgpu_simulation_rate = 5373 (cycle/sec)
gpgpu_silicon_slowdown = 223338x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5714
gpu_sim_insn = 52582
gpu_ipc =       9.2023
gpu_tot_sim_cycle = 118567
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.1535
gpu_tot_issued_cta = 96
gpu_occupancy = 27.1472% 
gpu_tot_occupancy = 19.6709% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0994
partiton_level_parallism_total  =       0.2617
partiton_level_parallism_util =       3.1381
partiton_level_parallism_util_total  =       2.3505
L2_BW  =       3.8172 GB/Sec
L2_BW_total  =      10.0486 GB/Sec
gpu_total_sim_rate=47186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 209, Miss = 133, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 96, Miss = 80, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 190, Miss = 124, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 108, Miss = 89, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 124, Miss = 101, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5518, Miss = 1808, Miss_rate = 0.328, Pending_hits = 75, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5089, Miss = 1669, Miss_rate = 0.328, Pending_hits = 76, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29337
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1288
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1257
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32904	W0_Idle:501013	W0_Scoreboard:886223	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 331 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6249 	108 	107 	61 	103 	100 	170 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22089 	1903 	7035 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28017 	2668 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27339 	2718 	776 	189 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	62 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7024/96 = 73.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2035
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        894       891       806       816      3241      3020    none      none      none      none      none      none      none      none      none      none  
dram[1]:        858       848       802       771      2559      3109    none      none      none      none      none      none      none      none      none      none  
dram[2]:        890       882       817       772      2566      2728    none      none      none      none      none      none      none      none      none      none  
dram[3]:        873       873       780       796      2849      2266    none      none      none      none      none      none      none      none      none      none  
dram[4]:        902       886       802       781      2970      3131    none      none      none      none      none      none      none      none      none      none  
dram[5]:        866       900       809       812      2577      2565    none      none      none      none      none      none      none      none      none      none  
dram[6]:        898       874       826       800      2746      2906    none      none      none      none      none      none      none      none      none      none  
dram[7]:        901       868       746       795      3066      3523    none      none      none      none      none      none      none      none      none      none  
dram[8]:        885       911       761       783      2798      2348    none      none      none      none      none      none      none      none      none      none  
dram[9]:        868       904       766       774      2800      2910    none      none      none      none      none      none      none      none      none      none  
dram[10]:        896       898       788       788      2551      2767    none      none      none      none      none      none      none      none      none      none  
dram[11]:        900       884       772       791      2714      2780    none      none      none      none      none      none      none      none      none      none  
dram[12]:        895       873       758       797       942      2290    none      none      none      none      none      none      none      none      none      none  
dram[13]:        892       906       773       795      2230      2751    none      none      none      none      none      none      none      none      none      none  
dram[14]:        914       881       769       756      2663      2404    none      none      none      none      none      none      none      none      none      none  
dram[15]:        870       885       790       795      2602      3251    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691343 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005566
n_activity=15923 dram_eff=0.02418
bk0: 64a 691452i bk1: 64a 691370i bk2: 64a 691569i bk3: 64a 691517i bk4: 28a 691469i bk5: 28a 691501i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000557 
total_CMD = 691734 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 690052 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 691734 
n_nop = 691343 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000717039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691327 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005797
n_activity=15896 dram_eff=0.02523
bk0: 64a 691532i bk1: 64a 691477i bk2: 64a 691442i bk3: 64a 691411i bk4: 28a 691481i bk5: 28a 691484i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000580 
total_CMD = 691734 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 689983 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 691734 
n_nop = 691327 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105243
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691316 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005956
n_activity=16080 dram_eff=0.02562
bk0: 64a 691441i bk1: 64a 691437i bk2: 64a 691492i bk3: 64a 691411i bk4: 28a 691271i bk5: 28a 691431i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000596 
total_CMD = 691734 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 689718 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 691734 
n_nop = 691316 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691308 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006072
n_activity=15899 dram_eff=0.02642
bk0: 64a 691391i bk1: 64a 691457i bk2: 64a 691522i bk3: 64a 691413i bk4: 28a 691382i bk5: 28a 691441i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000607 
total_CMD = 691734 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 689832 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 691734 
n_nop = 691308 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000607 
Either_Row_CoL_Bus_Util = 0.000616 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00198631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691338 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005638
n_activity=15396 dram_eff=0.02533
bk0: 64a 691475i bk1: 64a 691371i bk2: 64a 691530i bk3: 64a 691463i bk4: 28a 691457i bk5: 28a 691476i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000564 
total_CMD = 691734 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 689894 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 691734 
n_nop = 691338 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000930994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691312 n_act=6 n_pre=0 n_ref_event=0 n_req=416 n_rd=311 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0006014
n_activity=17162 dram_eff=0.02424
bk0: 64a 691396i bk1: 64a 691427i bk2: 63a 691566i bk3: 64a 691492i bk4: 28a 691444i bk5: 28a 691455i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985577
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084530
Bank_Level_Parallism_Col = 1.084222
Bank_Level_Parallism_Ready = 1.002404
write_to_read_ratio_blp_rw_average = 0.157249
GrpLevelPara = 1.084222 

BW Util details:
bwutil = 0.000601 
total_CMD = 691734 
util_bw = 416 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 689853 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 691734 
n_nop = 691312 
Read = 311 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 416 
total_req = 416 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 416 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000601 
Either_Row_CoL_Bus_Util = 0.000610 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000871722
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691330 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005754
n_activity=14953 dram_eff=0.02662
bk0: 64a 691367i bk1: 64a 691504i bk2: 64a 691468i bk3: 64a 691417i bk4: 28a 691523i bk5: 28a 691506i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000575 
total_CMD = 691734 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 689911 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 691734 
n_nop = 691330 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000575 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000975809
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691351 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.000545
n_activity=14900 dram_eff=0.0253
bk0: 64a 691350i bk1: 64a 691399i bk2: 64a 691405i bk3: 63a 691535i bk4: 28a 691449i bk5: 28a 691528i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246317
Bank_Level_Parallism_Col = 1.228453
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076151
GrpLevelPara = 1.228453 

BW Util details:
bwutil = 0.000545 
total_CMD = 691734 
util_bw = 377 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 690037 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 691734 
n_nop = 691351 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115362
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691313 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005999
n_activity=15906 dram_eff=0.02609
bk0: 64a 691437i bk1: 64a 691491i bk2: 64a 691530i bk3: 64a 691463i bk4: 28a 691455i bk5: 28a 691233i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000600 
total_CMD = 691734 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 689738 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 691734 
n_nop = 691313 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000600 
Either_Row_CoL_Bus_Util = 0.000609 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124036
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691335 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005681
n_activity=15089 dram_eff=0.02605
bk0: 64a 691436i bk1: 64a 691408i bk2: 64a 691497i bk3: 64a 691464i bk4: 28a 691494i bk5: 28a 691541i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000568 
total_CMD = 691734 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 690009 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 691734 
n_nop = 691335 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000577 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00128951
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691321 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005884
n_activity=16187 dram_eff=0.02514
bk0: 64a 691397i bk1: 64a 691466i bk2: 63a 691456i bk3: 64a 691522i bk4: 28a 691280i bk5: 28a 691572i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097409
Bank_Level_Parallism_Col = 1.097143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168571
GrpLevelPara = 1.096623 

BW Util details:
bwutil = 0.000588 
total_CMD = 691734 
util_bw = 407 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 689804 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 691734 
n_nop = 691321 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000812451
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691326 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005811
n_activity=14509 dram_eff=0.02771
bk0: 64a 691443i bk1: 64a 691443i bk2: 64a 691421i bk3: 64a 691485i bk4: 28a 691191i bk5: 28a 691502i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000581 
total_CMD = 691734 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 689610 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 691734 
n_nop = 691326 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00142251
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=690751 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.001412
n_activity=24771 dram_eff=0.03944
bk0: 64a 691470i bk1: 64a 691458i bk2: 64a 691398i bk3: 64a 691416i bk4: 28a 684103i bk5: 28a 691258i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032550
Bank_Level_Parallism_Col = 1.031156
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.844271
GrpLevelPara = 1.031156 

BW Util details:
bwutil = 0.001412 
total_CMD = 691734 
util_bw = 977 
Wasted_Col = 8977 
Wasted_Row = 0 
Idle = 681780 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 691734 
n_nop = 690751 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001412 
Either_Row_CoL_Bus_Util = 0.001421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.354045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354045
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691306 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0006101
n_activity=16712 dram_eff=0.02525
bk0: 64a 691475i bk1: 64a 691369i bk2: 64a 691504i bk3: 64a 691462i bk4: 28a 691450i bk5: 28a 691518i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000610 
total_CMD = 691734 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 689934 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 691734 
n_nop = 691306 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000841364
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691314 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005985
n_activity=15764 dram_eff=0.02626
bk0: 64a 691468i bk1: 64a 691453i bk2: 64a 691326i bk3: 64a 691427i bk4: 28a 691524i bk5: 28a 691406i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000598 
total_CMD = 691734 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 689813 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 691734 
n_nop = 691314 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110736
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=691734 n_nop=691333 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.000571
n_activity=15963 dram_eff=0.02474
bk0: 64a 691405i bk1: 64a 691406i bk2: 64a 691492i bk3: 64a 691456i bk4: 28a 691351i bk5: 28a 691500i bk6: 0a 691734i bk7: 0a 691734i bk8: 0a 691734i bk9: 0a 691734i bk10: 0a 691734i bk11: 0a 691734i bk12: 0a 691734i bk13: 0a 691734i bk14: 0a 691734i bk15: 0a 691734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000571 
total_CMD = 691734 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 689903 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 691734 
n_nop = 691333 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107989

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 187, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 187, Miss_rate = 0.193, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 212, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 198, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 204, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 207, Miss_rate = 0.209, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 199, Miss_rate = 0.208, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 192, Miss_rate = 0.202, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 208, Miss_rate = 0.218, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 201, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 200, Miss_rate = 0.219, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 207, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 193, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6938
L2_total_cache_miss_rate = 0.2236
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 118567
Req_Network_injected_packets_per_cycle =       0.2617 
Req_Network_conflicts_per_cycle =       0.0296
Req_Network_conflicts_per_cycle_util =       0.2663
Req_Bank_Level_Parallism =       2.3505
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0095
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 118567
Reply_Network_injected_packets_per_cycle =        0.2617
Reply_Network_conflicts_per_cycle =        0.0935
Reply_Network_conflicts_per_cycle_util =       0.7732
Reply_Bank_Level_Parallism =       2.1641
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0054
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0069
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 47186 (inst/sec)
gpgpu_simulation_rate = 5155 (cycle/sec)
gpgpu_silicon_slowdown = 232783x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8169
gpu_sim_insn = 60069
gpu_ipc =       7.3533
gpu_tot_sim_cycle = 126736
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.0374
gpu_tot_issued_cta = 104
gpu_occupancy = 20.2358% 
gpu_tot_occupancy = 19.7070% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1646
partiton_level_parallism_total  =       0.2554
partiton_level_parallism_util =       2.2643
partiton_level_parallism_util_total  =       2.3468
L2_BW  =       6.3224 GB/Sec
L2_BW_total  =       9.8085 GB/Sec
gpu_total_sim_rate=47723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 87, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5582, Miss = 1833, Miss_rate = 0.328, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4856, Miss = 1597, Miss_rate = 0.329, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5031, Miss = 1656, Miss_rate = 0.329, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5058, Miss = 1667, Miss_rate = 0.330, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4856, Miss = 1632, Miss_rate = 0.336, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5245, Miss = 1766, Miss_rate = 0.337, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 405, Miss = 222, Miss_rate = 0.548, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 487, Miss = 258, Miss_rate = 0.530, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30572
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40155	W0_Idle:515577	W0_Scoreboard:960426	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 328 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6252 	108 	107 	61 	103 	100 	170 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23429 	1905 	7038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29362 	2668 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28544 	2812 	819 	192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	62 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7027/96 = 73.197914
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2035
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        939       929       843       830      3337      3113    none      none      none      none      none      none      none      none      none      none  
dram[1]:        902       882       835       793      2642      3215    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       935       828       798      2644      2794    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       903       806       818      2950      2337    none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       927       821       796      3055      3243    none      none      none      none      none      none      none      none      none      none  
dram[5]:        914       937       835       848      2660      2629    none      none      none      none      none      none      none      none      none      none  
dram[6]:        939       888       852       818      2819      3013    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       916       772       803      3154      3632    none      none      none      none      none      none      none      none      none      none  
dram[8]:        912       944       812       798      2885      2404    none      none      none      none      none      none      none      none      none      none  
dram[9]:        920       922       799       804      2884      2990    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       940       818       810      2642      2843    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       929       791       805      2806      2848    none      none      none      none      none      none      none      none      none      none  
dram[12]:        948       896       780       822       952      2348    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       921       799       821      2283      2844    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       892       795       781      2751      2477    none      none      none      none      none      none      none      none      none      none  
dram[15]:        900       934       798       810      2670      3336    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=739003 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0005207
n_activity=15923 dram_eff=0.02418
bk0: 64a 739112i bk1: 64a 739030i bk2: 64a 739229i bk3: 64a 739177i bk4: 28a 739129i bk5: 28a 739161i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000521 
total_CMD = 739394 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 737712 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 739394 
n_nop = 739003 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00067082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738987 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005423
n_activity=15896 dram_eff=0.02523
bk0: 64a 739192i bk1: 64a 739137i bk2: 64a 739102i bk3: 64a 739071i bk4: 28a 739141i bk5: 28a 739144i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000542 
total_CMD = 739394 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 737643 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 739394 
n_nop = 738987 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00098459
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738976 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005572
n_activity=16080 dram_eff=0.02562
bk0: 64a 739101i bk1: 64a 739097i bk2: 64a 739152i bk3: 64a 739071i bk4: 28a 738931i bk5: 28a 739091i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000557 
total_CMD = 739394 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 737378 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 739394 
n_nop = 738976 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738968 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.000568
n_activity=15899 dram_eff=0.02642
bk0: 64a 739051i bk1: 64a 739117i bk2: 64a 739182i bk3: 64a 739073i bk4: 28a 739042i bk5: 28a 739101i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000568 
total_CMD = 739394 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 737492 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 739394 
n_nop = 738968 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000568 
Either_Row_CoL_Bus_Util = 0.000576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00185828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738998 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005275
n_activity=15396 dram_eff=0.02533
bk0: 64a 739135i bk1: 64a 739031i bk2: 64a 739190i bk3: 64a 739123i bk4: 28a 739117i bk5: 28a 739136i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000527 
total_CMD = 739394 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 737554 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 739394 
n_nop = 738998 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000870984
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738971 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000564
n_activity=17249 dram_eff=0.02418
bk0: 64a 739056i bk1: 64a 739087i bk2: 64a 739226i bk3: 64a 739152i bk4: 28a 739104i bk5: 28a 739115i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084485
Bank_Level_Parallism_Col = 1.084177
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.157166
GrpLevelPara = 1.084177 

BW Util details:
bwutil = 0.000564 
total_CMD = 739394 
util_bw = 417 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 737512 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 739394 
n_nop = 738971 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000564 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000815533
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738990 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005383
n_activity=14953 dram_eff=0.02662
bk0: 64a 739027i bk1: 64a 739164i bk2: 64a 739128i bk3: 64a 739077i bk4: 28a 739183i bk5: 28a 739166i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000538 
total_CMD = 739394 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 737571 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 739394 
n_nop = 738990 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00091291
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=739010 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005112
n_activity=14987 dram_eff=0.02522
bk0: 64a 739010i bk1: 64a 739059i bk2: 64a 739065i bk3: 64a 739195i bk4: 28a 739109i bk5: 28a 739188i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246172
Bank_Level_Parallism_Col = 1.228319
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076106
GrpLevelPara = 1.228319 

BW Util details:
bwutil = 0.000511 
total_CMD = 739394 
util_bw = 378 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 737696 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 739394 
n_nop = 739010 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107926
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738973 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005613
n_activity=15906 dram_eff=0.02609
bk0: 64a 739097i bk1: 64a 739151i bk2: 64a 739190i bk3: 64a 739123i bk4: 28a 739115i bk5: 28a 738893i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000561 
total_CMD = 739394 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 737398 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 739394 
n_nop = 738973 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116041
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738995 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005315
n_activity=15089 dram_eff=0.02605
bk0: 64a 739096i bk1: 64a 739068i bk2: 64a 739157i bk3: 64a 739124i bk4: 28a 739154i bk5: 28a 739201i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000532 
total_CMD = 739394 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 737669 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 739394 
n_nop = 738995 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00120639
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738980 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005518
n_activity=16274 dram_eff=0.02507
bk0: 64a 739057i bk1: 64a 739126i bk2: 64a 739116i bk3: 64a 739182i bk4: 28a 738940i bk5: 28a 739232i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097359
Bank_Level_Parallism_Col = 1.097092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168484
GrpLevelPara = 1.096573 

BW Util details:
bwutil = 0.000552 
total_CMD = 739394 
util_bw = 408 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 737463 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 739394 
n_nop = 738980 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000760082
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738986 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005437
n_activity=14509 dram_eff=0.02771
bk0: 64a 739103i bk1: 64a 739103i bk2: 64a 739081i bk3: 64a 739145i bk4: 28a 738851i bk5: 28a 739162i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000544 
total_CMD = 739394 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 737270 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 739394 
n_nop = 738986 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133082
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738411 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.001321
n_activity=24771 dram_eff=0.03944
bk0: 64a 739130i bk1: 64a 739118i bk2: 64a 739058i bk3: 64a 739076i bk4: 28a 731763i bk5: 28a 738918i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032550
Bank_Level_Parallism_Col = 1.031156
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.844271
GrpLevelPara = 1.031156 

BW Util details:
bwutil = 0.001321 
total_CMD = 739394 
util_bw = 977 
Wasted_Col = 8977 
Wasted_Row = 0 
Idle = 729440 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 739394 
n_nop = 738411 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001321 
Either_Row_CoL_Bus_Util = 0.001329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.331224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.331224
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738966 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0005707
n_activity=16712 dram_eff=0.02525
bk0: 64a 739135i bk1: 64a 739029i bk2: 64a 739164i bk3: 64a 739122i bk4: 28a 739110i bk5: 28a 739178i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000571 
total_CMD = 739394 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 737594 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 739394 
n_nop = 738966 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000571 
Either_Row_CoL_Bus_Util = 0.000579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000787131
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738974 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005599
n_activity=15764 dram_eff=0.02626
bk0: 64a 739128i bk1: 64a 739113i bk2: 64a 738986i bk3: 64a 739087i bk4: 28a 739184i bk5: 28a 739066i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000560 
total_CMD = 739394 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 737473 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 739394 
n_nop = 738974 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000568 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103598
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=739394 n_nop=738993 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005342
n_activity=15963 dram_eff=0.02474
bk0: 64a 739065i bk1: 64a 739066i bk2: 64a 739152i bk3: 64a 739116i bk4: 28a 739011i bk5: 28a 739160i bk6: 0a 739394i bk7: 0a 739394i bk8: 0a 739394i bk9: 0a 739394i bk10: 0a 739394i bk11: 0a 739394i bk12: 0a 739394i bk13: 0a 739394i bk14: 0a 739394i bk15: 0a 739394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000534 
total_CMD = 739394 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 737563 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 739394 
n_nop = 738993 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101029

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 187, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 187, Miss_rate = 0.185, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 212, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 198, Miss_rate = 0.199, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 204, Miss_rate = 0.202, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 208, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 199, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 192, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 208, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 201, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 200, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 207, Miss_rate = 0.213, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6941
L2_total_cache_miss_rate = 0.2144
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15969
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 126736
Req_Network_injected_packets_per_cycle =       0.2554 
Req_Network_conflicts_per_cycle =       0.0282
Req_Network_conflicts_per_cycle_util =       0.2594
Req_Bank_Level_Parallism =       2.3468
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0089
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 126736
Reply_Network_injected_packets_per_cycle =        0.2554
Reply_Network_conflicts_per_cycle =        0.0904
Reply_Network_conflicts_per_cycle_util =       0.7668
Reply_Bank_Level_Parallism =       2.1672
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0052
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0067
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 47723 (inst/sec)
gpgpu_simulation_rate = 5280 (cycle/sec)
gpgpu_silicon_slowdown = 227272x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5453
gpu_sim_insn = 49180
gpu_ipc =       9.0189
gpu_tot_sim_cycle = 132189
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.0367
gpu_tot_issued_cta = 112
gpu_occupancy = 22.1278% 
gpu_tot_occupancy = 19.7292% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2459
partiton_level_parallism_util =       3.2381
partiton_level_parallism_util_total  =       2.3495
L2_BW  =       0.9577 GB/Sec
L2_BW_total  =       9.4434 GB/Sec
gpu_total_sim_rate=47781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 651, Miss = 349, Miss_rate = 0.536, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 445, Miss = 248, Miss_rate = 0.557, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 141, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3392, Miss = 851, Miss_rate = 0.251, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3351, Miss = 852, Miss_rate = 0.254, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 87, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 562, Miss = 286, Miss_rate = 0.509, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 291, Miss = 170, Miss_rate = 0.584, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30706
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
632, 52, 52, 142, 242, 217, 217, 268, 293, 142, 217, 52, 52, 52, 52, 52, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40738	W0_Idle:520842	W0_Scoreboard:968320	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6254 	108 	107 	61 	103 	100 	170 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23563 	1905 	7040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29498 	2668 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28680 	2812 	819 	192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	62 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7029/96 = 73.218750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2037
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        939       929       843       830      3356      3127    none      none      none      none      none      none      none      none      none      none  
dram[1]:        902       882       835       793      2654      3237    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       935       828       798      2661      2806    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       903       806       818      2963      2350    none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       927       821       796      3069      3257    none      none      none      none      none      none      none      none      none      none  
dram[5]:        914       937       835       848      2672      2641    none      none      none      none      none      none      none      none      none      none  
dram[6]:        939       888       852       818      2831      3027    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       916       772       803      3169      3649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        912       944       812       798      2898      2415    none      none      none      none      none      none      none      none      none      none  
dram[9]:        920       922       799       804      2898      3004    none      none      none      none      none      none      none      none      none      none  
dram[10]:        938       940       818       810      2654      2856    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       929       791       805      2819      2861    none      none      none      none      none      none      none      none      none      none  
dram[12]:        948       896       780       822       952      2357    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       921       799       821      2293      2857    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       892       795       781      2764      2489    none      none      none      none      none      none      none      none      none      none  
dram[15]:        900       934       798       810      2682      3351    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770816 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004992
n_activity=15923 dram_eff=0.02418
bk0: 64a 770925i bk1: 64a 770843i bk2: 64a 771042i bk3: 64a 770990i bk4: 28a 770942i bk5: 28a 770974i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000499 
total_CMD = 771207 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 769525 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 771207 
n_nop = 770816 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000643148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770800 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.00052
n_activity=15896 dram_eff=0.02523
bk0: 64a 771005i bk1: 64a 770950i bk2: 64a 770915i bk3: 64a 770884i bk4: 28a 770954i bk5: 28a 770957i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000520 
total_CMD = 771207 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 769456 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 771207 
n_nop = 770800 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000943975
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770789 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005342
n_activity=16080 dram_eff=0.02562
bk0: 64a 770914i bk1: 64a 770910i bk2: 64a 770965i bk3: 64a 770884i bk4: 28a 770744i bk5: 28a 770904i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000534 
total_CMD = 771207 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 769191 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 771207 
n_nop = 770789 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770781 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005446
n_activity=15899 dram_eff=0.02642
bk0: 64a 770864i bk1: 64a 770930i bk2: 64a 770995i bk3: 64a 770886i bk4: 28a 770855i bk5: 28a 770914i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000545 
total_CMD = 771207 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 769305 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 771207 
n_nop = 770781 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000545 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00178162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770811 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005057
n_activity=15396 dram_eff=0.02533
bk0: 64a 770948i bk1: 64a 770844i bk2: 64a 771003i bk3: 64a 770936i bk4: 28a 770930i bk5: 28a 770949i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000506 
total_CMD = 771207 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 769367 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 771207 
n_nop = 770811 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000835055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770784 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005407
n_activity=17249 dram_eff=0.02418
bk0: 64a 770869i bk1: 64a 770900i bk2: 64a 771039i bk3: 64a 770965i bk4: 28a 770917i bk5: 28a 770928i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084485
Bank_Level_Parallism_Col = 1.084177
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.157166
GrpLevelPara = 1.084177 

BW Util details:
bwutil = 0.000541 
total_CMD = 771207 
util_bw = 417 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 769325 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 771207 
n_nop = 770784 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000541 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000781891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770803 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0005161
n_activity=14953 dram_eff=0.02662
bk0: 64a 770840i bk1: 64a 770977i bk2: 64a 770941i bk3: 64a 770890i bk4: 28a 770996i bk5: 28a 770979i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000516 
total_CMD = 771207 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 769384 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 771207 
n_nop = 770803 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000875251
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770823 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004901
n_activity=14987 dram_eff=0.02522
bk0: 64a 770823i bk1: 64a 770872i bk2: 64a 770878i bk3: 64a 771008i bk4: 28a 770922i bk5: 28a 771001i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246172
Bank_Level_Parallism_Col = 1.228319
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076106
GrpLevelPara = 1.228319 

BW Util details:
bwutil = 0.000490 
total_CMD = 771207 
util_bw = 378 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 769509 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 771207 
n_nop = 770823 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103474
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770786 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005381
n_activity=15906 dram_eff=0.02609
bk0: 64a 770910i bk1: 64a 770964i bk2: 64a 771003i bk3: 64a 770936i bk4: 28a 770928i bk5: 28a 770706i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000538 
total_CMD = 771207 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 769211 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 771207 
n_nop = 770786 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000538 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111254
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770808 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0005096
n_activity=15089 dram_eff=0.02605
bk0: 64a 770909i bk1: 64a 770881i bk2: 64a 770970i bk3: 64a 770937i bk4: 28a 770967i bk5: 28a 771014i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000510 
total_CMD = 771207 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 769482 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 771207 
n_nop = 770808 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115663
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770793 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.000529
n_activity=16274 dram_eff=0.02507
bk0: 64a 770870i bk1: 64a 770939i bk2: 64a 770929i bk3: 64a 770995i bk4: 28a 770753i bk5: 28a 771045i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097359
Bank_Level_Parallism_Col = 1.097092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168484
GrpLevelPara = 1.096573 

BW Util details:
bwutil = 0.000529 
total_CMD = 771207 
util_bw = 408 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 769276 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 771207 
n_nop = 770793 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000728728
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770799 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005213
n_activity=14509 dram_eff=0.02771
bk0: 64a 770916i bk1: 64a 770916i bk2: 64a 770894i bk3: 64a 770958i bk4: 28a 770664i bk5: 28a 770975i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000521 
total_CMD = 771207 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 769083 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 771207 
n_nop = 770799 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770222 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001269
n_activity=24828 dram_eff=0.03943
bk0: 64a 770943i bk1: 64a 770931i bk2: 64a 770871i bk3: 64a 770889i bk4: 28a 763576i bk5: 28a 770731i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032543
Bank_Level_Parallism_Col = 1.031150
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.844303
GrpLevelPara = 1.031150 

BW Util details:
bwutil = 0.001269 
total_CMD = 771207 
util_bw = 979 
Wasted_Col = 8977 
Wasted_Row = 0 
Idle = 761251 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 771207 
n_nop = 770222 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001269 
Either_Row_CoL_Bus_Util = 0.001277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.317561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770779 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0005472
n_activity=16712 dram_eff=0.02525
bk0: 64a 770948i bk1: 64a 770842i bk2: 64a 770977i bk3: 64a 770935i bk4: 28a 770923i bk5: 28a 770991i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000547 
total_CMD = 771207 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 769407 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 771207 
n_nop = 770779 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000547 
Either_Row_CoL_Bus_Util = 0.000555 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000754661
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770787 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005368
n_activity=15764 dram_eff=0.02626
bk0: 64a 770941i bk1: 64a 770926i bk2: 64a 770799i bk3: 64a 770900i bk4: 28a 770997i bk5: 28a 770879i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000537 
total_CMD = 771207 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 769286 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 771207 
n_nop = 770787 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000993248
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=771207 n_nop=770806 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005122
n_activity=15963 dram_eff=0.02474
bk0: 64a 770878i bk1: 64a 770879i bk2: 64a 770965i bk3: 64a 770929i bk4: 28a 770824i bk5: 28a 770973i bk6: 0a 771207i bk7: 0a 771207i bk8: 0a 771207i bk9: 0a 771207i bk10: 0a 771207i bk11: 0a 771207i bk12: 0a 771207i bk13: 0a 771207i bk14: 0a 771207i bk15: 0a 771207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000512 
total_CMD = 771207 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 769376 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 771207 
n_nop = 770806 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000520 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000968612

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 187, Miss_rate = 0.183, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 187, Miss_rate = 0.184, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 212, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 204, Miss_rate = 0.201, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 208, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 199, Miss_rate = 0.199, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 192, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 208, Miss_rate = 0.208, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 200, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 207, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2136
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 132189
Req_Network_injected_packets_per_cycle =       0.2459 
Req_Network_conflicts_per_cycle =       0.0271
Req_Network_conflicts_per_cycle_util =       0.2586
Req_Bank_Level_Parallism =       2.3495
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 132189
Reply_Network_injected_packets_per_cycle =        0.2459
Reply_Network_conflicts_per_cycle =        0.0866
Reply_Network_conflicts_per_cycle_util =       0.7647
Reply_Bank_Level_Parallism =       2.1702
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 47781 (inst/sec)
gpgpu_simulation_rate = 5287 (cycle/sec)
gpgpu_silicon_slowdown = 226971x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5985
gpu_sim_insn = 45122
gpu_ipc =       7.5392
gpu_tot_sim_cycle = 138174
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.9718
gpu_tot_issued_cta = 120
gpu_occupancy = 18.7141% 
gpu_tot_occupancy = 19.7183% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0229
partiton_level_parallism_total  =       0.2363
partiton_level_parallism_util =       2.9149
partiton_level_parallism_util_total  =       2.3514
L2_BW  =       0.8790 GB/Sec
L2_BW_total  =       9.0724 GB/Sec
gpu_total_sim_rate=47679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3399, Miss = 865, Miss_rate = 0.254, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3360, Miss = 846, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3470, Miss = 863, Miss_rate = 0.249, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3509, Miss = 866, Miss_rate = 0.247, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5148, Miss = 1450, Miss_rate = 0.282, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5483, Miss = 1638, Miss_rate = 0.299, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1674, Miss = 723, Miss_rate = 0.432, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1884, Miss = 811, Miss_rate = 0.430, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 87, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30841
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41300	W0_Idle:527159	W0_Scoreboard:978097	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6254 	108 	107 	61 	103 	100 	170 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23700 	1905 	7040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29635 	2668 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28817 	2812 	819 	192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7029/96 = 73.218750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2037
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        939       929       843       830      3372      3140    none      none      none      none      none      none      none      none      none      none  
dram[1]:        902       882       835       793      2666      3254    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       935       828       798      2679      2819    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       903       806       818      2976      2360    none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       927       821       796      3082      3272    none      none      none      none      none      none      none      none      none      none  
dram[5]:        914       941       835       848      2683      2656    none      none      none      none      none      none      none      none      none      none  
dram[6]:        939       888       852       818      2844      3040    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       916       772       803      3183      3665    none      none      none      none      none      none      none      none      none      none  
dram[8]:        912       944       812       798      2911      2425    none      none      none      none      none      none      none      none      none      none  
dram[9]:        920       922       799       804      2912      3017    none      none      none      none      none      none      none      none      none      none  
dram[10]:        942       940       818       810      2666      2869    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       929       791       805      2831      2874    none      none      none      none      none      none      none      none      none      none  
dram[12]:        948       896       780       822       954      2367    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       921       799       821      2303      2870    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       892       798       785      2776      2500    none      none      none      none      none      none      none      none      none      none  
dram[15]:        900       934       798       810      2697      3366    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805734 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004776
n_activity=15923 dram_eff=0.02418
bk0: 64a 805843i bk1: 64a 805761i bk2: 64a 805960i bk3: 64a 805908i bk4: 28a 805860i bk5: 28a 805892i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000478 
total_CMD = 806125 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 804443 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 806125 
n_nop = 805734 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000615289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805718 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004974
n_activity=15896 dram_eff=0.02523
bk0: 64a 805923i bk1: 64a 805868i bk2: 64a 805833i bk3: 64a 805802i bk4: 28a 805872i bk5: 28a 805875i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000497 
total_CMD = 806125 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 804374 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 806125 
n_nop = 805718 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000903086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805707 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005111
n_activity=16080 dram_eff=0.02562
bk0: 64a 805832i bk1: 64a 805828i bk2: 64a 805883i bk3: 64a 805802i bk4: 28a 805662i bk5: 28a 805822i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000511 
total_CMD = 806125 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 804109 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 806125 
n_nop = 805707 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000965111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805699 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.000521
n_activity=15899 dram_eff=0.02642
bk0: 64a 805782i bk1: 64a 805848i bk2: 64a 805913i bk3: 64a 805804i bk4: 28a 805773i bk5: 28a 805832i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000521 
total_CMD = 806125 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 804223 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 806125 
n_nop = 805699 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00170445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805729 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004838
n_activity=15396 dram_eff=0.02533
bk0: 64a 805866i bk1: 64a 805762i bk2: 64a 805921i bk3: 64a 805854i bk4: 28a 805848i bk5: 28a 805867i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000484 
total_CMD = 806125 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 804285 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 806125 
n_nop = 805729 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000484 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000798884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805702 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0005173
n_activity=17249 dram_eff=0.02418
bk0: 64a 805787i bk1: 64a 805818i bk2: 64a 805957i bk3: 64a 805883i bk4: 28a 805835i bk5: 28a 805846i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084485
Bank_Level_Parallism_Col = 1.084177
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.157166
GrpLevelPara = 1.084177 

BW Util details:
bwutil = 0.000517 
total_CMD = 806125 
util_bw = 417 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 804243 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 806125 
n_nop = 805702 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000748023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805721 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.0004937
n_activity=14953 dram_eff=0.02662
bk0: 64a 805758i bk1: 64a 805895i bk2: 64a 805859i bk3: 64a 805808i bk4: 28a 805914i bk5: 28a 805897i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000494 
total_CMD = 806125 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 804302 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 806125 
n_nop = 805721 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000837339
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805741 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004689
n_activity=14987 dram_eff=0.02522
bk0: 64a 805741i bk1: 64a 805790i bk2: 64a 805796i bk3: 64a 805926i bk4: 28a 805840i bk5: 28a 805919i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246172
Bank_Level_Parallism_Col = 1.228319
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076106
GrpLevelPara = 1.228319 

BW Util details:
bwutil = 0.000469 
total_CMD = 806125 
util_bw = 378 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 804427 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 806125 
n_nop = 805741 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000989921
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805704 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005148
n_activity=15906 dram_eff=0.02609
bk0: 64a 805828i bk1: 64a 805882i bk2: 64a 805921i bk3: 64a 805854i bk4: 28a 805846i bk5: 28a 805624i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000515 
total_CMD = 806125 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 804129 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 806125 
n_nop = 805704 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106435
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805726 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004875
n_activity=15089 dram_eff=0.02605
bk0: 64a 805827i bk1: 64a 805799i bk2: 64a 805888i bk3: 64a 805855i bk4: 28a 805885i bk5: 28a 805932i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000488 
total_CMD = 806125 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 804400 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 806125 
n_nop = 805726 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00110653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805711 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005061
n_activity=16274 dram_eff=0.02507
bk0: 64a 805788i bk1: 64a 805857i bk2: 64a 805847i bk3: 64a 805913i bk4: 28a 805671i bk5: 28a 805963i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097359
Bank_Level_Parallism_Col = 1.097092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168484
GrpLevelPara = 1.096573 

BW Util details:
bwutil = 0.000506 
total_CMD = 806125 
util_bw = 408 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 804194 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 806125 
n_nop = 805711 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000697162
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805717 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004987
n_activity=14509 dram_eff=0.02771
bk0: 64a 805834i bk1: 64a 805834i bk2: 64a 805812i bk3: 64a 805876i bk4: 28a 805582i bk5: 28a 805893i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000499 
total_CMD = 806125 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 804001 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 806125 
n_nop = 805717 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122065
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805140 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001214
n_activity=24832 dram_eff=0.03942
bk0: 64a 805861i bk1: 64a 805849i bk2: 64a 805789i bk3: 64a 805807i bk4: 28a 798494i bk5: 28a 805649i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032543
Bank_Level_Parallism_Col = 1.031150
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.844303
GrpLevelPara = 1.031150 

BW Util details:
bwutil = 0.001214 
total_CMD = 806125 
util_bw = 979 
Wasted_Col = 8977 
Wasted_Row = 0 
Idle = 796169 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 806125 
n_nop = 805140 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001214 
Either_Row_CoL_Bus_Util = 0.001222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.303805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.303805
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805697 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0005235
n_activity=16712 dram_eff=0.02525
bk0: 64a 805866i bk1: 64a 805760i bk2: 64a 805895i bk3: 64a 805853i bk4: 28a 805841i bk5: 28a 805909i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000523 
total_CMD = 806125 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 804325 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 806125 
n_nop = 805697 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000531 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000721972
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805705 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0005136
n_activity=15764 dram_eff=0.02626
bk0: 64a 805859i bk1: 64a 805844i bk2: 64a 805717i bk3: 64a 805818i bk4: 28a 805915i bk5: 28a 805797i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000514 
total_CMD = 806125 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 804204 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 806125 
n_nop = 805705 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000950225
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=806125 n_nop=805724 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.00049
n_activity=15963 dram_eff=0.02474
bk0: 64a 805796i bk1: 64a 805797i bk2: 64a 805883i bk3: 64a 805847i bk4: 28a 805742i bk5: 28a 805891i bk6: 0a 806125i bk7: 0a 806125i bk8: 0a 806125i bk9: 0a 806125i bk10: 0a 806125i bk11: 0a 806125i bk12: 0a 806125i bk13: 0a 806125i bk14: 0a 806125i bk15: 0a 806125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000490 
total_CMD = 806125 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 804294 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 806125 
n_nop = 805724 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000926655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 187, Miss_rate = 0.182, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 187, Miss_rate = 0.184, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 212, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 198, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 204, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 199, Miss_rate = 0.198, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 192, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 208, Miss_rate = 0.207, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 200, Miss_rate = 0.208, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 207, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 193, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2127
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 138174
Req_Network_injected_packets_per_cycle =       0.2363 
Req_Network_conflicts_per_cycle =       0.0259
Req_Network_conflicts_per_cycle_util =       0.2577
Req_Bank_Level_Parallism =       2.3514
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0082
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 138174
Reply_Network_injected_packets_per_cycle =        0.2363
Reply_Network_conflicts_per_cycle =        0.0829
Reply_Network_conflicts_per_cycle_util =       0.7623
Reply_Bank_Level_Parallism =       2.1726
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0048
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 47679 (inst/sec)
gpgpu_simulation_rate = 5314 (cycle/sec)
gpgpu_silicon_slowdown = 225818x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4830
gpu_sim_insn = 49152
gpu_ipc =      10.1764
gpu_tot_sim_cycle = 143004
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.0125
gpu_tot_issued_cta = 128
gpu_occupancy = 31.7375% 
gpu_tot_occupancy = 19.7915% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2292
partiton_level_parallism_util =       3.8788
partiton_level_parallism_util_total  =       2.3551
L2_BW  =       1.0176 GB/Sec
L2_BW_total  =       8.8003 GB/Sec
gpu_total_sim_rate=47734

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 667, Miss = 365, Miss_rate = 0.547, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[1]: Access = 461, Miss = 264, Miss_rate = 0.573, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[2]: Access = 193, Miss = 160, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 195, Miss = 161, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3408, Miss = 867, Miss_rate = 0.254, Pending_hits = 56, Reservation_fails = 303
	L1D_cache_core[5]: Access = 3367, Miss = 868, Miss_rate = 0.258, Pending_hits = 54, Reservation_fails = 268
	L1D_cache_core[6]: Access = 3415, Miss = 881, Miss_rate = 0.258, Pending_hits = 71, Reservation_fails = 315
	L1D_cache_core[7]: Access = 3376, Miss = 862, Miss_rate = 0.255, Pending_hits = 55, Reservation_fails = 253
	L1D_cache_core[8]: Access = 3486, Miss = 879, Miss_rate = 0.252, Pending_hits = 66, Reservation_fails = 315
	L1D_cache_core[9]: Access = 3525, Miss = 882, Miss_rate = 0.250, Pending_hits = 73, Reservation_fails = 261
	L1D_cache_core[10]: Access = 5164, Miss = 1466, Miss_rate = 0.284, Pending_hits = 97, Reservation_fails = 274
	L1D_cache_core[11]: Access = 5499, Miss = 1654, Miss_rate = 0.301, Pending_hits = 92, Reservation_fails = 310
	L1D_cache_core[12]: Access = 1690, Miss = 739, Miss_rate = 0.437, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1900, Miss = 827, Miss_rate = 0.435, Pending_hits = 18, Reservation_fails = 3
	L1D_cache_core[14]: Access = 1654, Miss = 716, Miss_rate = 0.433, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1912, Miss = 818, Miss_rate = 0.428, Pending_hits = 10, Reservation_fails = 6
	L1D_cache_core[16]: Access = 1621, Miss = 704, Miss_rate = 0.434, Pending_hits = 9, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2265, Miss = 943, Miss_rate = 0.416, Pending_hits = 14, Reservation_fails = 15
	L1D_cache_core[18]: Access = 237, Miss = 171, Miss_rate = 0.722, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[19]: Access = 233, Miss = 170, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 481, Miss = 275, Miss_rate = 0.572, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[21]: Access = 391, Miss = 233, Miss_rate = 0.596, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[22]: Access = 271, Miss = 181, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[23]: Access = 544, Miss = 313, Miss_rate = 0.575, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[24]: Access = 427, Miss = 248, Miss_rate = 0.581, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[25]: Access = 436, Miss = 258, Miss_rate = 0.592, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5838, Miss = 1973, Miss_rate = 0.338, Pending_hits = 87, Reservation_fails = 360
	L1D_cache_core[27]: Access = 5432, Miss = 1838, Miss_rate = 0.338, Pending_hits = 84, Reservation_fails = 356
	L1D_cache_core[28]: Access = 5598, Miss = 1849, Miss_rate = 0.330, Pending_hits = 81, Reservation_fails = 325
	L1D_cache_core[29]: Access = 4872, Miss = 1613, Miss_rate = 0.331, Pending_hits = 78, Reservation_fails = 307
	L1D_cache_core[30]: Access = 5047, Miss = 1672, Miss_rate = 0.331, Pending_hits = 90, Reservation_fails = 292
	L1D_cache_core[31]: Access = 5074, Miss = 1683, Miss_rate = 0.332, Pending_hits = 72, Reservation_fails = 331
	L1D_cache_core[32]: Access = 4876, Miss = 1651, Miss_rate = 0.339, Pending_hits = 80, Reservation_fails = 257
	L1D_cache_core[33]: Access = 5265, Miss = 1785, Miss_rate = 0.339, Pending_hits = 87, Reservation_fails = 290
	L1D_cache_core[34]: Access = 421, Miss = 238, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 503, Miss = 274, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 578, Miss = 302, Miss_rate = 0.522, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[37]: Access = 307, Miss = 186, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30969
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 4841
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4705
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4705
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 136
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
644, 64, 64, 154, 254, 229, 229, 280, 305, 154, 229, 64, 64, 64, 64, 64, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41894	W0_Idle:527482	W0_Scoreboard:986000	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 857 
max_icnt2mem_latency = 145 
maxmrqlatency = 165 
max_icnt2sh_latency = 36 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6254 	108 	107 	61 	103 	100 	170 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23828 	1905 	7040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29763 	2668 	342 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28945 	2812 	819 	192 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5444      5426      6144      6128      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5414      5416      6122      6111      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5415      5415      6129      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5416      5416      6134      6135      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5414      6134      6116      6143      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5414      5434      6156      6129      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5414      6135      6121      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5431      5431      6135      6128      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5439      5423      6154      6133      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5429      5425      9661      6149      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5438      6130      6125      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5420      5420      6134      6148      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5428      6129      6126      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5419      5420      6140      6144      5156      5169         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5429      6158      6127      6141      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5443      5443      6161      6134      5156      5169         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 74.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 70.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 93.000000 73.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7029/96 = 73.218750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        40         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        46        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        42         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        65        45         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        55         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2037
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        939       929       843       830      3387      3154    none      none      none      none      none      none      none      none      none      none  
dram[1]:        902       882       835       793      2678      3268    none      none      none      none      none      none      none      none      none      none  
dram[2]:        920       935       828       798      2690      2831    none      none      none      none      none      none      none      none      none      none  
dram[3]:        907       903       806       818      2989      2370    none      none      none      none      none      none      none      none      none      none  
dram[4]:        932       927       821       796      3096      3286    none      none      none      none      none      none      none      none      none      none  
dram[5]:        914       941       835       848      2694      2668    none      none      none      none      none      none      none      none      none      none  
dram[6]:        939       888       852       818      2857      3054    none      none      none      none      none      none      none      none      none      none  
dram[7]:        930       916       772       803      3197      3682    none      none      none      none      none      none      none      none      none      none  
dram[8]:        912       944       812       798      2925      2436    none      none      none      none      none      none      none      none      none      none  
dram[9]:        920       922       799       804      2926      3030    none      none      none      none      none      none      none      none      none      none  
dram[10]:        942       940       818       810      2678      2881    none      none      none      none      none      none      none      none      none      none  
dram[11]:        949       929       791       805      2844      2887    none      none      none      none      none      none      none      none      none      none  
dram[12]:        948       896       780       822       955      2376    none      none      none      none      none      none      none      none      none      none  
dram[13]:        922       921       799       821      2313      2883    none      none      none      none      none      none      none      none      none      none  
dram[14]:        955       892       798       785      2788      2511    none      none      none      none      none      none      none      none      none      none  
dram[15]:        900       934       798       810      2710      3381    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       724       720       735       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        726       725       723       722       651       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        728       728       725       715       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        724       724       727       714       651       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        732       699       726       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        728       726       710       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        728       724       722       718       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        728       726       732       715       651       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       734       730       733       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        718       720       712       729       651       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        733       726       717       717       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        726       726       724       728       651       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        728       725       717       722       857       652         0         0         0         0         0         0         0         0         0         0
dram[13]:        727       736       730       730       651       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        732       724       714       699       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       720       710       713       651       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833913 n_act=6 n_pre=0 n_ref_event=0 n_req=385 n_rd=312 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0004615
n_activity=15923 dram_eff=0.02418
bk0: 64a 834022i bk1: 64a 833940i bk2: 64a 834139i bk3: 64a 834087i bk4: 28a 834039i bk5: 28a 834071i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984416
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136147
Bank_Level_Parallism_Col = 1.135957
Bank_Level_Parallism_Ready = 1.002597
write_to_read_ratio_blp_rw_average = 0.103160
GrpLevelPara = 1.134764 

BW Util details:
bwutil = 0.000461 
total_CMD = 834304 
util_bw = 385 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 832622 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 100 
RTWc_limit = 114 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 682 
WTRc_limit_alone = 72 
RTWc_limit_alone = 114 

Commands details: 
total_CMD = 834304 
n_nop = 833913 
Read = 312 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 385 
total_req = 385 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 385 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833897 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004806
n_activity=15896 dram_eff=0.02523
bk0: 64a 834102i bk1: 64a 834047i bk2: 64a 834012i bk3: 64a 833981i bk4: 28a 834051i bk5: 28a 834054i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129640
Bank_Level_Parallism_Col = 1.128792
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.101317
GrpLevelPara = 1.128792 

BW Util details:
bwutil = 0.000481 
total_CMD = 834304 
util_bw = 401 
Wasted_Col = 1350 
Wasted_Row = 0 
Idle = 832553 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 920 
rwq = 0 
CCDLc_limit_alone = 920 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 834304 
n_nop = 833897 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000872584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833886 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0004938
n_activity=16080 dram_eff=0.02562
bk0: 64a 834011i bk1: 64a 834007i bk2: 64a 834062i bk3: 64a 833981i bk4: 28a 833841i bk5: 28a 834001i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157242
Bank_Level_Parallism_Col = 1.156561
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.200795
GrpLevelPara = 1.156561 

BW Util details:
bwutil = 0.000494 
total_CMD = 834304 
util_bw = 412 
Wasted_Col = 1604 
Wasted_Row = 0 
Idle = 832288 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 35 
RTWc_limit = 269 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 985 
WTRc_limit_alone = 26 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 834304 
n_nop = 833886 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000932514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833878 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005034
n_activity=15899 dram_eff=0.02642
bk0: 64a 833961i bk1: 64a 834027i bk2: 64a 834092i bk3: 64a 833983i bk4: 28a 833952i bk5: 28a 834011i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.166141
Bank_Level_Parallism_Col = 1.150685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.150158
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.000503 
total_CMD = 834304 
util_bw = 420 
Wasted_Col = 1482 
Wasted_Row = 0 
Idle = 832402 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 127 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 1009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 127 

Commands details: 
total_CMD = 834304 
n_nop = 833878 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00164688
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833908 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004675
n_activity=15396 dram_eff=0.02533
bk0: 64a 834045i bk1: 64a 833941i bk2: 64a 834100i bk3: 64a 834033i bk4: 28a 834027i bk5: 28a 834046i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.098913
Bank_Level_Parallism_Col = 1.098638
Bank_Level_Parallism_Ready = 1.002564
write_to_read_ratio_blp_rw_average = 0.112807
GrpLevelPara = 1.098638 

BW Util details:
bwutil = 0.000467 
total_CMD = 834304 
util_bw = 390 
Wasted_Col = 1450 
Wasted_Row = 0 
Idle = 832464 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 116 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 834304 
n_nop = 833908 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000771901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833881 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=312 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004998
n_activity=17249 dram_eff=0.02418
bk0: 64a 833966i bk1: 64a 833997i bk2: 64a 834136i bk3: 64a 834062i bk4: 28a 834014i bk5: 28a 834025i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.084485
Bank_Level_Parallism_Col = 1.084177
Bank_Level_Parallism_Ready = 1.002398
write_to_read_ratio_blp_rw_average = 0.157166
GrpLevelPara = 1.084177 

BW Util details:
bwutil = 0.000500 
total_CMD = 834304 
util_bw = 417 
Wasted_Col = 1465 
Wasted_Row = 0 
Idle = 832422 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 69 
RTWc_limit = 158 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 777 
WTRc_limit_alone = 69 
RTWc_limit_alone = 149 

Commands details: 
total_CMD = 834304 
n_nop = 833881 
Read = 312 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000722758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833900 n_act=6 n_pre=0 n_ref_event=0 n_req=398 n_rd=312 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.000477
n_activity=14953 dram_eff=0.02662
bk0: 64a 833937i bk1: 64a 834074i bk2: 64a 834038i bk3: 64a 833987i bk4: 28a 834093i bk5: 28a 834076i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984925
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.106418
Bank_Level_Parallism_Col = 1.105553
Bank_Level_Parallism_Ready = 1.002513
write_to_read_ratio_blp_rw_average = 0.048928
GrpLevelPara = 1.105553 

BW Util details:
bwutil = 0.000477 
total_CMD = 834304 
util_bw = 398 
Wasted_Col = 1425 
Wasted_Row = 0 
Idle = 832481 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 24 
RTWc_limit = 0 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 969 
WTRc_limit_alone = 24 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 834304 
n_nop = 833900 
Read = 312 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 398 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000809058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833920 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004531
n_activity=14987 dram_eff=0.02522
bk0: 64a 833920i bk1: 64a 833969i bk2: 64a 833975i bk3: 64a 834105i bk4: 28a 834019i bk5: 28a 834098i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246172
Bank_Level_Parallism_Col = 1.228319
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.076106
GrpLevelPara = 1.228319 

BW Util details:
bwutil = 0.000453 
total_CMD = 834304 
util_bw = 378 
Wasted_Col = 1320 
Wasted_Row = 0 
Idle = 832606 

BW Util Bottlenecks: 
RCDc_limit = 586 
RCDWRc_limit = 0 
WTRc_limit = 20 
RTWc_limit = 63 
CCDLc_limit = 999 
rwq = 0 
CCDLc_limit_alone = 999 
WTRc_limit_alone = 20 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 834304 
n_nop = 833920 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000956486
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833883 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004974
n_activity=15906 dram_eff=0.02609
bk0: 64a 834007i bk1: 64a 834061i bk2: 64a 834100i bk3: 64a 834033i bk4: 28a 834025i bk5: 28a 833803i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.107214
Bank_Level_Parallism_Col = 1.106981
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.182823
GrpLevelPara = 1.106981 

BW Util details:
bwutil = 0.000497 
total_CMD = 834304 
util_bw = 415 
Wasted_Col = 1581 
Wasted_Row = 0 
Idle = 832308 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 254 
CCDLc_limit = 907 
rwq = 0 
CCDLc_limit_alone = 907 
WTRc_limit_alone = 23 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 834304 
n_nop = 833883 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010284
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833905 n_act=6 n_pre=0 n_ref_event=0 n_req=393 n_rd=312 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004711
n_activity=15089 dram_eff=0.02605
bk0: 64a 834006i bk1: 64a 833978i bk2: 64a 834067i bk3: 64a 834034i bk4: 28a 834064i bk5: 28a 834111i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134493
Bank_Level_Parallism_Col = 1.130157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.077862
GrpLevelPara = 1.130157 

BW Util details:
bwutil = 0.000471 
total_CMD = 834304 
util_bw = 393 
Wasted_Col = 1332 
Wasted_Row = 0 
Idle = 832579 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 34 
CCDLc_limit = 905 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 834304 
n_nop = 833905 
Read = 312 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 393 
total_req = 393 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 393 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106915
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833890 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.000489
n_activity=16274 dram_eff=0.02507
bk0: 64a 833967i bk1: 64a 834036i bk2: 64a 834026i bk3: 64a 834092i bk4: 28a 833850i bk5: 28a 834142i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.097359
Bank_Level_Parallism_Col = 1.097092
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.168484
GrpLevelPara = 1.096573 

BW Util details:
bwutil = 0.000489 
total_CMD = 834304 
util_bw = 408 
Wasted_Col = 1523 
Wasted_Row = 0 
Idle = 832373 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 48 
RTWc_limit = 197 
CCDLc_limit = 859 
rwq = 0 
CCDLc_limit_alone = 845 
WTRc_limit_alone = 34 
RTWc_limit_alone = 197 

Commands details: 
total_CMD = 834304 
n_nop = 833890 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000673615
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833896 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004818
n_activity=14509 dram_eff=0.02771
bk0: 64a 834013i bk1: 64a 834013i bk2: 64a 833991i bk3: 64a 834055i bk4: 28a 833761i bk5: 28a 834072i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.092749
Bank_Level_Parallism_Col = 1.091981
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.177594
GrpLevelPara = 1.091509 

BW Util details:
bwutil = 0.000482 
total_CMD = 834304 
util_bw = 402 
Wasted_Col = 1722 
Wasted_Row = 0 
Idle = 832180 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 241 
CCDLc_limit = 1052 
rwq = 0 
CCDLc_limit_alone = 1038 
WTRc_limit_alone = 9 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 834304 
n_nop = 833896 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117943
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833319 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001173
n_activity=24832 dram_eff=0.03942
bk0: 64a 834040i bk1: 64a 834028i bk2: 64a 833968i bk3: 64a 833986i bk4: 28a 826673i bk5: 28a 833828i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032543
Bank_Level_Parallism_Col = 1.031150
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.844303
GrpLevelPara = 1.031150 

BW Util details:
bwutil = 0.001173 
total_CMD = 834304 
util_bw = 979 
Wasted_Col = 8977 
Wasted_Row = 0 
Idle = 824348 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 25 
RTWc_limit = 324 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 25 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 834304 
n_nop = 833319 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.293544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293544
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833876 n_act=6 n_pre=0 n_ref_event=0 n_req=422 n_rd=312 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0005058
n_activity=16712 dram_eff=0.02525
bk0: 64a 834045i bk1: 64a 833939i bk2: 64a 834074i bk3: 64a 834032i bk4: 28a 834020i bk5: 28a 834088i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985782
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.137778
Bank_Level_Parallism_Col = 1.124165
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.098552
GrpLevelPara = 1.124165 

BW Util details:
bwutil = 0.000506 
total_CMD = 834304 
util_bw = 422 
Wasted_Col = 1378 
Wasted_Row = 0 
Idle = 832504 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 73 
RTWc_limit = 37 
CCDLc_limit = 870 
rwq = 0 
CCDLc_limit_alone = 870 
WTRc_limit_alone = 73 
RTWc_limit_alone = 37 

Commands details: 
total_CMD = 834304 
n_nop = 833876 
Read = 312 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 422 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000506 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000697587
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833884 n_act=6 n_pre=0 n_ref_event=0 n_req=414 n_rd=312 n_rd_L2_A=0 n_write=102 n_wr_bk=0 bw_util=0.0004962
n_activity=15764 dram_eff=0.02626
bk0: 64a 834038i bk1: 64a 834023i bk2: 64a 833896i bk3: 64a 833997i bk4: 28a 834094i bk5: 28a 833976i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152525
Bank_Level_Parallism_Col = 1.152401
Bank_Level_Parallism_Ready = 1.004831
write_to_read_ratio_blp_rw_average = 0.140919
GrpLevelPara = 1.152401 

BW Util details:
bwutil = 0.000496 
total_CMD = 834304 
util_bw = 414 
Wasted_Col = 1507 
Wasted_Row = 0 
Idle = 832383 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 122 
CCDLc_limit = 1010 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 30 
RTWc_limit_alone = 122 

Commands details: 
total_CMD = 834304 
n_nop = 833884 
Read = 312 
Write = 102 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 414 
total_req = 414 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 414 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000503 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000918131
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=834304 n_nop=833903 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004734
n_activity=15963 dram_eff=0.02474
bk0: 64a 833975i bk1: 64a 833976i bk2: 64a 834062i bk3: 64a 834026i bk4: 28a 833921i bk5: 28a 834070i bk6: 0a 834304i bk7: 0a 834304i bk8: 0a 834304i bk9: 0a 834304i bk10: 0a 834304i bk11: 0a 834304i bk12: 0a 834304i bk13: 0a 834304i bk14: 0a 834304i bk15: 0a 834304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195522
Bank_Level_Parallism_Col = 1.179529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.151888
GrpLevelPara = 1.179529 

BW Util details:
bwutil = 0.000473 
total_CMD = 834304 
util_bw = 395 
Wasted_Col = 1436 
Wasted_Row = 0 
Idle = 832473 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 173 
CCDLc_limit = 937 
rwq = 0 
CCDLc_limit_alone = 937 
WTRc_limit_alone = 27 
RTWc_limit_alone = 173 

Commands details: 
total_CMD = 834304 
n_nop = 833903 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000895357

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 187, Miss_rate = 0.181, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 187, Miss_rate = 0.183, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 212, Miss_rate = 0.209, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 198, Miss_rate = 0.197, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 204, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 208, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 199, Miss_rate = 0.197, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 192, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 208, Miss_rate = 0.206, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 200, Miss_rate = 0.207, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 207, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 193, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6943
L2_total_cache_miss_rate = 0.2119
L2_total_cache_pending_hits = 103
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15977
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 143004
Req_Network_injected_packets_per_cycle =       0.2292 
Req_Network_conflicts_per_cycle =       0.0250
Req_Network_conflicts_per_cycle_util =       0.2571
Req_Bank_Level_Parallism =       2.3551
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0079
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 143004
Reply_Network_injected_packets_per_cycle =        0.2292
Reply_Network_conflicts_per_cycle =        0.0801
Reply_Network_conflicts_per_cycle_util =       0.7606
Reply_Bank_Level_Parallism =       2.1763
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0046
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0060
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 47734 (inst/sec)
gpgpu_simulation_rate = 5296 (cycle/sec)
gpgpu_silicon_slowdown = 226586x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
