# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PCR2019_Ping_Pong.srcs/sources_1/new/clk_div_deco.vhd" \

# Do not sort compile order
nosort
