#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 10 20:18:37 2023
# Process ID: 503540
# Current directory: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent467788 E:\University\University_Projects\Code_Project-based_magistracy\vivado\proc_model\model\model.xpr
# Log file: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/vivado.log
# Journal file: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.355 ; gain = 112.484
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {512} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {512} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 2 fifo_generator_0_synth_1
[Tue Jan 10 21:14:30 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/sim_scripts -ip_user_files_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files -ipstatic_source_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/modelsim} {questa=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/questa} {riviera=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/riviera} {activehdl=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
copy_ip -name fifo_generator_1 -dir e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip [get_ips  fifo_generator_0]
update_compile_order -fileset sources_1
file mkdir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.355 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:53]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:56]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1040.355 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.systol_array_default
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 11 00:19:47 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 11 00:19:47 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 1 us : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1040.355 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 1 us : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 21
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.250 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.systol_array_default
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.250 ; gain = 0.000
run all
$stop called at time : 1050 ns : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 25
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-156] */ outside comment [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:116]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:3]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.250 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-156] */ outside comment [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:116]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:3]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1064.250 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1064.250 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.systol_array_default
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1064.250 ; gain = 0.000
run all
$stop called at time : 1050 ns : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 25
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-156] */ outside comment [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:169]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv:3]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.250 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.250 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.systol_array_default
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1064.250 ; gain = 0.000
run all
$stop called at time : 1050 ns : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 25
set_property -dict [list CONFIG.Data_Count {true}] [get_ips fifo_generator_0]
generate_target all [get_files  e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.runs/fifo_generator_0_synth_1

launch_runs -jobs 2 fifo_generator_0_synth_1
CRITICAL WARNING: [#UNDEF] Badly-structured IEEE-1735 file 'e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd' cannot be decrypted [e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:]
[Wed Jan 11 00:57:52 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.runs/fifo_generator_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1097.008 ; gain = 0.000
export_simulation -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/sim_scripts -ip_user_files_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files -ipstatic_source_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/modelsim} {questa=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/questa} {riviera=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/riviera} {activehdl=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Процесс не может получить доступ к файлу, так как этот файл занят другим процессом: "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim/simulate.log"
generate_target all [get_files  e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
reset_run fifo_generator_0_synth_1
launch_runs -jobs 2 fifo_generator_0_synth_1
[Wed Jan 11 01:00:39 2023] Launched fifo_generator_0_synth_1...
Run output will be captured here: E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.runs/fifo_generator_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/sim_scripts -ip_user_files_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files -ipstatic_source_dir E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/modelsim} {questa=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/questa} {riviera=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/riviera} {activehdl=E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/systol_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systol_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.551 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.sim/sim_1/behav/xsim'
"xelab -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89537c4937be422581eda413788a9d71 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.systol_array_default
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.977 ; gain = 0.426
run all
$stop called at time : 1050 ns : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 25
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 1050 ns : File "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" Line 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 01:16:06 2023...
