Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 09 14:50:42 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Switches<0>_IBUF
   Switches<1>_IBUF
   Switches<2>_IBUF
   Switches<3>_IBUF
   Switches<4>_IBUF
   Switches<5>_IBUF
   Switches<6>_IBUF
   Switches<7>_IBUF


