From 8298f2220c752edb06fa471a745cbe567ed242b7 Mon Sep 17 00:00:00 2001
From: Sergey <ssuloev@orpaltech.com>
Date: Wed, 23 Apr 2025 20:38:16 +0300
Subject: [PATCH] bcm2835: Add DT-overlays for RaspberryPi boards

---
 arch/arm/boot/dts/broadcom/Makefile           |   2 +
 arch/arm/boot/dts/broadcom/overlays/Makefile  |  26 +++++
 .../broadcom/overlays/README.bcm2835-overlays |   1 +
 .../overlays/bcm2835-audioinjector-pi.dtso    |  32 +++++
 .../overlays/bcm2835-cm4-io-board.dtso        |  67 +++++++++++
 .../broadcom/overlays/bcm2835-disable-bt.dtso |  10 ++
 .../overlays/bcm2835-disable-hdmi.dtso        |  12 ++
 .../overlays/bcm2835-disable-wlan.dtso        |  10 ++
 .../overlays/bcm2835-ertft0356-drm.dtso       | 110 ++++++++++++++++++
 .../broadcom/overlays/bcm2835-esp32-sdio.dtso |  54 +++++++++
 .../broadcom/overlays/bcm2835-esp32-spi.dtso  |  58 +++++++++
 .../broadcom/overlays/bcm2835-fixup.scr-cmd   | 110 ++++++++++++++++++
 .../broadcom/overlays/bcm2835-gpio-reset.dtso |  24 ++++
 .../overlays/bcm2835-hx8379a-panel.dtso       |  29 +++++
 .../broadcom/overlays/bcm2835-i2c-gpio.dtso   |  50 ++++++++
 .../overlays/bcm2835-ili9486-drm.dtso         |  60 ++++++++++
 .../dts/broadcom/overlays/bcm2835-no-bt.dtsi  |  21 ++++
 .../broadcom/overlays/bcm2835-no-wlan.dtsi    |  15 +++
 .../broadcom/overlays/bcm2835-nrf24-spi.dtso  |  79 +++++++++++++
 .../dts/broadcom/overlays/bcm2835-spidev.dtso |  59 ++++++++++
 .../overlays/bcm2835-suptronics-x300.dtso     |  22 ++++
 .../overlays/bcm2835-waveshare35-drm.dtso     |  73 ++++++++++++
 arch/arm64/boot/dts/broadcom/Makefile         |   1 +
 .../arm64/boot/dts/broadcom/overlays/Makefile |  26 +++++
 .../broadcom/overlays/README.bcm2835-overlays |   1 +
 .../overlays/bcm2835-audioinjector-pi.dtso    |  32 +++++
 .../overlays/bcm2835-cm4-io-board.dtso        |  67 +++++++++++
 .../broadcom/overlays/bcm2835-disable-bt.dtso |  10 ++
 .../overlays/bcm2835-disable-hdmi.dtso        |  12 ++
 .../overlays/bcm2835-disable-wlan.dtso        |  10 ++
 .../overlays/bcm2835-ertft0356-drm.dtso       | 110 ++++++++++++++++++
 .../broadcom/overlays/bcm2835-esp32-sdio.dtso |  54 +++++++++
 .../broadcom/overlays/bcm2835-esp32-spi.dtso  |  58 +++++++++
 .../broadcom/overlays/bcm2835-fixup.scr-cmd   | 110 ++++++++++++++++++
 .../broadcom/overlays/bcm2835-gpio-reset.dtso |  24 ++++
 .../overlays/bcm2835-hx8379a-panel.dtso       |  29 +++++
 .../broadcom/overlays/bcm2835-i2c-gpio.dtso   |  50 ++++++++
 .../overlays/bcm2835-ili9486-drm.dtso         |  60 ++++++++++
 .../dts/broadcom/overlays/bcm2835-no-bt.dtsi  |  21 ++++
 .../broadcom/overlays/bcm2835-no-wlan.dtsi    |  15 +++
 .../broadcom/overlays/bcm2835-nrf24-spi.dtso  |  79 +++++++++++++
 .../dts/broadcom/overlays/bcm2835-spidev.dtso |  59 ++++++++++
 .../overlays/bcm2835-suptronics-x300.dtso     |  22 ++++
 .../overlays/bcm2835-waveshare35-drm.dtso     |  73 ++++++++++++
 44 files changed, 1847 insertions(+)
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/Makefile
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/README.bcm2835-overlays
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
 create mode 100644 arch/arm/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/Makefile
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/README.bcm2835-overlays
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
 create mode 100644 arch/arm64/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso

diff --git a/arch/arm/boot/dts/broadcom/Makefile b/arch/arm/boot/dts/broadcom/Makefile
index d23cf46..9e626f2 100644
--- a/arch/arm/boot/dts/broadcom/Makefile
+++ b/arch/arm/boot/dts/broadcom/Makefile
@@ -127,3 +127,5 @@ dtb-$(CONFIG_ARCH_BCM_NSP) += \
 	bcm958625k.dtb
 dtb-$(CONFIG_ARCH_BRCMSTB) += \
 	bcm7445-bcm97445svmb.dtb
+
+subdir-y += overlays
diff --git a/arch/arm/boot/dts/broadcom/overlays/Makefile b/arch/arm/boot/dts/broadcom/overlays/Makefile
new file mode 100644
index 0000000..14f240c
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/Makefile
@@ -0,0 +1,26 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtb-$(CONFIG_ARCH_BCM2835) += \
+	bcm2835-i2c-gpio.dtbo \
+	bcm2835-spidev.dtbo \
+	bcm2835-gpio-reset.dtbo \
+	bcm2835-nrf24-spi.dtbo \
+	bcm2835-esp32-spi.dtbo \
+	bcm2835-esp32-sdio.dtbo \
+	bcm2835-waveshare35-drm.dtbo \
+	bcm2835-ertft0356-drm.dtbo \
+	bcm2835-audioinjector-pi.dtbo \
+	bcm2835-disable-wlan.dtbo \
+	bcm2835-disable-bt.dtbo \
+	bcm2835-disable-hdmi.dtbo \
+	bcm2835-suptronics-x300.dtbo \
+	bcm2835-cm4-io-board.dtbo
+
+scr-$(CONFIG_ARCH_BCM2835) += \
+	bcm2835-fixup.scr
+
+dtbotxt-$(CONFIG_ARCH_BCM2835) += \
+	README.bcm2835-overlays
+
+endif
diff --git a/arch/arm/boot/dts/broadcom/overlays/README.bcm2835-overlays b/arch/arm/boot/dts/broadcom/overlays/README.bcm2835-overlays
new file mode 100644
index 0000000..6573c77
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/README.bcm2835-overlays
@@ -0,0 +1 @@
+# overlays for bcm2837
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
new file mode 100644
index 0000000..9c02c63
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
@@ -0,0 +1,32 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2835";
+};
+
+&i2s {
+	status = "okay";
+};
+
+&i2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		status = "okay";
+	};
+};
+
+&{/soc} {
+	ai {
+		compatible = "flatmax,audioinjector";
+		i2s-controller = <&i2s>;
+		audio-codec = <&wm8731>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
new file mode 100644
index 0000000..c95b5de
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
@@ -0,0 +1,67 @@
+/*
+ * Overlay for the Raspberry Pi Compute Module 4 IO board
+ */
+#include <dt-bindings/thermal/thermal.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2835";
+
+	__overrides__ {
+		midtemp =       <&fanmid0>,"temperature:0";
+		midtemp_hyst =  <&fanmid0>,"hysteresis:0";
+		maxtemp =       <&fanmax0>,"temperature:0";
+		maxtemp_hyst =  <&fanmax0>,"hysteresis:0";
+		minrpm =        <&fan0>,"min-rpm;0";
+		maxrpm =        <&fan0>,"max-rpm;0";
+	};
+};
+
+&i2c0_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	fanctrl: fanctrl@2f {
+		compatible = "microchip,emc2301";
+		reg = <0x2f>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		#cooling-cells = <0x02>;
+
+		fan0: fan@0 {
+			reg = <0>;
+			min-rpm = /bits/ 16 <3500>;
+			max-rpm = /bits/ 16 <5500>;
+		};
+	};
+};
+
+&cpu_thermal {
+	polling-delay = <2000>; /* milliseconds */
+	
+	trips {
+		fanmid0: fanmid0 {
+			temperature = <50000>;
+			hysteresis = <2000>;
+			type = "active";
+		};
+		fanmax0: fanmax0 {
+			temperature = <75000>;
+			hysteresis = <2000>;
+			type = "active";
+		};
+	};
+
+	cooling-maps {
+		map0 {
+			trip = <&fanmid0>;
+			cooling-device = <&fanctrl 2 6>;
+		};
+		map1 {
+			trip = <&fanmax0>;
+			cooling-device = <&fanctrl 7 THERMAL_NO_LIMIT>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
new file mode 100644
index 0000000..64dee34
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
@@ -0,0 +1,10 @@
+// Overlay to disable built-in wireless
+
+/dts-v1/;
+/plugin/;
+
+#include "bcm2835-no-bt.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
new file mode 100644
index 0000000..71fd3c4
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
@@ -0,0 +1,12 @@
+// Overlay to disable built-in HDMI
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&hdmi {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
new file mode 100644
index 0000000..80dc855
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
@@ -0,0 +1,10 @@
+// Overlay to disable built-in wireless
+
+/dts-v1/;
+/plugin/;
+
+#include "bcm2835-no-wlan.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
new file mode 100644
index 0000000..5fb2eee
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
@@ -0,0 +1,110 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@7e204000";
+			i2c1 = "/soc/i2c@7e804000";
+		};
+	};
+
+	fragment@1 {
+		target = <&gpio>;
+		__overlay__ {
+			ertft_tp_pins: ertft_tp@17 {
+				brcm,pins = <17>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN>;
+			};
+
+			ertft_pins_rst: ertft@25 {
+				brcm,pins = <25>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+                        };
+
+			ertft_pins_dc:  ertft@24 {
+				brcm,pins = <24>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+
+			ertft_pins_bl:  ertft@23 {
+				brcm,pins = <23>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi0_gpio7>;
+
+			ertft@0 {
+				compatible = "eastrising,er-tft035-6",
+					     "ilitek,ili9488";
+				reg = <0>;
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ertft_pins_rst>,
+					    <&ertft_pins_dc>,
+					    <&ertft_pins_bl>;
+
+				reset-gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
+				dc-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
+
+				rotation = <0>;
+				backlight = <&ertft_bl>;
+				status = "disabled";
+			};
+		};
+	};
+
+	fragment@3 {
+		target-path = "/soc";
+		__overlay__ {
+			ertft_bl: backlight@23 {
+				compatible = "gpio-backlight";
+				gpios = <&gpio 23 0>;
+			};
+		};
+	};
+
+	fragment@4 {
+		target-path = "/soc/i2c@7e804000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ertft_tp@38 {
+				compatible = "focaltech,ft6236";
+				reg = <0x38>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ertft_tp_pins>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				touchscreen-size-x = <320>;
+				touchscreen-size-y = <480>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				touchscreen-swapped-x-y;
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
new file mode 100644
index 0000000..c5f97cd
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
@@ -0,0 +1,54 @@
+// Overlay for ESP32 SDIO shield
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/bcm2835.h>
+#include <dt-bindings/gpio/gpio.h>
+
+#include "bcm2835-no-wlan.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+
+	__overrides__ {
+		sdio_clk = <&esp32_sdio>,"sdio-clk-mhz:0";
+		pull_up = <0>,"+4";
+		reset_delay_ms = <&wifi_pwrseq>,"post-power-on-delay-ms:0";
+		disabled = <&sdhci>,"status=disabled",
+			   <&esp32_sdio>,"status=disabled";
+	};
+
+	fragment@4 {
+		target = <&emmc_gpio22>;
+		__dormant__ {
+			brcm,pull = <BCM2835_PUD_OFF
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				>;
+		};
+	};
+};
+
+&wifi_pwrseq {
+	reset-gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
+	post-power-on-delay-ms = <2000>;
+};
+
+&sdhci {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&emmc_gpio22>;
+	status = "okay";
+
+	esp32_sdio: esp32-sdio@1 {
+		compatible = "espressif,esp32-sdio";
+		reg = <1>;
+		sdio-clk-mhz = <10>;
+        };
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
new file mode 100644
index 0000000..8763e3d
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
@@ -0,0 +1,58 @@
+// Overlay for ESP32 SPI shield
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@1 {
+		target = <&esp32_spi>;
+		__dormant__ {
+			spi-cpha;
+		};
+	};
+
+	fragment@2 {
+		target = <&esp32_spi>;
+		__dormant__ {
+			spi-cpol;
+		};
+	};
+
+
+	__overrides__ {
+		spi_freq = <&esp32_spi>,"spi-max-frequency:0";
+		spi_mod1 = <0>,"+1";
+		spi_mod2 = <0>,"+2";
+		spi_mod3 = <0>,"+1+2";
+		disable = <&spi>,"status=disabled",
+			  <&esp32_spi>,"status=disabled";
+        };
+};
+
+&spi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_gpio7>;
+	dmas = <&dma 6>, <&dma 7>;
+	dma-names = "tx", "rx";
+	cs-gpios = <&gpio 8 0>, <&gpio 7 0>;
+	status = "okay";
+
+	esp32_spi: esp32-spi@0 {
+		compatible = "espressif,esp32-spi";
+		reg = <0>; /* CS0 */
+
+		spi-max-frequency = <10000000>;
+
+		/*SPI MODE0 by default, use fragments */
+
+		handshake-gpios = <&gpio 5 0>;
+		dataready-gpios = <&gpio 6 0>;
+		reset-gpios = <&gpio 13 0>;
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd b/arch/arm/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
new file mode 100644
index 0000000..7e55c7c
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
@@ -0,0 +1,110 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+
+if test "${param_esp32_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/esp32-spi status "okay"
+
+	if test -n "${param_esp32_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-max-frequency "<${param_esp32_spi_freq}>"
+	fi
+
+	if test -n "${param_esp32_spi_mode}"; then
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpol
+
+		if test "${param_esp32_spi_mode}" = "1"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		elif test "${param_esp32_spi_mode}" = "2"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		elif test "${param_esp32_spi_mode}" = "3"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		fi
+	fi
+
+	env delete tmp_spi_path
+fi
+
+if test -n "${param_spidev_spi_bus}"; then
+	test "${param_spidev_spi_bus}" = "0" && setenv tmp_spi_path "spi@7e204000"
+	test "${param_spidev_spi_bus}" = "1" && setenv tmp_spi_path "spi@7e215080"
+	fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/spidev0 status "okay"
+	fdt set /soc/${tmp_spi_path}/spidev1 status "okay"
+	if test -n "${param_spidev_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/spidev0 spi-max-frequency "<${param_spidev_max_freq}>"
+		fdt set /soc/${tmp_spi_path}/spidev1 spi-max-frequency "<${param_spidev_max_freq}>"
+	fi
+	env delete tmp_spi_path
+fi
+
+if test "${param_waveshare35_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/waveshare35 status "okay"
+	fdt set /soc/${tmp_spi_path}/waveshare35_ts status "okay"
+
+	if test -n "${param_waveshare35_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 spi-max-frequency "<${param_waveshare35_max_freq}>"
+	fi
+	if test -n "${param_waveshare35_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 rotation "<${param_waveshare35_rotation}>"
+	fi
+	if test -n "${param_waveshare35_bgr}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 bgr "<${param_waveshare35_bgr}>"
+	fi
+
+	env delete tmp_spi_path
+fi
+
+if test "${param_ertft_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+	setenv tmp_i2c_path "i2c@7e804000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ertft status "okay"
+	fdt set /soc/${tmp_i2c_path} status "okay"
+	fdt set /soc/${tmp_i2c_path}/ertft_tp status "okay"
+
+	if test -n "${param_ertft_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ertft spi-max-frequency "<${param_ertft_max_freq}>"
+	fi
+	if test -n "${param_ertft_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ertft rotation "<${param_ertft_rotation}>"
+	fi
+
+	if test "${param_ertft_tp_inverted_x}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-x
+	fi
+	if test "${param_ertft_tp_inverted_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-y
+	fi
+	if test "${param_ertft_tp_swapped_x_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-swapped-x-y
+	fi
+
+	env delete tmp_spi_path
+	env delete tmp_i2c_path
+fi
+
+if test -n "${param_nrf24_spi_bus}"; then
+	test "${param_nrf24_spi_bus}" = "0" && setenv tmp_spi_path "spi@7e204000"
+	test "${param_nrf24_spi_bus}" = "1" && setenv tmp_spi_path "spi@7e215080"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/nrf24 status "okay"
+
+	if test -n "${param_nrf24_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/nrf24 spi-max-frequency "<${param_nrf24_max_freq}>"
+	fi
+	if test "${param_nrf24_spi_cs}" = "1"; then
+		fdt set /soc/${tmp_spi_path}/nrf24 reg "<1>"
+	fi
+	env delete tmp_spi_path
+fi
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
new file mode 100644
index 0000000..0fa8744
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
@@ -0,0 +1,24 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: rstc-gpio@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				panel0-reset {
+					gpios = <&gpio 24 GPIO_ACTIVE_LOW>;
+					duration-ms = <20 5 20>;
+					max-resets = <1>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
new file mode 100644
index 0000000..6b55c71
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
@@ -0,0 +1,29 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50089","himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 12 GPIO_ACTIVE_LOW>; /*PL12*/
+				backlight = <&aapi_bl>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
new file mode 100644
index 0000000..33669da
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
@@ -0,0 +1,50 @@
+// Overlay for i2c_gpio bitbanging host bus.
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	__overrides__ {
+		i2c_gpio_sda = <&i2c_gpio>,"sda-gpios:4";
+		i2c_gpio_scl = <&i2c_gpio>,"scl-gpios:4";
+		i2c_gpio_delay_us = <&i2c_gpio>,"i2c-gpio,delay-us:0";
+		bus = <&i2c_gpio>, "reg:0";
+		at24c256 = <0>,"+3";
+        };
+
+	fragment@3 {
+		target = <&i2c_gpio>;
+		__dormant__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			eeprom: at24@50 {
+				compatible = "atmel,24c256";
+				reg = <0x50>;
+				pagesize = <64>;
+			};
+		};
+	};
+};
+
+&{/} {
+	i2c_gpio: i2c@0 {
+		reg = <0xffffffff>;
+		compatible = "i2c-gpio";
+		sda-gpios = <&gpio 23 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		scl-gpios = <&gpio 24 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
+	};
+};
+
+&{/aliases} {
+	i2c_gpio = "/i2c@0";
+};
+
+&{/__symbols__} {
+	i2c_gpio = "/i2c@0";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
new file mode 100644
index 0000000..1526311
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
@@ -0,0 +1,60 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&gpio>;
+		__overlay__ {
+			ws35_pins: ws35_pins {
+				brcm,pins = <17 24 25>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN BCM2835_FSEL_GPIO_OUT BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ili9486_lcd: ili9486-lcd@0 {
+				compatible = "waveshare,rpi-lcd-35a","ilitek,ili9486";
+				reg = <0>;
+
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ws35_pins>;
+
+				reset-gpios = <&gpio 25 0>;
+				dc-gpios = <&gpio 24 0>;
+				rotation = <0>;
+
+				status = "disabled";
+			};
+
+			xpt2046_ts: xpt2046-ts@1 {
+				compatible = "ti,ads7846";
+				reg = <1>;
+
+				spi-max-frequency = <2000000>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				pendown-gpio = <&gpio 17 0>;
+				ti,x-plate-ohms = /bits/ 16 <60>;
+				ti,pressure-max = /bits/ 16 <255>;
+
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi b/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
new file mode 100644
index 0000000..c605522
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
@@ -0,0 +1,21 @@
+// Common include to disable built-in bluetooth
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+/* Disable Bluetooth and restore UART0/ttyAMA0 over GPIOs 14 & 15. */
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_gpio14>;
+	status = "okay";
+};
+
+&bt {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi b/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
new file mode 100644
index 0000000..fddb601
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
@@ -0,0 +1,15 @@
+// Common include to disable built-in wireless adapter
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+/* Disable Wi-Fi device tree nodes */
+
+&sdhci {
+	status = "disabled";
+};
+
+&brcmf {
+	status = "disabled";
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
new file mode 100644
index 0000000..26fc06b
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
@@ -0,0 +1,79 @@
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&{/aliases} {
+	spi0 = "/soc/spi@7e204000";
+	spi1 = "/soc/spi@7e215080";
+};
+
+&gpio {
+	nrf24_int0: nrf24_int0 {
+		brcm,pins = <24>;
+		brcm,function = <BCM2835_FSEL_GPIO_IN>;
+	};
+
+	nrf24_ce0: nrf24_ce0 {
+		brcm,pins = <25>;
+		brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+	};
+
+	nrf24_int1: nrf24_int1 {
+		brcm,pins = <17>;
+		brcm,function = <BCM2835_FSEL_GPIO_IN>;
+	};
+
+	nrf24_ce1: nrf24_ce1 {
+		brcm,pins = <27>;
+		brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+	};
+};
+
+&{/soc/spi@7e204000} {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nrf24@0 {
+		compatible = "nordic,nrf24";
+		reg = <0>;			/* CS0 */
+
+		spi-max-frequency = <5000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&nrf24_int0 &nrf24_ce0>;
+
+		interrupt-parent = <&gpio>;
+		interrupts = <24 2>;		/* irq, falling edge */
+		irq-gpios = <&gpio 24 0>;
+		ce-gpios = <&gpio 25 0>;
+
+		status = "disabled";
+	};
+};
+
+&{/soc/spi@7e215080} {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nrf24@0 {
+		compatible = "nordic,nrf24";
+		reg = <0>;			/* CS0 */
+
+		spi-max-frequency = <5000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&nrf24_int1 &nrf24_ce1>;
+
+		interrupt-parent = <&gpio>;
+		interrupts = <17 2>;		/* irq, falling edge */
+		irq-gpios = <&gpio 17 0>;
+		ce-gpios = <&gpio 27 0>;
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-spidev.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
new file mode 100644
index 0000000..221052a
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
@@ -0,0 +1,59 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&spi {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	spidev@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <0>;              /* CE0 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+
+	spidev@1 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <1>;              /* CE1 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+};
+
+&spi1 {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	spidev@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <0>;		/* CE0 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+
+	spidev@1 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <1>;		/* CE1 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
new file mode 100644
index 0000000..02737c1
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			x300_rtc: ds3231@68 {
+				compatible = "maxim,ds3231";
+				reg = <0x68>;
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso b/arch/arm/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso
new file mode 100644
index 0000000..bf96b3c
--- /dev/null
+++ b/arch/arm/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso
@@ -0,0 +1,73 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@7e204000";
+		};
+	};
+
+	fragment@1 {
+		target = <&gpio>;
+		__overlay__ {
+			ws35_irq_pin: w35_irq_pin {
+				brcm,pins = <17>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN>;
+			};
+			ws35_rst_pin: ws35_rst_pin {
+				brcm,pins = <25>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+			ws35_dc_pin: waveshare35a_dc {
+				brcm,pins = <24>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			ws35_lcd: ws35-lcd@0 {
+				compatible = "waveshare,rpi-lcd-35","ilitek,ili9486";
+				reg = <0>;
+
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ws35_irq_pin &ws35_rst_pin &ws35_dc_pin>;
+
+				reset-gpios = <&gpio 25 0>;
+				dc-gpios = <&gpio 24 0>;
+				rotation = <0>;
+			};
+
+			ws35_ts: ws35-ts@1 {
+				compatible = "ti,ads7846";
+				reg = <1>;
+
+				spi-max-frequency = <2000000>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				pendown-gpios = <&gpio 17 0>;
+
+				ti,x-plate-ohms = /bits/ 16 <60>;
+				ti,pressure-max = /bits/ 16 <255>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/Makefile b/arch/arm64/boot/dts/broadcom/Makefile
index 3d0efb9..9b18e56 100644
--- a/arch/arm64/boot/dts/broadcom/Makefile
+++ b/arch/arm64/boot/dts/broadcom/Makefile
@@ -17,3 +17,4 @@ dtb-$(CONFIG_ARCH_BCM2835) += bcm2711-rpi-400.dtb \
 subdir-y	+= bcmbca
 subdir-y	+= northstar2
 subdir-y	+= stingray
+subdir-y	+= overlays
diff --git a/arch/arm64/boot/dts/broadcom/overlays/Makefile b/arch/arm64/boot/dts/broadcom/overlays/Makefile
new file mode 100644
index 0000000..14f240c
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/Makefile
@@ -0,0 +1,26 @@
+# SPDX-License-Identifier: GPL-2.0
+ifeq ($(CONFIG_OF_OVERLAY),y)
+
+dtb-$(CONFIG_ARCH_BCM2835) += \
+	bcm2835-i2c-gpio.dtbo \
+	bcm2835-spidev.dtbo \
+	bcm2835-gpio-reset.dtbo \
+	bcm2835-nrf24-spi.dtbo \
+	bcm2835-esp32-spi.dtbo \
+	bcm2835-esp32-sdio.dtbo \
+	bcm2835-waveshare35-drm.dtbo \
+	bcm2835-ertft0356-drm.dtbo \
+	bcm2835-audioinjector-pi.dtbo \
+	bcm2835-disable-wlan.dtbo \
+	bcm2835-disable-bt.dtbo \
+	bcm2835-disable-hdmi.dtbo \
+	bcm2835-suptronics-x300.dtbo \
+	bcm2835-cm4-io-board.dtbo
+
+scr-$(CONFIG_ARCH_BCM2835) += \
+	bcm2835-fixup.scr
+
+dtbotxt-$(CONFIG_ARCH_BCM2835) += \
+	README.bcm2835-overlays
+
+endif
diff --git a/arch/arm64/boot/dts/broadcom/overlays/README.bcm2835-overlays b/arch/arm64/boot/dts/broadcom/overlays/README.bcm2835-overlays
new file mode 100644
index 0000000..6573c77
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/README.bcm2835-overlays
@@ -0,0 +1 @@
+# overlays for bcm2837
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
new file mode 100644
index 0000000..9c02c63
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-audioinjector-pi.dtso
@@ -0,0 +1,32 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2835";
+};
+
+&i2s {
+	status = "okay";
+};
+
+&i2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		status = "okay";
+	};
+};
+
+&{/soc} {
+	ai {
+		compatible = "flatmax,audioinjector";
+		i2s-controller = <&i2s>;
+		audio-codec = <&wm8731>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
new file mode 100644
index 0000000..c95b5de
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-cm4-io-board.dtso
@@ -0,0 +1,67 @@
+/*
+ * Overlay for the Raspberry Pi Compute Module 4 IO board
+ */
+#include <dt-bindings/thermal/thermal.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2835";
+
+	__overrides__ {
+		midtemp =       <&fanmid0>,"temperature:0";
+		midtemp_hyst =  <&fanmid0>,"hysteresis:0";
+		maxtemp =       <&fanmax0>,"temperature:0";
+		maxtemp_hyst =  <&fanmax0>,"hysteresis:0";
+		minrpm =        <&fan0>,"min-rpm;0";
+		maxrpm =        <&fan0>,"max-rpm;0";
+	};
+};
+
+&i2c0_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	fanctrl: fanctrl@2f {
+		compatible = "microchip,emc2301";
+		reg = <0x2f>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		#cooling-cells = <0x02>;
+
+		fan0: fan@0 {
+			reg = <0>;
+			min-rpm = /bits/ 16 <3500>;
+			max-rpm = /bits/ 16 <5500>;
+		};
+	};
+};
+
+&cpu_thermal {
+	polling-delay = <2000>; /* milliseconds */
+	
+	trips {
+		fanmid0: fanmid0 {
+			temperature = <50000>;
+			hysteresis = <2000>;
+			type = "active";
+		};
+		fanmax0: fanmax0 {
+			temperature = <75000>;
+			hysteresis = <2000>;
+			type = "active";
+		};
+	};
+
+	cooling-maps {
+		map0 {
+			trip = <&fanmid0>;
+			cooling-device = <&fanctrl 2 6>;
+		};
+		map1 {
+			trip = <&fanmax0>;
+			cooling-device = <&fanctrl 7 THERMAL_NO_LIMIT>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
new file mode 100644
index 0000000..64dee34
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-bt.dtso
@@ -0,0 +1,10 @@
+// Overlay to disable built-in wireless
+
+/dts-v1/;
+/plugin/;
+
+#include "bcm2835-no-bt.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
new file mode 100644
index 0000000..71fd3c4
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-hdmi.dtso
@@ -0,0 +1,12 @@
+// Overlay to disable built-in HDMI
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&hdmi {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
new file mode 100644
index 0000000..80dc855
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-disable-wlan.dtso
@@ -0,0 +1,10 @@
+// Overlay to disable built-in wireless
+
+/dts-v1/;
+/plugin/;
+
+#include "bcm2835-no-wlan.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
new file mode 100644
index 0000000..5fb2eee
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ertft0356-drm.dtso
@@ -0,0 +1,110 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@7e204000";
+			i2c1 = "/soc/i2c@7e804000";
+		};
+	};
+
+	fragment@1 {
+		target = <&gpio>;
+		__overlay__ {
+			ertft_tp_pins: ertft_tp@17 {
+				brcm,pins = <17>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN>;
+			};
+
+			ertft_pins_rst: ertft@25 {
+				brcm,pins = <25>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+                        };
+
+			ertft_pins_dc:  ertft@24 {
+				brcm,pins = <24>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+
+			ertft_pins_bl:  ertft@23 {
+				brcm,pins = <23>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&spi0_gpio7>;
+
+			ertft@0 {
+				compatible = "eastrising,er-tft035-6",
+					     "ilitek,ili9488";
+				reg = <0>;
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ertft_pins_rst>,
+					    <&ertft_pins_dc>,
+					    <&ertft_pins_bl>;
+
+				reset-gpios = <&gpio 25 GPIO_ACTIVE_HIGH>;
+				dc-gpios = <&gpio 24 GPIO_ACTIVE_HIGH>;
+
+				rotation = <0>;
+				backlight = <&ertft_bl>;
+				status = "disabled";
+			};
+		};
+	};
+
+	fragment@3 {
+		target-path = "/soc";
+		__overlay__ {
+			ertft_bl: backlight@23 {
+				compatible = "gpio-backlight";
+				gpios = <&gpio 23 0>;
+			};
+		};
+	};
+
+	fragment@4 {
+		target-path = "/soc/i2c@7e804000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ertft_tp@38 {
+				compatible = "focaltech,ft6236";
+				reg = <0x38>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ertft_tp_pins>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				touchscreen-size-x = <320>;
+				touchscreen-size-y = <480>;
+				/*touchscreen-inverted-x;*/
+				/*touchscreen-inverted-y;*/
+				touchscreen-swapped-x-y;
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
new file mode 100644
index 0000000..c5f97cd
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-sdio.dtso
@@ -0,0 +1,54 @@
+// Overlay for ESP32 SDIO shield
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/bcm2835.h>
+#include <dt-bindings/gpio/gpio.h>
+
+#include "bcm2835-no-wlan.dtsi"
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+
+	__overrides__ {
+		sdio_clk = <&esp32_sdio>,"sdio-clk-mhz:0";
+		pull_up = <0>,"+4";
+		reset_delay_ms = <&wifi_pwrseq>,"post-power-on-delay-ms:0";
+		disabled = <&sdhci>,"status=disabled",
+			   <&esp32_sdio>,"status=disabled";
+	};
+
+	fragment@4 {
+		target = <&emmc_gpio22>;
+		__dormant__ {
+			brcm,pull = <BCM2835_PUD_OFF
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				BCM2835_PUD_UP
+				>;
+		};
+	};
+};
+
+&wifi_pwrseq {
+	reset-gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
+	post-power-on-delay-ms = <2000>;
+};
+
+&sdhci {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&emmc_gpio22>;
+	status = "okay";
+
+	esp32_sdio: esp32-sdio@1 {
+		compatible = "espressif,esp32-sdio";
+		reg = <1>;
+		sdio-clk-mhz = <10>;
+        };
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
new file mode 100644
index 0000000..8763e3d
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-esp32-spi.dtso
@@ -0,0 +1,58 @@
+// Overlay for ESP32 SPI shield
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@1 {
+		target = <&esp32_spi>;
+		__dormant__ {
+			spi-cpha;
+		};
+	};
+
+	fragment@2 {
+		target = <&esp32_spi>;
+		__dormant__ {
+			spi-cpol;
+		};
+	};
+
+
+	__overrides__ {
+		spi_freq = <&esp32_spi>,"spi-max-frequency:0";
+		spi_mod1 = <0>,"+1";
+		spi_mod2 = <0>,"+2";
+		spi_mod3 = <0>,"+1+2";
+		disable = <&spi>,"status=disabled",
+			  <&esp32_spi>,"status=disabled";
+        };
+};
+
+&spi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_gpio7>;
+	dmas = <&dma 6>, <&dma 7>;
+	dma-names = "tx", "rx";
+	cs-gpios = <&gpio 8 0>, <&gpio 7 0>;
+	status = "okay";
+
+	esp32_spi: esp32-spi@0 {
+		compatible = "espressif,esp32-spi";
+		reg = <0>; /* CS0 */
+
+		spi-max-frequency = <10000000>;
+
+		/*SPI MODE0 by default, use fragments */
+
+		handshake-gpios = <&gpio 5 0>;
+		dataready-gpios = <&gpio 6 0>;
+		reset-gpios = <&gpio 13 0>;
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
new file mode 100644
index 0000000..7e55c7c
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-fixup.scr-cmd
@@ -0,0 +1,110 @@
+# overlays fixup script
+# implements (or rather substitutes) overlay arguments functionality
+# using u-boot scripting, environment variables and "fdt" command
+
+
+if test "${param_esp32_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/esp32-spi status "okay"
+
+	if test -n "${param_esp32_spi_freq}"; then
+		fdt set /soc/${tmp_spi_path}/esp32-spi spi-max-frequency "<${param_esp32_spi_freq}>"
+	fi
+
+	if test -n "${param_esp32_spi_mode}"; then
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		fdt rm /soc/${tmp_spi_path}/esp32-spi spi-cpol
+
+		if test "${param_esp32_spi_mode}" = "1"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+		elif test "${param_esp32_spi_mode}" = "2"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		elif test "${param_esp32_spi_mode}" = "3"; then
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpha
+			fdt set /soc/${tmp_spi_path}/esp32-spi spi-cpol
+		fi
+	fi
+
+	env delete tmp_spi_path
+fi
+
+if test -n "${param_spidev_spi_bus}"; then
+	test "${param_spidev_spi_bus}" = "0" && setenv tmp_spi_path "spi@7e204000"
+	test "${param_spidev_spi_bus}" = "1" && setenv tmp_spi_path "spi@7e215080"
+	fdt set /soc/${tmp_spi_path} status "okay"
+        fdt set /soc/${tmp_spi_path}/spidev0 status "okay"
+	fdt set /soc/${tmp_spi_path}/spidev1 status "okay"
+	if test -n "${param_spidev_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/spidev0 spi-max-frequency "<${param_spidev_max_freq}>"
+		fdt set /soc/${tmp_spi_path}/spidev1 spi-max-frequency "<${param_spidev_max_freq}>"
+	fi
+	env delete tmp_spi_path
+fi
+
+if test "${param_waveshare35_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/waveshare35 status "okay"
+	fdt set /soc/${tmp_spi_path}/waveshare35_ts status "okay"
+
+	if test -n "${param_waveshare35_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 spi-max-frequency "<${param_waveshare35_max_freq}>"
+	fi
+	if test -n "${param_waveshare35_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 rotation "<${param_waveshare35_rotation}>"
+	fi
+	if test -n "${param_waveshare35_bgr}"; then
+		fdt set /soc/${tmp_spi_path}/waveshare35 bgr "<${param_waveshare35_bgr}>"
+	fi
+
+	env delete tmp_spi_path
+fi
+
+if test "${param_ertft_spi_bus}" = "0"; then
+	setenv tmp_spi_path "spi@7e204000"
+	setenv tmp_i2c_path "i2c@7e804000"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/ertft status "okay"
+	fdt set /soc/${tmp_i2c_path} status "okay"
+	fdt set /soc/${tmp_i2c_path}/ertft_tp status "okay"
+
+	if test -n "${param_ertft_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/ertft spi-max-frequency "<${param_ertft_max_freq}>"
+	fi
+	if test -n "${param_ertft_rotation}"; then
+		fdt set /soc/${tmp_spi_path}/ertft rotation "<${param_ertft_rotation}>"
+	fi
+
+	if test "${param_ertft_tp_inverted_x}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-x
+	fi
+	if test "${param_ertft_tp_inverted_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-inverted-y
+	fi
+	if test "${param_ertft_tp_swapped_x_y}" = "1"; then
+		fdt set /soc/${tmp_i2c_path}/ertft_tp touchscreen-swapped-x-y
+	fi
+
+	env delete tmp_spi_path
+	env delete tmp_i2c_path
+fi
+
+if test -n "${param_nrf24_spi_bus}"; then
+	test "${param_nrf24_spi_bus}" = "0" && setenv tmp_spi_path "spi@7e204000"
+	test "${param_nrf24_spi_bus}" = "1" && setenv tmp_spi_path "spi@7e215080"
+
+	fdt set /soc/${tmp_spi_path} status "okay"
+	fdt set /soc/${tmp_spi_path}/nrf24 status "okay"
+
+	if test -n "${param_nrf24_max_freq}"; then
+		fdt set /soc/${tmp_spi_path}/nrf24 spi-max-frequency "<${param_nrf24_max_freq}>"
+	fi
+	if test "${param_nrf24_spi_cs}" = "1"; then
+		fdt set /soc/${tmp_spi_path}/nrf24 reg "<1>"
+	fi
+	env delete tmp_spi_path
+fi
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
new file mode 100644
index 0000000..0fa8744
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-gpio-reset.dtso
@@ -0,0 +1,24 @@
+#include <dt-bindings/gpio/gpio.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/soc/";
+		__overlay__ {
+			rstc_gpio: rstc-gpio@0 {
+				compatible = "linux,gpio-reset-controller";
+				#reset-cells = <1>;
+
+				panel0-reset {
+					gpios = <&gpio 24 GPIO_ACTIVE_LOW>;
+					duration-ms = <20 5 20>;
+					max-resets = <1>;
+				};
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
new file mode 100644
index 0000000..6b55c71
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-hx8379a-panel.dtso
@@ -0,0 +1,29 @@
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pwm/pwm.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&dsi>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			aapi_lcd: panel-hx8379a@0 {
+				compatible = "truly,tda-fwvga0500g50089","himax,hx8379a";
+				label = "aapi-lcd";
+				reg = <0>;
+
+				power-supply = <&reg_vdd_panel>;
+				reset-gpios = <&r_pio 0 12 GPIO_ACTIVE_LOW>; /*PL12*/
+				backlight = <&aapi_bl>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
new file mode 100644
index 0000000..33669da
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-i2c-gpio.dtso
@@ -0,0 +1,50 @@
+// Overlay for i2c_gpio bitbanging host bus.
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	__overrides__ {
+		i2c_gpio_sda = <&i2c_gpio>,"sda-gpios:4";
+		i2c_gpio_scl = <&i2c_gpio>,"scl-gpios:4";
+		i2c_gpio_delay_us = <&i2c_gpio>,"i2c-gpio,delay-us:0";
+		bus = <&i2c_gpio>, "reg:0";
+		at24c256 = <0>,"+3";
+        };
+
+	fragment@3 {
+		target = <&i2c_gpio>;
+		__dormant__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			eeprom: at24@50 {
+				compatible = "atmel,24c256";
+				reg = <0x50>;
+				pagesize = <64>;
+			};
+		};
+	};
+};
+
+&{/} {
+	i2c_gpio: i2c@0 {
+		reg = <0xffffffff>;
+		compatible = "i2c-gpio";
+		sda-gpios = <&gpio 23 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		scl-gpios = <&gpio 24 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+		i2c-gpio,delay-us = <2>;	/* ~100 kHz */
+	};
+};
+
+&{/aliases} {
+	i2c_gpio = "/i2c@0";
+};
+
+&{/__symbols__} {
+	i2c_gpio = "/i2c@0";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
new file mode 100644
index 0000000..1526311
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-ili9486-drm.dtso
@@ -0,0 +1,60 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&gpio>;
+		__overlay__ {
+			ws35_pins: ws35_pins {
+				brcm,pins = <17 24 25>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN BCM2835_FSEL_GPIO_OUT BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			ili9486_lcd: ili9486-lcd@0 {
+				compatible = "waveshare,rpi-lcd-35a","ilitek,ili9486";
+				reg = <0>;
+
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ws35_pins>;
+
+				reset-gpios = <&gpio 25 0>;
+				dc-gpios = <&gpio 24 0>;
+				rotation = <0>;
+
+				status = "disabled";
+			};
+
+			xpt2046_ts: xpt2046-ts@1 {
+				compatible = "ti,ads7846";
+				reg = <1>;
+
+				spi-max-frequency = <2000000>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				pendown-gpio = <&gpio 17 0>;
+				ti,x-plate-ohms = /bits/ 16 <60>;
+				ti,pressure-max = /bits/ 16 <255>;
+
+				status = "disabled";
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
new file mode 100644
index 0000000..c605522
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-bt.dtsi
@@ -0,0 +1,21 @@
+// Common include to disable built-in bluetooth
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+/* Disable Bluetooth and restore UART0/ttyAMA0 over GPIOs 14 & 15. */
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_gpio14>;
+	status = "okay";
+};
+
+&bt {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
new file mode 100644
index 0000000..fddb601
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-no-wlan.dtsi
@@ -0,0 +1,15 @@
+// Common include to disable built-in wireless adapter
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+/* Disable Wi-Fi device tree nodes */
+
+&sdhci {
+	status = "disabled";
+};
+
+&brcmf {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
new file mode 100644
index 0000000..26fc06b
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-nrf24-spi.dtso
@@ -0,0 +1,79 @@
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&{/aliases} {
+	spi0 = "/soc/spi@7e204000";
+	spi1 = "/soc/spi@7e215080";
+};
+
+&gpio {
+	nrf24_int0: nrf24_int0 {
+		brcm,pins = <24>;
+		brcm,function = <BCM2835_FSEL_GPIO_IN>;
+	};
+
+	nrf24_ce0: nrf24_ce0 {
+		brcm,pins = <25>;
+		brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+	};
+
+	nrf24_int1: nrf24_int1 {
+		brcm,pins = <17>;
+		brcm,function = <BCM2835_FSEL_GPIO_IN>;
+	};
+
+	nrf24_ce1: nrf24_ce1 {
+		brcm,pins = <27>;
+		brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+	};
+};
+
+&{/soc/spi@7e204000} {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nrf24@0 {
+		compatible = "nordic,nrf24";
+		reg = <0>;			/* CS0 */
+
+		spi-max-frequency = <5000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&nrf24_int0 &nrf24_ce0>;
+
+		interrupt-parent = <&gpio>;
+		interrupts = <24 2>;		/* irq, falling edge */
+		irq-gpios = <&gpio 24 0>;
+		ce-gpios = <&gpio 25 0>;
+
+		status = "disabled";
+	};
+};
+
+&{/soc/spi@7e215080} {
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nrf24@0 {
+		compatible = "nordic,nrf24";
+		reg = <0>;			/* CS0 */
+
+		spi-max-frequency = <5000000>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&nrf24_int1 &nrf24_ce1>;
+
+		interrupt-parent = <&gpio>;
+		interrupts = <17 2>;		/* irq, falling edge */
+		irq-gpios = <&gpio 17 0>;
+		ce-gpios = <&gpio 27 0>;
+
+		status = "disabled";
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-spidev.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
new file mode 100644
index 0000000..221052a
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-spidev.dtso
@@ -0,0 +1,59 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+};
+
+&spi {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	spidev@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <0>;              /* CE0 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+
+	spidev@1 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <1>;              /* CE1 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+};
+
+&spi1 {
+	/* needed to avoid dtc warning */
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	spidev@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <0>;		/* CE0 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+
+	spidev@1 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		compatible = "spidev";
+		reg = <1>;		/* CE1 */
+		spi-max-frequency = <2000000>;
+		status = "disabled";
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
new file mode 100644
index 0000000..02737c1
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-suptronics-x300.dtso
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target = <&i2c1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-frequency = <100000>;
+			status = "okay";
+
+			x300_rtc: ds3231@68 {
+				compatible = "maxim,ds3231";
+				reg = <0x68>;
+				status = "okay";
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso
new file mode 100644
index 0000000..bf96b3c
--- /dev/null
+++ b/arch/arm64/boot/dts/broadcom/overlays/bcm2835-waveshare35-drm.dtso
@@ -0,0 +1,73 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/pinctrl/bcm2835.h>
+
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "brcm,bcm2711","brcm,bcm2837","brcm,bcm2835";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@7e204000";
+		};
+	};
+
+	fragment@1 {
+		target = <&gpio>;
+		__overlay__ {
+			ws35_irq_pin: w35_irq_pin {
+				brcm,pins = <17>;
+				brcm,function = <BCM2835_FSEL_GPIO_IN>;
+			};
+			ws35_rst_pin: ws35_rst_pin {
+				brcm,pins = <25>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+			ws35_dc_pin: waveshare35a_dc {
+				brcm,pins = <24>;
+				brcm,function = <BCM2835_FSEL_GPIO_OUT>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target-path = "/soc/spi@7e204000";
+		__overlay__ {
+			/* needed to avoid dtc warning */
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "okay";
+
+			ws35_lcd: ws35-lcd@0 {
+				compatible = "waveshare,rpi-lcd-35","ilitek,ili9486";
+				reg = <0>;
+
+				spi-max-frequency = <20000000>;
+
+				pinctrl-names = "default";
+				pinctrl-0 = <&ws35_irq_pin &ws35_rst_pin &ws35_dc_pin>;
+
+				reset-gpios = <&gpio 25 0>;
+				dc-gpios = <&gpio 24 0>;
+				rotation = <0>;
+			};
+
+			ws35_ts: ws35-ts@1 {
+				compatible = "ti,ads7846";
+				reg = <1>;
+
+				spi-max-frequency = <2000000>;
+
+				interrupt-parent = <&gpio>;
+				interrupts = <17 IRQ_TYPE_EDGE_FALLING>;
+
+				pendown-gpios = <&gpio 17 0>;
+
+				ti,x-plate-ohms = /bits/ 16 <60>;
+				ti,pressure-max = /bits/ 16 <255>;
+			};
+		};
+	};
+};
-- 
2.43.0

