// Seed: 2220127121
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3
);
  assign id_3 = id_0;
  logic [1 : 1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_5 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  inout logic [7:0] id_6;
  inout wire _id_5;
  output wire id_4;
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge -1) begin : LABEL_0
    id_3 <= id_6[id_5 : id_5];
    deassign id_6;
  end
endmodule
