Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Wed Jun 29 17:42:16 2016
| Host             : node003-desktop.andrew.cmu.edu running 64-bit Ubuntu 15.04
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.864  |
| Dynamic (W)              | 1.620  |
| Device Static (W)        | 0.245  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 81.7   |
| Junction Temperature (C) | 28.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |        5 |       --- |             --- |
| Slice Logic              |     0.013 |    19373 |       --- |             --- |
|   LUT as Logic           |     0.008 |     4991 |    218600 |            2.28 |
|   LUT as Distributed RAM |     0.002 |      538 |     70400 |            0.76 |
|   Register               |     0.001 |     9108 |    437200 |            2.08 |
|   CARRY4                 |    <0.001 |      464 |     54650 |            0.85 |
|   LUT as Shift Register  |    <0.001 |      811 |     70400 |            1.15 |
|   F7/F8 Muxes            |    <0.001 |      250 |    218600 |            0.11 |
|   Others                 |     0.000 |     1200 |       --- |             --- |
| Signals                  |     0.014 |    12862 |       --- |             --- |
| Block RAM                |     0.004 |     10.5 |       545 |            1.93 |
| PS7                      |     1.570 |        1 |       --- |             --- |
| Static Power             |     0.245 |          |           |                 |
| Total                    |     1.864 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.108 |       0.050 |      0.058 |
| Vccaux    |       1.800 |     0.054 |       0.000 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.738 |       0.720 |      0.018 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                      | Constraint (ns) |
+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0                                                          | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                    |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                  |            60.0 |
+---------------------------------------------------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                        |     1.620 |
|   dbg_hub                                                               |     0.002 |
|     inst                                                                |     0.002 |
|       CORE_XSDB.UUT_MASTER                                              |     0.002 |
|         U_ICON_INTERFACE                                                |     0.001 |
|           U_CMD1                                                        |    <0.001 |
|           U_CMD2                                                        |    <0.001 |
|           U_CMD3                                                        |    <0.001 |
|           U_CMD4                                                        |    <0.001 |
|           U_CMD5                                                        |    <0.001 |
|           U_CMD6_RD                                                     |    <0.001 |
|             U_RD_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gr1.rfwft                                       |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD6_WR                                                     |    <0.001 |
|             U_WR_FIFO                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                     |    <0.001 |
|                 inst_fifo_gen                                           |    <0.001 |
|                   gconvfifo.rf                                          |    <0.001 |
|                     grf.rf                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                          |    <0.001 |
|                         gras.rsts                                       |    <0.001 |
|                         rpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                          |    <0.001 |
|                         gwas.wsts                                       |    <0.001 |
|                         wpntr                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                             |    <0.001 |
|                         gdm.dm                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                              |    <0.001 |
|                           RAM_reg_0_15_12_15                            |    <0.001 |
|                           RAM_reg_0_15_6_11                             |    <0.001 |
|                       rstblk                                            |    <0.001 |
|           U_CMD7_CTL                                                    |    <0.001 |
|           U_CMD7_STAT                                                   |    <0.001 |
|           U_STATIC_STATUS                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                 |    <0.001 |
|           U_TIMER                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                   |    <0.001 |
|       CORE_XSDB.U_ICON                                                  |    <0.001 |
|         U_CMD                                                           |    <0.001 |
|         U_STAT                                                          |    <0.001 |
|         U_SYNC                                                          |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                            |    <0.001 |
|   design_1_i                                                            |     1.603 |
|     axi_mem_intercon                                                    |     0.002 |
|       s00_couplers                                                      |     0.002 |
|         auto_pc                                                         |    <0.001 |
|           inst                                                          |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     fifo_gen_inst                                       |    <0.001 |
|                       inst_fifo_gen                                     |    <0.001 |
|                         gconvfifo.rf                                    |    <0.001 |
|                           grf.rf                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                    |    <0.001 |
|                               gr1.rfwft                                 |    <0.001 |
|                               grss.rsts                                 |    <0.001 |
|                               rpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                    |    <0.001 |
|                               gwss.wsts                                 |    <0.001 |
|                               wpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                       |    <0.001 |
|                               gdm.dm                                    |    <0.001 |
|                                 RAM_reg_0_31_0_0                        |    <0.001 |
|                             rstblk                                      |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                    |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     fifo_gen_inst                                       |    <0.001 |
|                       inst_fifo_gen                                     |    <0.001 |
|                         gconvfifo.rf                                    |    <0.001 |
|                           grf.rf                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                    |    <0.001 |
|                               gr1.rfwft                                 |    <0.001 |
|                               grss.rsts                                 |    <0.001 |
|                               rpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                    |    <0.001 |
|                               gwss.wsts                                 |    <0.001 |
|                               wpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                       |    <0.001 |
|                               gdm.dm                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                        |    <0.001 |
|                             rstblk                                      |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                   inst                                                  |    <0.001 |
|                     fifo_gen_inst                                       |    <0.001 |
|                       inst_fifo_gen                                     |    <0.001 |
|                         gconvfifo.rf                                    |    <0.001 |
|                           grf.rf                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                    |    <0.001 |
|                               gr1.rfwft                                 |    <0.001 |
|                               grss.rsts                                 |    <0.001 |
|                               rpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                    |    <0.001 |
|                               gwss.wsts                                 |    <0.001 |
|                               wpntr                                     |    <0.001 |
|                             gntv_or_sync_fifo.mem                       |    <0.001 |
|                               gdm.dm                                    |    <0.001 |
|                                 RAM_reg_0_31_0_4                        |    <0.001 |
|                             rstblk                                      |    <0.001 |
|               USE_WRITE.write_data_inst                                 |    <0.001 |
|         auto_us                                                         |     0.001 |
|           inst                                                          |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst               |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst    |    <0.001 |
|                 r_pipe                                                  |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst            |    <0.001 |
|               USE_READ.read_addr_inst                                   |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                 |    <0.001 |
|                 gen_id_queue.id_queue                                   |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst          |    <0.001 |
|               USE_WRITE.write_addr_inst                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                 |    <0.001 |
|                 gen_id_queue.id_queue                                   |    <0.001 |
|               si_register_slice_inst                                    |    <0.001 |
|                 ar_pipe                                                 |    <0.001 |
|                 aw_pipe                                                 |    <0.001 |
|     axi_mem_intercon_1                                                  |     0.000 |
|       s00_couplers                                                      |     0.000 |
|         auto_pc                                                         |     0.000 |
|     myip_0                                                              |     0.028 |
|       inst                                                              |     0.028 |
|         fft_wrapper_inst                                                |     0.025 |
|           dft_top_inst                                                  |     0.024 |
|             stage0                                                      |     0.001 |
|               instPerm82284                                             |     0.001 |
|                 nextReg_82301                                           |    <0.001 |
|                 nextReg_82305                                           |    <0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 shiftFIFO_82289                                         |    <0.001 |
|                 shiftFIFO_82290                                         |    <0.001 |
|                 shiftFIFO_82302                                         |    <0.001 |
|                 shiftFIFO_82306                                         |    <0.001 |
|                 shiftFIFO_82317                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage1                                                      |    <0.001 |
|               add79732                                                  |    <0.001 |
|               add79747                                                  |    <0.001 |
|               shiftFIFO_82324                                           |    <0.001 |
|               sub79762                                                  |    <0.001 |
|               sub79777                                                  |    <0.001 |
|             stage10                                                     |    <0.001 |
|               add80562                                                  |    <0.001 |
|               add80577                                                  |    <0.001 |
|               shiftFIFO_82435                                           |    <0.001 |
|               sub80592                                                  |    <0.001 |
|               sub80607                                                  |    <0.001 |
|             stage11                                                     |     0.002 |
|               instPerm82436                                             |     0.002 |
|                 nextReg_82453                                           |    <0.001 |
|                 nextReg_82457                                           |    <0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_31_0_5                                      |    <0.001 |
|                   mem_reg_0_31_12_15                                    |    <0.001 |
|                   mem_reg_0_31_6_11                                     |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_31_0_5                                      |    <0.001 |
|                   mem_reg_0_31_12_15                                    |    <0.001 |
|                   mem_reg_0_31_6_11                                     |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_31_0_5                                      |    <0.001 |
|                   mem_reg_0_31_12_15                                    |    <0.001 |
|                   mem_reg_0_31_6_11                                     |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_31_0_5                                      |    <0.001 |
|                   mem_reg_0_31_12_15                                    |    <0.001 |
|                   mem_reg_0_31_6_11                                     |    <0.001 |
|                 shiftFIFO_82441                                         |    <0.001 |
|                 shiftFIFO_82442                                         |    <0.001 |
|                 shiftFIFO_82454                                         |    <0.001 |
|                 shiftFIFO_82458                                         |    <0.001 |
|                 shiftFIFO_82469                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage12                                                     |     0.003 |
|               codeBlockIsnt82474                                        |     0.003 |
|                 add80792                                                |    <0.001 |
|                 instD6inst0_80831                                       |    <0.001 |
|                 instD8inst0_80867                                       |    <0.001 |
|                 m80734                                                  |    <0.001 |
|                 m80756                                                  |    <0.001 |
|                 m80774                                                  |    <0.001 |
|                 m80785                                                  |    <0.001 |
|                 shiftFIFO_82477                                         |    <0.001 |
|                 sub80763                                                |    <0.001 |
|             stage13                                                     |    <0.001 |
|               add80884                                                  |    <0.001 |
|               add80899                                                  |    <0.001 |
|               shiftFIFO_82480                                           |    <0.001 |
|               sub80914                                                  |    <0.001 |
|               sub80929                                                  |    <0.001 |
|             stage14                                                     |     0.002 |
|               instPerm82481                                             |     0.002 |
|                 nextReg_82498                                           |    <0.001 |
|                 nextReg_82502                                           |    <0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 shiftFIFO_82486                                         |    <0.001 |
|                 shiftFIFO_82487                                         |    <0.001 |
|                 shiftFIFO_82499                                         |    <0.001 |
|                 shiftFIFO_82503                                         |    <0.001 |
|                 shiftFIFO_82514                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage15                                                     |     0.003 |
|               codeBlockIsnt82519                                        |     0.003 |
|                 add81113                                                |    <0.001 |
|                 instD2inst0_81184                                       |    <0.001 |
|                 instD4inst0_81252                                       |    <0.001 |
|                 m81055                                                  |    <0.001 |
|                 m81077                                                  |    <0.001 |
|                 m81095                                                  |    <0.001 |
|                 m81106                                                  |    <0.001 |
|                 shiftFIFO_82522                                         |    <0.001 |
|                 sub81084                                                |    <0.001 |
|             stage16                                                     |    <0.001 |
|               add81269                                                  |    <0.001 |
|               add81284                                                  |    <0.001 |
|               shiftFIFO_82525                                           |    <0.001 |
|               sub81299                                                  |    <0.001 |
|               sub81314                                                  |    <0.001 |
|             stage17                                                     |     0.002 |
|               instPerm82526                                             |     0.002 |
|                 nextReg_82543                                           |    <0.001 |
|                 nextReg_82547                                           |    <0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_63_0_2                                      |    <0.001 |
|                   mem_reg_0_63_12_14                                    |    <0.001 |
|                   mem_reg_0_63_15_15                                    |    <0.001 |
|                   mem_reg_0_63_3_5                                      |    <0.001 |
|                   mem_reg_0_63_6_8                                      |    <0.001 |
|                   mem_reg_0_63_9_11                                     |    <0.001 |
|                 shiftFIFO_82531                                         |    <0.001 |
|                 shiftFIFO_82532                                         |    <0.001 |
|                 shiftFIFO_82544                                         |    <0.001 |
|                 shiftFIFO_82548                                         |    <0.001 |
|                 shiftFIFO_82559                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage2                                                      |     0.001 |
|               instPerm82325                                             |     0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                       |    <0.001 |
|                   mem_reg_0_3_12_15                                     |    <0.001 |
|                   mem_reg_0_3_6_11                                      |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                       |    <0.001 |
|                   mem_reg_0_3_12_15                                     |    <0.001 |
|                   mem_reg_0_3_6_11                                      |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                       |    <0.001 |
|                   mem_reg_0_3_12_15                                     |    <0.001 |
|                   mem_reg_0_3_6_11                                      |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                       |    <0.001 |
|                   mem_reg_0_3_12_15                                     |    <0.001 |
|                   mem_reg_0_3_6_11                                      |    <0.001 |
|                 shiftFIFO_82330                                         |    <0.001 |
|                 shiftFIFO_82331                                         |    <0.001 |
|                 shiftFIFO_82340                                         |    <0.001 |
|                 shiftFIFO_82342                                         |    <0.001 |
|                 shiftFIFO_82343                                         |    <0.001 |
|                 shiftFIFO_82354                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage3                                                      |    <0.001 |
|               codeBlockIsnt82355                                        |    <0.001 |
|                 add79962                                                |    <0.001 |
|                 instD18inst0_79973                                      |    <0.001 |
|                 instD20inst0_79981                                      |    <0.001 |
|                 m79904                                                  |    <0.001 |
|                 m79926                                                  |    <0.001 |
|                 m79944                                                  |    <0.001 |
|                 m79955                                                  |    <0.001 |
|                 shiftFIFO_82358                                         |    <0.001 |
|                 sub79933                                                |    <0.001 |
|             stage4                                                      |    <0.001 |
|               add79998                                                  |    <0.001 |
|               add80013                                                  |    <0.001 |
|               shiftFIFO_82361                                           |    <0.001 |
|               sub80028                                                  |    <0.001 |
|               sub80043                                                  |    <0.001 |
|             stage5                                                      |     0.001 |
|               instPerm82362                                             |     0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_7_0_5                                       |    <0.001 |
|                   mem_reg_0_7_12_15                                     |    <0.001 |
|                   mem_reg_0_7_6_11                                      |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_7_0_5                                       |    <0.001 |
|                   mem_reg_0_7_12_15                                     |    <0.001 |
|                   mem_reg_0_7_6_11                                      |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_7_0_5                                       |    <0.001 |
|                   mem_reg_0_7_12_15                                     |    <0.001 |
|                   mem_reg_0_7_6_11                                      |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_7_0_5                                       |    <0.001 |
|                   mem_reg_0_7_12_15                                     |    <0.001 |
|                   mem_reg_0_7_6_11                                      |    <0.001 |
|                 shiftFIFO_82367                                         |    <0.001 |
|                 shiftFIFO_82368                                         |    <0.001 |
|                 shiftFIFO_82377                                         |    <0.001 |
|                 shiftFIFO_82379                                         |    <0.001 |
|                 shiftFIFO_82380                                         |    <0.001 |
|                 shiftFIFO_82391                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage6                                                      |     0.002 |
|               codeBlockIsnt82392                                        |     0.002 |
|                 add80228                                                |    <0.001 |
|                 instD14inst0_80243                                      |    <0.001 |
|                 instD16inst0_80255                                      |    <0.001 |
|                 m80170                                                  |    <0.001 |
|                 m80192                                                  |    <0.001 |
|                 m80210                                                  |    <0.001 |
|                 m80221                                                  |    <0.001 |
|                 shiftFIFO_82395                                         |    <0.001 |
|                 sub80199                                                |    <0.001 |
|             stage7                                                      |    <0.001 |
|               add80272                                                  |    <0.001 |
|               add80287                                                  |    <0.001 |
|               shiftFIFO_82398                                           |    <0.001 |
|               sub80302                                                  |    <0.001 |
|               sub80317                                                  |    <0.001 |
|             stage8                                                      |     0.001 |
|               instPerm82399                                             |     0.001 |
|                 s1mem0                                                  |    <0.001 |
|                   mem_reg_0_15_0_5                                      |    <0.001 |
|                   mem_reg_0_15_12_15                                    |    <0.001 |
|                   mem_reg_0_15_6_11                                     |    <0.001 |
|                 s1mem1                                                  |    <0.001 |
|                   mem_reg_0_15_0_5                                      |    <0.001 |
|                   mem_reg_0_15_12_15                                    |    <0.001 |
|                   mem_reg_0_15_6_11                                     |    <0.001 |
|                 s2mem0                                                  |    <0.001 |
|                   mem_reg_0_15_0_5                                      |    <0.001 |
|                   mem_reg_0_15_12_15                                    |    <0.001 |
|                   mem_reg_0_15_6_11                                     |    <0.001 |
|                 s2mem1                                                  |    <0.001 |
|                   mem_reg_0_15_0_5                                      |    <0.001 |
|                   mem_reg_0_15_12_15                                    |    <0.001 |
|                   mem_reg_0_15_6_11                                     |    <0.001 |
|                 shiftFIFO_82404                                         |    <0.001 |
|                 shiftFIFO_82405                                         |    <0.001 |
|                 shiftFIFO_82414                                         |    <0.001 |
|                 shiftFIFO_82416                                         |    <0.001 |
|                 shiftFIFO_82417                                         |    <0.001 |
|                 shiftFIFO_82428                                         |    <0.001 |
|                 sw                                                      |    <0.001 |
|                 writeIntReg                                             |    <0.001 |
|             stage9                                                      |     0.002 |
|               codeBlockIsnt82429                                        |     0.002 |
|                 add80502                                                |    <0.001 |
|                 instD10inst0_80525                                      |    <0.001 |
|                 instD12inst0_80545                                      |    <0.001 |
|                 m80444                                                  |    <0.001 |
|                 m80466                                                  |    <0.001 |
|                 m80484                                                  |    <0.001 |
|                 m80495                                                  |    <0.001 |
|                 shiftFIFO_82432                                         |    <0.001 |
|                 sub80473                                                |    <0.001 |
|           in_fifo                                                       |    <0.001 |
|           out_fifo                                                      |    <0.001 |
|         myip_v1_0_M00_AXI_LITE_inst                                     |    <0.001 |
|         myip_v1_0_M01_AXI_inst                                          |    <0.001 |
|           desc_fifo                                                     |    <0.001 |
|             stack_reg_0_7_0_5                                           |    <0.001 |
|             stack_reg_0_7_12_17                                         |    <0.001 |
|             stack_reg_0_7_18_23                                         |    <0.001 |
|             stack_reg_0_7_24_29                                         |    <0.001 |
|             stack_reg_0_7_30_33                                         |    <0.001 |
|             stack_reg_0_7_6_11                                          |    <0.001 |
|         myip_v1_0_S00_AXI_LITE_inst                                     |     0.002 |
|     processing_system7_0                                                |     1.571 |
|       inst                                                              |     1.571 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                 |    <0.001 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                 |     0.000 |
|     processing_system7_0_axi_periph                                     |     0.002 |
|       s00_couplers                                                      |     0.002 |
|         auto_pc                                                         |     0.002 |
|           inst                                                          |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                        |     0.002 |
|               RD.ar_channel_0                                           |    <0.001 |
|                 ar_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               RD.r_channel_0                                            |    <0.001 |
|                 rd_data_fifo_0                                          |    <0.001 |
|                 transaction_fifo_0                                      |    <0.001 |
|               SI_REG                                                    |    <0.001 |
|                 ar_pipe                                                 |    <0.001 |
|                 aw_pipe                                                 |    <0.001 |
|                 b_pipe                                                  |    <0.001 |
|                 r_pipe                                                  |    <0.001 |
|               WR.aw_channel_0                                           |    <0.001 |
|                 aw_cmd_fsm_0                                            |    <0.001 |
|                 cmd_translator_0                                        |    <0.001 |
|                   incr_cmd_0                                            |    <0.001 |
|                   wrap_cmd_0                                            |    <0.001 |
|               WR.b_channel_0                                            |    <0.001 |
|                 bid_fifo_0                                              |    <0.001 |
|                 bresp_fifo_0                                            |    <0.001 |
|     rst_processing_system7_0_50M                                        |    <0.001 |
|       U0                                                                |    <0.001 |
|         EXT_LPF                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                     |    <0.001 |
|         SEQ                                                             |    <0.001 |
|           SEQ_COUNTER                                                   |    <0.001 |
|     xlconstant_0                                                        |     0.000 |
|     xlconstant_1                                                        |     0.000 |
|   u_ila_0                                                               |     0.015 |
|     inst                                                                |     0.015 |
|       ila_core_inst                                                     |     0.015 |
|         ila_trace_memory_inst                                           |     0.004 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.004 |
|             inst_blk_mem_gen                                            |     0.004 |
|               gnativebmg.native_blk_mem_gen                             |     0.004 |
|                 valid.cstr                                              |     0.004 |
|                   ramloop[0].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[1].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[2].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[3].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[4].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[5].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[6].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[7].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[8].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|                   ramloop[9].ram.r                                      |    <0.001 |
|                     prim_noinit.ram                                     |    <0.001 |
|         u_ila_cap_ctrl                                                  |    <0.001 |
|           U_CDONE                                                       |    <0.001 |
|           U_NS0                                                         |    <0.001 |
|           U_NS1                                                         |    <0.001 |
|           u_cap_addrgen                                                 |    <0.001 |
|             U_CMPRESET                                                  |    <0.001 |
|             u_cap_sample_counter                                        |    <0.001 |
|               U_SCE                                                     |    <0.001 |
|               U_SCMPCE                                                  |    <0.001 |
|               U_SCRST                                                   |    <0.001 |
|               u_scnt_cmp                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|             u_cap_window_counter                                        |    <0.001 |
|               U_WCE                                                     |    <0.001 |
|               U_WHCMPCE                                                 |    <0.001 |
|               U_WLCMPCE                                                 |    <0.001 |
|               u_wcnt_hcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|               u_wcnt_lcmp                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                   DUT                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                       u_srlA                                            |    <0.001 |
|                       u_srlB                                            |    <0.001 |
|                       u_srlC                                            |    <0.001 |
|                       u_srlD                                            |    <0.001 |
|         u_ila_regs                                                      |     0.006 |
|           MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                         |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|           U_XSDB_SLAVE                                                  |     0.001 |
|           reg_15                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_16                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_17                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_18                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_19                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_1a                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_6                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_7                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_8                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_80                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_81                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_82                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_83                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_84                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_85                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_887                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_88d                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_890                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_9                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           reg_srl_fff                                                   |    <0.001 |
|           reg_stream_ffd                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|           reg_stream_ffe                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|         u_ila_reset_ctrl                                                |    <0.001 |
|           arm_detection_inst                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|           halt_detection_inst                                           |    <0.001 |
|         u_trig                                                          |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|               DUT                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE            |    <0.001 |
|                   u_srlA                                                |    <0.001 |
|                   u_srlB                                                |    <0.001 |
|                   u_srlC                                                |    <0.001 |
|                   u_srlD                                                |    <0.001 |
|           U_TM                                                          |     0.003 |
|             N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                    |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                 DUT                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE          |    <0.001 |
|                     u_srlA                                              |    <0.001 |
|                     u_srlB                                              |    <0.001 |
|                     u_srlC                                              |    <0.001 |
|                     u_srlD                                              |    <0.001 |
|         xsdb_memory_read_inst                                           |    <0.001 |
+-------------------------------------------------------------------------+-----------+


