;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #20, <72
	JMP @12, #200
	SPL 801, 113
	SUB @121, 106
	JMZ @-20, 9
	SPL 801, 113
	SUB #72, @200
	SPL 0, @111
	SPL @810, 390
	SUB #72, @200
	SUB #72, @200
	SUB @121, 506
	SLT #-20, 9
	DJN @-81, 239
	SUB #72, @200
	SPL 0, @111
	JMZ <20, 92
	MOV -1, <-20
	JMN 0, -80
	SPL 12, <10
	SUB @127, 106
	SPL <127, 106
	SUB 12, @10
	SLT #270, <700
	CMP -702, -12
	SPL 0, <802
	MOV -7, <-20
	SPL 0, <802
	CMP @-127, 100
	JMP <18, 130
	SUB -207, <-120
	ADD 30, 9
	JMP <18, 130
	SLT #270, <0
	ADD 30, 9
	SPL <300, @-90
	MOV -1, <-20
	SPL <300, @-90
	SPL <300, @-90
	SLT 828, @13
	SPL <300, 92
	SUB #20, <72
	SPL 0, <802
	SPL 0, <802
	CMP -207, <-120
	CMP -207, <-120
