<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › include › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* mach/dma.h - arch-specific DMA defines</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_DMA_H_</span>
<span class="cp">#define _MACH_DMA_H_</span>

<span class="cp">#define CH_SPORT0_RX		0</span>
<span class="cp">#define CH_SPORT0_TX		1</span>
<span class="cp">#define CH_SPORT1_RX		2</span>
<span class="cp">#define CH_SPORT1_TX		3</span>
<span class="cp">#define CH_SPI0			4</span>
<span class="cp">#define CH_SPI1			5</span>
<span class="cp">#define CH_UART0_RX 		6</span>
<span class="cp">#define CH_UART0_TX 		7</span>
<span class="cp">#define CH_UART1_RX 		8</span>
<span class="cp">#define CH_UART1_TX 		9</span>
<span class="cp">#define CH_ATAPI_RX		10</span>
<span class="cp">#define CH_ATAPI_TX		11</span>
<span class="cp">#define CH_EPPI0		12</span>
<span class="cp">#define CH_EPPI1		13</span>
<span class="cp">#define CH_EPPI2		14</span>
<span class="cp">#define CH_PIXC_IMAGE		15</span>
<span class="cp">#define CH_PIXC_OVERLAY		16</span>
<span class="cp">#define CH_PIXC_OUTPUT		17</span>
<span class="cp">#define CH_SPORT2_RX		18</span>
<span class="cp">#define CH_SPORT2_TX		19</span>
<span class="cp">#define CH_SPORT3_RX		20</span>
<span class="cp">#define CH_SPORT3_TX		21</span>
<span class="cp">#define CH_SDH			22</span>
<span class="cp">#define CH_NFC			22</span>
<span class="cp">#define CH_SPI2			23</span>

<span class="cp">#if defined(CONFIG_UART2_DMA_RX_ON_DMA13)</span>
<span class="cp">#define CH_UART2_RX		13</span>
<span class="cp">#define IRQ_UART2_RX		BFIN_IRQ(37)	</span><span class="cm">/* UART2 RX USE EPP1 (DMA13) Interrupt */</span><span class="cp"></span>
<span class="cp">#define CH_UART2_TX		14</span>
<span class="cp">#define IRQ_UART2_TX		BFIN_IRQ(38)	</span><span class="cm">/* UART2 RX USE EPP1 (DMA14) Interrupt */</span><span class="cp"></span>
<span class="cp">#else						</span><span class="cm">/* Default USE SPORT2&#39;s DMA Channel */</span><span class="cp"></span>
<span class="cp">#define CH_UART2_RX		18</span>
<span class="cp">#define IRQ_UART2_RX		BFIN_IRQ(33)	</span><span class="cm">/* UART2 RX (DMA18) Interrupt */</span><span class="cp"></span>
<span class="cp">#define CH_UART2_TX		19</span>
<span class="cp">#define IRQ_UART2_TX		BFIN_IRQ(34)	</span><span class="cm">/* UART2 TX (DMA19) Interrupt */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_UART3_DMA_RX_ON_DMA15)</span>
<span class="cp">#define CH_UART3_RX		15</span>
<span class="cp">#define IRQ_UART3_RX		BFIN_IRQ(64)	</span><span class="cm">/* UART3 RX USE PIXC IN0 (DMA15) Interrupt */</span><span class="cp"></span>
<span class="cp">#define CH_UART3_TX		16</span>
<span class="cp">#define IRQ_UART3_TX		BFIN_IRQ(65)	</span><span class="cm">/* UART3 TX USE PIXC IN1 (DMA16) Interrupt */</span><span class="cp"></span>
<span class="cp">#else						</span><span class="cm">/* Default USE SPORT3&#39;s DMA Channel */</span><span class="cp"></span>
<span class="cp">#define CH_UART3_RX		20</span>
<span class="cp">#define IRQ_UART3_RX		BFIN_IRQ(35)	</span><span class="cm">/* UART3 RX (DMA20) Interrupt */</span><span class="cp"></span>
<span class="cp">#define CH_UART3_TX		21</span>
<span class="cp">#define IRQ_UART3_TX		BFIN_IRQ(36)	</span><span class="cm">/* UART3 TX (DMA21) Interrupt */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define CH_MEM_STREAM0_DEST	24</span>
<span class="cp">#define CH_MEM_STREAM0_SRC	25</span>
<span class="cp">#define CH_MEM_STREAM1_DEST	26</span>
<span class="cp">#define CH_MEM_STREAM1_SRC	27</span>
<span class="cp">#define CH_MEM_STREAM2_DEST	28</span>
<span class="cp">#define CH_MEM_STREAM2_SRC	29</span>
<span class="cp">#define CH_MEM_STREAM3_DEST	30</span>
<span class="cp">#define CH_MEM_STREAM3_SRC	31</span>

<span class="cp">#define MAX_DMA_CHANNELS 32</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
