/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [2:0] _07_;
  wire [7:0] _08_;
  wire [6:0] _09_;
  wire [14:0] _10_;
  wire [21:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [26:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [25:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [26:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [8:0] celloutsig_0_44z;
  wire [27:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_51z;
  wire [6:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_63z;
  wire [34:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_81z;
  wire celloutsig_0_92z;
  wire celloutsig_0_93z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~celloutsig_0_20z[2];
  assign celloutsig_0_7z = celloutsig_0_6z[17] | ~(celloutsig_0_2z[22]);
  assign celloutsig_1_6z = celloutsig_1_3z[3] | ~(celloutsig_1_3z[3]);
  assign celloutsig_1_16z = celloutsig_1_3z[2] | ~(celloutsig_1_2z[1]);
  assign celloutsig_0_16z = celloutsig_0_6z[5] | ~(in_data[95]);
  assign celloutsig_0_23z = celloutsig_0_1z | ~(celloutsig_0_11z);
  assign celloutsig_0_93z = ~(celloutsig_0_63z[2] ^ celloutsig_0_2z[23]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[48]);
  assign celloutsig_0_9z = ~(_04_ ^ _05_);
  assign celloutsig_0_11z = ~(celloutsig_0_3z[14] ^ celloutsig_0_9z);
  assign celloutsig_0_24z = ~(celloutsig_0_21z ^ _06_);
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 3'h0;
    else _23_ <= celloutsig_0_20z[4:2];
  assign { _02_, _07_[1:0] } = _23_;
  reg [7:0] _24_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _24_ <= 8'h00;
    else _24_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _08_[7:5], _01_, _08_[3:0] } = _24_;
  reg [6:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 7'h00;
    else _25_ <= celloutsig_0_3z[18:12];
  assign { _05_, _04_, _09_[4:0] } = _25_;
  reg [14:0] _26_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 15'h0000;
    else _26_ <= { celloutsig_0_6z[17:4], celloutsig_0_1z };
  assign { _10_[14:3], _06_, _10_[1:0] } = _26_;
  reg [21:0] _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 22'h000000;
    else _27_ <= { celloutsig_0_6z[30:10], celloutsig_0_9z };
  assign { _11_[21:9], _00_, _11_[7:3], _03_, _11_[1:0] } = _27_;
  assign celloutsig_0_42z = { celloutsig_0_6z[27:19], celloutsig_0_0z } >= celloutsig_0_3z[17:8];
  assign celloutsig_1_19z = { celloutsig_1_18z[3], celloutsig_1_0z } >= { celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_0_18z = { celloutsig_0_2z[16:15], celloutsig_0_7z } >= celloutsig_0_15z[4:2];
  assign celloutsig_1_11z = in_data[148:136] > { in_data[115:109], celloutsig_1_0z };
  assign celloutsig_0_10z = in_data[64:59] > { _05_, _04_, _09_[4:1] };
  assign celloutsig_0_26z = { celloutsig_0_12z[6:0], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_10z } > { celloutsig_0_19z[9:0], celloutsig_0_11z };
  assign celloutsig_0_51z = { celloutsig_0_6z[21:4], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_4z } % { 1'h1, _11_[12:9], _00_, celloutsig_0_16z, _10_[14:3], _06_, _10_[1:0] };
  assign celloutsig_1_18z = { celloutsig_1_3z[3:2], celloutsig_1_11z, celloutsig_1_8z } % { 1'h1, celloutsig_1_3z[4:2] };
  assign celloutsig_0_12z = celloutsig_0_3z[13:3] % { 1'h1, celloutsig_0_2z[24:23], celloutsig_0_1z, _05_, _04_, _09_[4:0] };
  assign celloutsig_1_2z = { celloutsig_1_0z[5:4], celloutsig_1_0z } * { celloutsig_1_0z[5], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_19z = { _11_[20:9], _00_, _11_[7:5], _08_[7:5], _01_, _08_[3:0], celloutsig_0_9z, celloutsig_0_1z } * { in_data[41:28], celloutsig_0_11z, celloutsig_0_10z, _08_[7:5], _01_, _08_[3:0], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_25z = _11_[15:10] * { celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z ? { celloutsig_0_2z[16:1], celloutsig_0_3z } : in_data[89:55];
  assign celloutsig_0_17z = celloutsig_0_15z[0] ? { in_data[57:48], _08_[7:5], _01_, _08_[3:0], _08_[7:5], _01_, _08_[3:0], celloutsig_0_0z } : { celloutsig_0_3z[16:9], celloutsig_0_7z, celloutsig_0_10z, _10_[14:3], _06_, _10_[1:0], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_37z = ~ { celloutsig_0_2z[18:13], celloutsig_0_31z, celloutsig_0_23z };
  assign celloutsig_0_63z = ~ { celloutsig_0_20z[4:2], celloutsig_0_24z };
  assign celloutsig_1_3z = ~ { in_data[148], celloutsig_1_0z };
  assign celloutsig_0_15z = ~ celloutsig_0_3z[15:11];
  assign celloutsig_0_0z = | in_data[76:74];
  assign celloutsig_0_92z = | celloutsig_0_81z[3:0];
  assign celloutsig_1_8z = | { celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_44z = { _11_[12:9], _00_, _11_[7:6], celloutsig_0_31z, celloutsig_0_7z } >>> { celloutsig_0_17z[7:0], celloutsig_0_42z };
  assign celloutsig_0_81z = celloutsig_0_3z[16:12] >>> celloutsig_0_55z[6:2];
  assign celloutsig_1_0z = in_data[128:123] >>> in_data[106:101];
  assign celloutsig_0_55z = celloutsig_0_45z[25:19] ~^ { celloutsig_0_51z[12], celloutsig_0_25z };
  assign celloutsig_0_3z = in_data[84:66] ~^ celloutsig_0_2z[24:6];
  assign celloutsig_0_45z = { _07_[1], celloutsig_0_4z, celloutsig_0_19z } ^ { celloutsig_0_37z[6:5], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_44z, _10_[14:3], _06_, _10_[1:0] };
  assign celloutsig_0_2z = in_data[85:59] ^ { in_data[76:53], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_3z[14:6] ^ { celloutsig_0_17z[11:4], celloutsig_0_9z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z[4]) | (celloutsig_0_0z & celloutsig_0_2z[12]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z[6] & 1'h1) | (celloutsig_1_11z & 1'h1));
  assign celloutsig_0_21z = ~((celloutsig_0_9z & celloutsig_0_18z) | (celloutsig_0_12z[8] & celloutsig_0_9z));
  assign _07_[2] = _02_;
  assign _08_[4] = _01_;
  assign _09_[6:5] = { _05_, _04_ };
  assign _10_[2] = _06_;
  assign { _11_[8], _11_[2] } = { _00_, _03_ };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
