v 20030223
L 650 1350 650 700 3 0 0 0 -1 -1
T 1200 900 5 10 0 0 0 0
device=DUAL_GATE_NMOS_TRANSISTOR
L 600 1000 600 800 3 0 0 0 -1 -1
L 650 1300 900 1300 3 0 0 0 -1 -1
L 650 800 900 800 3 0 0 0 -1 -1
T 1100 1300 8 10 1 1 0 0
refdes=Q?
L 600 1300 600 1100 3 0 0 0 -1 -1
L 650 1050 900 1050 3 0 0 0 -1 -1
L 900 1050 900 800 3 0 0 0 -1 -1
L 750 1050 850 1100 3 0 0 0 -1 -1
L 750 1050 850 1000 3 0 0 0 -1 -1
L 600 800 300 800 3 0 0 0 -1 -1
L 600 1100 300 1100 3 0 0 0 -1 -1
L 900 800 900 300 3 0 0 0 -1 -1
L 500 800 500 550 3 0 0 0 -1 -1
L 500 550 900 550 3 0 0 0 -1 -1
L 650 600 650 500 3 0 0 0 -1 -1
L 750 600 750 500 3 0 0 0 -1 -1
L 850 600 750 550 3 0 0 0 -1 -1
L 850 600 850 500 3 0 0 0 -1 -1
L 750 550 850 500 3 0 0 0 -1 -1
L 650 550 550 600 3 0 0 0 -1 -1
L 550 600 550 500 3 0 0 0 -1 -1
L 550 500 650 550 3 0 0 0 -1 -1
L 500 400 900 400 3 0 0 0 -1 -1
L 650 450 650 350 3 0 0 0 -1 -1
L 750 450 750 350 3 0 0 0 -1 -1
L 850 450 750 400 3 0 0 0 -1 -1
L 850 450 850 350 3 0 0 0 -1 -1
L 750 400 850 350 3 0 0 0 -1 -1
L 650 400 550 450 3 0 0 0 -1 -1
L 550 450 550 350 3 0 0 0 -1 -1
L 550 350 650 400 3 0 0 0 -1 -1
L 400 1100 400 400 3 0 0 0 -1 -1
L 500 400 400 400 3 0 0 0 -1 -1
V 500 800 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 400 1100 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 900 800 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 900 550 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 900 400 20 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
A 650 1150 350 0 180 3 0 0 0 -1 -1
A 650 550 350 180 180 3 0 0 0 -1 -1
L 1000 1150 1000 500 3 0 0 0 -1 -1
L 300 1150 300 550 3 0 0 0 -1 -1
L 850 1100 850 1000 3 0 0 0 -1 -1
P 300 1100 0 1100 1 0 1
{
T 40 1170 5 8 1 1 0 0
pinnumber=G2
T 40 1170 5 8 0 0 0 0
pinseq=3
}
P 300 800 0 800 1 0 1
{
T 90 640 5 8 1 1 0 0
pinnumber=G1
T 90 640 5 8 0 0 0 0
pinseq=2
}
P 900 300 900 0 1 0 1
{
T 750 50 5 8 1 1 0 0
pinnumber=S
T 750 50 5 8 0 0 0 0
pinseq=1
}
P 900 1400 900 1700 1 0 1
{
T 750 1570 5 8 1 1 0 0
pinnumber=D
T 750 1570 5 8 0 0 0 0
pinseq=4
}
L 900 1300 900 1400 3 0 0 0 -1 -1
