# SimpleComputerDesign_VHDL
A simple computer design that records the fetch, decode, execute, memory, writeback cycle. The code is written in VHDL and outputs a GTKwave of the FDEMW cycle.
