                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)
	------                  ----------                            -----------------
	ClockDomain0            i_clock                               5.308 (188.395 MHz)  

Setup Slack Path Summary

               Data                                                                                      Data
       Setup   Path   Source    Dest.                                                                    End 
Index  Slack   Delay   Clock    Clock             Data Start Pin                   Data End Pin          Edge
-----  ------  -----  -------  -------  ----------------------------------  ---------------------------  ----
  1    -1.308  3.925  i_clock  i_clock  reg_busySignal/clk                  o_mode(0)                    Rise
  2    -1.245  3.862  i_clock  i_clock  reg_busySignalDelayed/clk           o_mode(0)                    Rise
  3    -1.239  4.659  i_clock  i_clock  modgen_counter_column/reg_q(7)/clk  reg_mem_wrn_current(2)/sclr  Rise
  4    -1.216  4.636  i_clock  i_clock  modgen_counter_column/reg_q(6)/clk  reg_mem_wrn_current(2)/sclr  Rise
  5    -1.095  4.515  i_clock  i_clock  modgen_counter_column/reg_q(3)/clk  reg_mem_wrn_current(2)/sclr  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
