Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Dec  4 15:14:53 2025
| Host         : Karim running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file nexys4ddr_timing_synth.rpt
| Design       : nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (91)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (91)
--------------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.040        0.000                      0                41380        0.025        0.000                      0                41380        0.264        0.000                       0                 15062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk100              {0.000 5.000}        10.000          100.000         
  main_crg_clkout0  {0.000 6.667}        13.333          75.000          
  main_crg_clkout1  {0.000 3.333}        6.667           150.000         
  main_crg_clkout2  {1.667 5.000}        6.667           150.000         
  main_crg_clkout3  {0.000 2.500}        5.000           200.000         
  main_crg_clkout4  {0.000 10.000}       20.000          50.000          
  main_crg_clkout5  {0.000 12.500}       25.000          40.000          
  mmcm_fb           {0.000 5.000}        10.000          100.000         
eth_clocks_ref_clk  {0.000 10.000}       20.000          50.000          
eth_rx_clk          {0.000 10.000}       20.000          50.000          
eth_tx_clk          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                    8.781        0.000                      0                    7        0.148        0.000                      0                    7        3.000        0.000                       0                    10  
  main_crg_clkout0        1.051        0.000                      0                39275        0.025        0.000                      0                39275        5.417        0.000                       0                 14375  
  main_crg_clkout1                                                                                                                                                    4.511        0.000                       0                    75  
  main_crg_clkout2                                                                                                                                                    4.511        0.000                       0                     4  
  main_crg_clkout3        1.060        0.000                      0                   14        0.045        0.000                      0                   14        0.264        0.000                       0                    10  
  main_crg_clkout4                                                                                                                                                   17.845        0.000                       0                     2  
  main_crg_clkout5        1.044        0.000                      0                  134        0.045        0.000                      0                  134       12.000        0.000                       0                   271  
  mmcm_fb                                                                                                                                                             8.751        0.000                       0                     2  
eth_rx_clk                1.040        0.000                      0                  451        0.041        0.000                      0                  451        8.750        0.000                       0                   163  
eth_tx_clk                1.047        0.000                      0                  341        0.045        0.000                      0                  341        9.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0        10.545        0.000                      0                 1158        0.296        0.000                      0                 1158  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.518ns (60.798%)  route 0.334ns (39.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 13.243 - 10.000 ) 
    Source Clock Delay      (SCD):    3.673ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     4.191 r  FDCE/Q
                         net (fo=1, unplaced)         0.334     4.525    reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    12.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    12.804 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    13.243    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.285    13.528    
                         clock uncertainty           -0.035    13.492    
                         FDCE (Setup_fdce_C_D)       -0.187    13.305    FDCE_1
  -------------------------------------------------------------------
                         required time                         13.305    
                         arrival time                          -4.525    
  -------------------------------------------------------------------
                         slack                                  8.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.164     1.051 r  FDCE/Q
                         net (fo=1, unplaced)         0.141     1.192    reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.365     1.032    
                         FDCE (Hold_fdce_C_D)         0.012     1.044    FDCE_1
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                clk100_IBUF_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.761 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG/O
                         net (fo=14373, unplaced)     0.803     5.462    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     5.940 r  FDPE/Q
                         net (fo=1, unplaced)         0.192     6.132    impl_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     4.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     4.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.804 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     5.243    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.326 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.763     6.089    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091     6.180 r  BUFG/O
                         net (fo=14373, unplaced)     0.658     6.838    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.480     7.317    
                         clock uncertainty           -0.070     7.247    
                         FDPE (Setup_fdpe_C_D)       -0.064     7.183    FDPE_1
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 main_a7ddrphy_rst_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.245ns (33.595%)  route 0.484ns (66.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG/O
                         net (fo=14373, unplaced)     0.211     1.513    sys_clk
                         FDRE                                         r  main_a7ddrphy_rst_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.660 r  main_a7ddrphy_rst_storage_reg/Q
                         net (fo=7, unplaced)         0.146     1.806    main_a7ddrphy_rst_storage
                         LUT2 (Prop_lut2_I1_O)        0.098     1.904 r  OSERDESE2_i_1/O
                         net (fo=61, unplaced)        0.338     2.242    RST0
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.450 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG/O
                         net (fo=14373, unplaced)     0.356     2.191    sys_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.533     1.658    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.217    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389               mac_sram_writer_slot0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027              MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417                VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417                VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/RegFilePlugin_regFile_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 1.667 5.000 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511                BUFG_2/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693              MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout3
  To Clock:  main_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.761 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     5.244    idelay_clk
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     5.722 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.192     5.914    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     4.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     4.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.804 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     5.243    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     5.326 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.763     6.089    main_crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.091     6.180 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     6.619    idelay_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.480     7.099    
                         clock uncertainty           -0.061     7.037    
                         FDPE (Setup_fdpe_C_D)       -0.064     6.973    FDPE_7
  -------------------------------------------------------------------
                         required time                          6.973    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout3 rise@0.000ns - main_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.937 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     1.415    idelay_clk
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.562 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.081     1.643    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.450 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     2.094    idelay_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.533     1.560    
                         FDPE (Hold_fdpe_C_D)         0.038     1.598    FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout4
  To Clock:  main_crg_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845               BUFG_4/I
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360              MMCME2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout5
  To Clock:  main_crg_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.088     3.761 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout5
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG_5/O
                         net (fo=269, unplaced)       0.803     5.462    main_crg_clkout_buf5
                         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     5.940 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.192     6.132    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     4.174    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     4.265 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439     4.704    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100     4.804 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439     5.243    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.083     5.326 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, unplaced)         0.763     6.089    main_crg_clkout5
                         BUFG (Prop_bufg_I_O)         0.091     6.180 r  BUFG_5/O
                         net (fo=269, unplaced)       0.658     6.838    main_crg_clkout_buf5
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.480     7.317    
                         clock uncertainty           -0.077     7.241    
                         FDPE (Setup_fdpe_C_D)       -0.064     7.177    FDPE_11
  -------------------------------------------------------------------
                         required time                          7.177    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  1.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout5  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             main_crg_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout5 rise@0.000ns - main_crg_clkout5 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.050     0.937 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout5
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG_5/O
                         net (fo=269, unplaced)       0.211     1.513    main_crg_clkout_buf5
                         FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.660 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.081     1.741    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout5 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                      0.053     1.450 r  MMCME2_ADV/CLKOUT5
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout5
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG_5/O
                         net (fo=269, unplaced)       0.356     2.191    main_crg_clkout_buf5
                         FDPE                                         r  FDPE_11/C
                         clock pessimism             -0.533     1.658    
                         FDPE (Hold_fdpe_C_D)         0.038     1.696    FDPE_11
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout5
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { MMCME2_ADV/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845               BUFG_5/I
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       25.000      188.360              MMCME2_ADV/CLKOUT5
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000               FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         12.500      12.000               FDPE_10/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 FDPE_14/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_15/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.710ns  (logic 0.518ns (72.958%)  route 0.192ns (27.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, unplaced)       0.584     0.584    eth_rx_clk
                         FDPE                                         r  FDPE_14/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.518     1.102 r  FDPE_14/Q
                         net (fo=1, unplaced)         0.192     1.294    impl_xilinxasyncresetsynchronizerimpl7_rst_meta
                         FDPE                                         r  FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         LUT1                         0.000     2.000 r  eth_rx_clk_inst/O
                         net (fo=163, unplaced)       0.439     2.439    eth_rx_clk
                         FDPE                                         r  FDPE_15/C
                         clock pessimism              0.000     2.439    
                         clock uncertainty           -0.074     2.365    
                         FDPE (Setup_fdpe_C_D)       -0.031     2.334    FDPE_15
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  1.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 FDPE_14/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_15/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.957%)  route 0.081ns (33.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, unplaced)       0.114     0.114    eth_rx_clk
                         FDPE                                         r  FDPE_14/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.164     0.278 r  FDPE_14/Q
                         net (fo=1, unplaced)         0.081     0.359    impl_xilinxasyncresetsynchronizerimpl7_rst_meta
                         FDPE                                         r  FDPE_15/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_rx_clk_inst/O
                         net (fo=163, unplaced)       0.259     0.259    eth_rx_clk
                         FDPE                                         r  FDPE_15/C
                         clock pessimism              0.000     0.259    
                         FDPE (Hold_fdpe_C_D)         0.059     0.318    FDPE_15
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rx_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424               storage_12_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750                storage_11_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.670ns  (logic 0.478ns (71.343%)  route 0.192ns (28.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, unplaced)       0.803     0.803    eth_tx_clk
                         FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478     1.281 r  FDPE_12/Q
                         net (fo=1, unplaced)         0.192     1.473    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
                         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=151, unplaced)       0.658     2.658    eth_tx_clk
                         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.658    
                         clock uncertainty           -0.074     2.584    
                         FDPE (Setup_fdpe_C_D)       -0.064     2.520    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.520    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  1.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, unplaced)       0.211     0.211    eth_tx_clk
                         FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.358 r  FDPE_12/Q
                         net (fo=1, unplaced)         0.081     0.439    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
                         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=151, unplaced)       0.356     0.356    eth_tx_clk
                         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     0.356    
                         FDPE (Hold_fdpe_C_D)         0.038     0.394    FDPE_13
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424               storage_10_reg/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500                FDPE_12/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500                FDPE_12/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack       10.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.545ns  (required time - arrival time)
  Source:                 main_soclinux_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_0_reg/PRE
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (main_crg_clkout0 rise@13.333ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.773ns (35.475%)  route 1.406ns (64.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 18.171 - 13.333 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.584     2.965    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.124     3.089 r  clk100_inst/O
                         net (fo=9, unplaced)         0.584     3.673    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.761 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.803     4.564    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     4.660 r  BUFG/O
                         net (fo=14373, unplaced)     0.803     5.462    sys_clk
                         FDRE                                         r  main_soclinux_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     5.940 f  main_soclinux_reset_storage_reg[0]/Q
                         net (fo=4, unplaced)         0.787     6.727    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_1_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.295     7.022 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_0_i_1/O
                         net (fo=2, unplaced)         0.619     7.641    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/debugCd_external_reset0
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    15.507    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    15.598 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.439    16.037    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    16.137 r  clk100_inst/O
                         net (fo=9, unplaced)         0.439    16.576    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    16.659 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.763    17.422    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    17.513 r  BUFG/O
                         net (fo=14373, unplaced)     0.658    18.171    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_1_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.480    18.651    
                         clock uncertainty           -0.070    18.581    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    18.187    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         18.187    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 10.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_debugReset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/buffers_0_reg/PRE
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.626%)  route 0.149ns (50.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.114     0.728    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.045     0.773 r  clk100_inst/O
                         net (fo=9, unplaced)         0.114     0.887    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.338     1.275    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.301 r  BUFG/O
                         net (fo=14373, unplaced)     0.211     1.513    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/out
                         FDRE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_debugReset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.660 f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_debugReset_reg/Q
                         net (fo=2, unplaced)         0.149     1.809    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/cores_0_cpu_debugReset
                         FDPE                                         f  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, unplaced)         0.259     1.082    clk100_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.056     1.138 r  clk100_inst/O
                         net (fo=9, unplaced)         0.259     1.397    main_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.450 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.806    main_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.835 r  BUFG/O
                         net (fo=14373, unplaced)     0.356     2.191    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/buffers_1_reg_0
                         FDPE                                         r  VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/buffers_0_reg/C
                         clock pessimism             -0.533     1.658    
                         FDPE (Remov_fdpe_C_PRE)     -0.145     1.513    VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.296    





