Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 880dda097dc94a14ab30f9d366090e5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_partA_tb_behav xil_defaultlib.lab2_2_1_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 35 differs from formal bit length 4 for port y [D:/Vivado/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Vivado/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.CircuitA
Compiling module xil_defaultlib.mux_4bit_2_to_1
Compiling module xil_defaultlib.lab2_2_1_partA
Compiling module xil_defaultlib.lab2_2_1_partA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_1_partA_tb_behav
