================================================================================ 
Commit: 799f18016f2e8dee673d7ade4ccf9cc2962f1f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:36:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update files for RKL

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 858f8eb9c05315c47b0d6b772b19a00aaf53558d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:50 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] RstAvailable is missed for W580

Rst is available for W580

Hsd-es-id: 1508249757
[
Original commit date: Wed Aug 12 12:13:22 2020 -0700
Change-Id: Idda726f8e4e107037f78688a1654a2e10af444a9
Original commit hash: 2ee2998f6ab6715fe3dd2d3d42cb7c652248323c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: a0943fd206ccb86fded5e366351558be3c965541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:47 2020 -0700 
-------------------------------------------------------------------------------- 
SystemAgent: PEG RP is not set in SaAcpi

1. PegData is not saved in gCpuPcieHobGuid, but is saved in gSaPegHobGuid for some case.
In that case, PEG RP is not set in ACPI, so the device can't correctly power on is OS, the property is not correct.
So add the check of gSaPegHobGuid to get the PegData from gSaPegHobGuid
2. Modify the type incorrectly

Hsd-es-id: 18012516727
[
Original commit date: Thu Aug 13 12:54:17 2020 +0800
Change-Id: I25370b0d475e36ca487b2b653cbd250eee372f91
Original commit hash: 74ab7d19be32ec063efec8cd360c7712bc3fa4d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: fbf355e17eccf0fe9f2d0aeac07c32ea449a97db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Incorrect SataPortPresence value bugfix

Bugfixed incorrect SataPortPresence value when no SATA devices were attached.

Hsd-es-id: 16011429963
[
Original commit date: Tue Jul 28 11:10:35 2020 +0200
Change-Id: Id45d6ef34928b6900027073bbdaf68e51f29aadf
Original commit hash: 16cc83345ce1824bfed43154c388bf2b7472aa71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 69e6105bbb52e7fb6468f5b0202e8e3459c10e13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Aug 12 11:29:55 2020 -0700
Change-Id: Ie0d69645093b83b2d947ee28d23a297f494b9b1b
Original commit hash: 1327fd1d01fd1ceb4c6030ec39b17dce048611dc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba6227bbadbf017ba9e84dded6606b96624fd87b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:27 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss: Updating PIR registers for Versions 2 and 4

 - Updating mPirxRegister table to match HAS

Hsd-es-id: 22011128299
Original commit date: Mon Jul 27 15:28:22 2020 -0700
Change-Id: I9bdf925a8aba0a215ebfc812fd4c9d0a5d871590
Original commit hash: 16208fe50467e723ce4612cc0de1dced050d7a49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer4.c

================================================================================ 
Commit: 85541590f7fd2f27a37d44039d60805a10465e13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:23 2020 -0700 
-------------------------------------------------------------------------------- 
HSTI/PSCS: Add new tests from TGL and add cross-compatibility support for RKLS/CMLS
Also, add changes for PCR 7 initialization active PCR fix

Hsd-es-id: 14011647963
RCR for removing P2SB tests for CMLS 22010771142
Original commit date: Wed Jun 17 15:20:14 2020 -0700
Change-Id: I2f4188e33107ef993a9ae312439bb081ed4ac1d6
Original commit hash: bac757ea99fb0c0bc8dc5371943bec13995a9bff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureSystemAgentConfiguration.c
RocketLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 7423562edac352c10c274fbc537cd6258074339c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:17 2020 -0700 
-------------------------------------------------------------------------------- 
Display & Ability to override VR Voltage limit
 - Add Voltage Limit VR Mailbox support

Hsd-es-id: 16011481671
Original commit date: Thu Jul 23 12:39:52 2020 +0800
Change-Id: If8560fc7863b10c2c59c0c7a34279e09bfbd42dc
Original commit hash: 748d94068fda4bd9a4ba450d47372d3827e1ca49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
RocketLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: b923a1d767a39d38927e4c536fa713efbb792fb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:12 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: Add Platform Variable Check driver

UEFI setup variables needs to be protected from updates during Run-time.
Platform Variable Check driver maintains a list of variables which are
blocked for 'Write' operations during run-time.

Include gSiSetupVariableGuid into the list of variables that the
Platform Variable Check driver will block for 'Write' operations
during run-time.

Remove usage of SystemConfigVariable.

Hsd-es-id: 14012128169
[
Original commit date: Tue Jul 28 13:16:44 2020 -0700
Change-Id: Idfe37aed558832169b0440bff44b5c7b1a3ee07b
Original commit hash: 20f3a0e405d7700b829e794ddfcfd85411a2e852

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
RocketLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
RocketLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c

================================================================================ 
Commit: 62b631a63c269147f6630981d395c35899097a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:08 2020 -0700 
-------------------------------------------------------------------------------- 
Remove functions wrapped by DISABLE_NEW_DEPRECATED_INTERFACES

Deprecated functions wrapped by DISABLE_NEW_DEPRECATED_INTERFACES
will be removed in edk2. So we need to update their usages in
all platforms.

Hsd-es-id: none
Original commit date: Mon Jun 8 15:23:49 2020 +0800
Change-Id: I8852275a4c120fed7f58effa90fbf6e872f52e12
Original commit hash: 64437459d3027cffd3593413775d202e0fc2fe49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.c
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: c17de5efb7c1e57670d27dc141b7d83543c8b8ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:26:02 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/FvAlignment.py : Add Firmware Volume alignment script support

This commit adds Firmware Volume alignment script support.
The script provides the following support
 -  Parse Flash Map FDF file
 -  Check if FV alignment meets requirements in pre build process
 -  Check if ACM alignment meets requirements in pre build process
 -  Replace a region with input image in post build process

[
Hsd-es-id: 22011147024
Original commit date: Thu Aug 6 14:16:49 2020 -0700
Change-Id: I01d5fadad3df42b4ea85f209c92bb87808b10b87
Original commit hash: fcfffdaf92a311e6d31a28f7256d308fb8cf42fc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Tools/FvAlignment/FvAlignment.py
RocketLakeBoardPkg/bld.bat

================================================================================ 
Commit: dfefa5fe1eff01ceb4b4aa39368b91741577490e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:58 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S][RKLS+TGPH] [Manageability] Remote Secure Erase failing with Non-Intel SSD devices

Issue: Device reports security storage capable, but without security protocol 1 and 2 capability.
Resolution: Skip Opal unlock process if Device installs StorageSecurityCommandProtocol but without supporting TCG_OPAL_SECURITY_PROTOCOL_1 or TCG_OPAL_SECURITY_PROTOCOL_2
Impacted: All RKL platforms.

Hsd-es-id: 16011238362
Original commit date: Wed Aug 12 16:55:18 2020 +0800
Change-Id: If61959a5892894fe665afd45836ba659a26d4707
Original commit hash: c2552f54eaaf30ac27c8899ebf292e60b6f3e9b4

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.c

================================================================================ 
Commit: c42cfa12f1ee6d4f471d163775225fefdf7cca5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH][OC] CSME - BCLK Settings grayed out in BIOS

- Cherry-picking 2 major changes from C1S master:
  1. SHA ID: 6a53e98ac2d5e96f18bb8cf0bc52c4c6ef242295
     Issue: 1. ICC clock data is not displayed after exit from efi shell.
            2. ICC clock data might be always un-initialized in some scenario.
     Resolution: 1. GetIccProfile and GetIccClockSettings are still applicable after EndOfPost.
                 2. IccAdvancedSetupDataVar is NV+BS, modify the attribute accordingly.
     Impacted: All C1S projects.
  2. SHA ID: 095945ab0958913d49d6cf01372f01c9644f75fd
     - Remove CPU BCLK from RKL/CML Setup

Hsd-es-id: 16011158481
Original commit date: Wed Aug 12 19:38:29 2020 +0800
Change-Id: I79da649157f67c8b6abb553c9be0ead32bcf4a81
Original commit hash: 5fb1bb18425f8c69ae1257823ad587e9e22e2889

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/IccSetup.c
RocketLakePlatSamplePkg/Setup/IccSetup.hfr
RocketLakePlatSamplePkg/Setup/IccSetup.uni
RocketLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 15fdda83a0fcd1e97a33ac8494674f2d670497fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 12 00:00:23 2020 +0000
Original commit date: Wed Aug 12 00:00:23 2020 +0000
Original commit hash: 9d3431bcffc2a8d00073aeb29922527ee1e5f516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b685cf0230cad9fc72c1eb4d84407ebc25755a86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:44 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] XMP Profile incorrect map to the speed of profile

[Issue/Feature Description]
Example:
XMP Profile = 3200
Either
Memory Reference Clock = 133
Memory Ratio = 24
OR
Memory Reference Clock = 100
Memory Ratio = 32

Actual Behavior
Memory Reference Clock = 100
Memory Ratio = 8
Hsd-es-id: 22010884571, 22010884584

[Resolution]
Root cause was missing OcSupport features which lead to
incorrect use of MIN (Outputs->FreqMax, FreqMax) in
selecting the correct maximum frequency during
overclocking

[Impacted Platform]
RKL

[
Original commit date: Thu Aug 6 14:04:19 2020 -0700
Change-Id: I54fd2a6a7cc6df04e11ad2a2aabd099c35c4fae8
Original commit hash: 0f60fe9934a61d5a36c46e097182ab9d27f73add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9746e351f93c5d58114c425130722dd77d528377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:38 2020 -0700 
-------------------------------------------------------------------------------- 
VF Point offset mode support for Ring domain.

This patch provides two VF point offset mode support: Legacy &
Selection. In Legacy Mode, setting a global offset for the entire
VF curve. In Selection modes, setting a selected VF point.

Hsd-es-id: 14012198781

[
Original commit date: Tue Jun 23 16:34:11 2020 -0700
Change-Id: Ib0ba8304c1f39cf7d31f3ea3e3bf53baed16facc
Original commit hash: 62986d31971151583c6733ad0bae57c8bdf2b3b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni
RocketLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 3c0bef18c6a2e383631b804a4e88542d35eecf1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 11 21:28:35 2020 +0000
Original commit date: Tue Aug 11 21:28:35 2020 +0000
Original commit hash: e5730b16b4afea5732f66b63a204c6055b0463ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1fb91ff3f7c91a7527f0099ab25e0930ff48c073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:26 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]: Remove Non-POR feature (SGx) from Client BIOS

[Impacted_Platforms]: All RKL Platforms

[
Hsd-es-id: 22011131933
Original commit date: Wed Jul 15 16:26:40 2020 -0700
Change-Id: Iff96b7b968f91bfd18daa117add954d1e90d4ac0
Original commit hash: e2e3213da29f849975eade44b3fa0eb68f5ce7d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/CpuRegs.h
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
RocketLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
RocketLakeFspPkg/RocketLakeFspPkgConfig.dsc
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Include/OemSetup.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
RocketLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
RocketLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
RocketLakePlatSamplePkg/PlatformPkg.dec
RocketLakePlatSamplePkg/Setup/CpuSetup.c
RocketLakePlatSamplePkg/Setup/PlatformSetup.c
RocketLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ba8c7337407639d7794d09968e96360a4207ca4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:16 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S/ME] [Corp] [AMT] AMT doesn't get information from BIOS

Issue: HwAsset Table is not sent to CSME due to CPU trigger a warm reset on every G3 to update CPU strap.
Resolution: Store PMC_PWRM_GEN_PMCON_A value in pre-mem phase and use additional "DISB - DRAM Initialization Scratchpad Bit" bit to check if warm reset is triggered after G3.
Impacted: All C1S projects.

Hsd-es-id: 1307673464
Original commit date: Tue Jul 14 15:30:13 2020 +0800
Change-Id: I4250b0d2d4dd5019d7c884b72ac197dd61ee6d94
Original commit hash: d91b404ff7f3e6a6520830575c8c7cb6e371216f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 2d9cd279d2265aa2f259a299f66f7a6ecf9171bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [C1S] TVB (Turbo Velocity Boost) Bios support on RKL/ADL C1S

Add TvbRatioClipping, TvbVoltageOptimization in FSP UPD and Setup Variable with policy update

Hsd-es-id: 1508170921
Original commit date: Thu Jul 16 17:27:18 2020 +0800
Change-Id: Ic3d16f3adab0fd83e2c97a710d4021b88a0fc492
Original commit hash: 0a6f7be6c72f86d00cc20e23486fac30a0ce31fd

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 9f5ebdbbebaaf0fb455c34834861f73de0a8c256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:25:01 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Fix Virtualization Technology Bit set

AsmCpuid() is taking bits from the Eax register and placing them in the Ecx parameter
instead of taking the bits from the Ecx register and placing them in the Ecx parameter:

Hsd-es-id: 14012040627
Original commit date: Mon Jul 20 13:36:33 2020 +0800
Change-Id: I8bb679d2b126c455c2fb80dec8b59bffd45cf3e4
Original commit hash: 397ff1a83c7ac04d4d640766a5c065da710ee130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 0ea82e8fc1e84978483d9d6eb23b075bf796e665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:24:57 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg/ACPI: Fixed 2 warnings related to _HID and _ADR usage.

_HID and _ADR can't be used under the same device scope. Doing
so results in unnecessary warnings.

Hsd-es-id: 22011034544
[
Original commit date: Fri Jul 17 17:42:06 2020 -0700
Change-Id: Ibe27f6d0a475d1dba14bef407b8a2087a45438e5
Original commit hash: 2c23c5ae5b51036374f80f8a13a4520b063033dc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: bbac1d28d04375e67c862b295181688d2e4cd3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:24:53 2020 -0700 
-------------------------------------------------------------------------------- 
DGR: [RKL] Added CSME FW check to support DGR

Added CSME FW check to support DGR.

Hsd-es-id: 16011425001

Original commit date: Sun Jul 12 12:02:41 2020 +0530
Change-Id: Idaac6bf075e6b41b76cbbcf229087eff2a0ab718
Original commit hash: e39340d8992d54677e3a5bbb831fbd2751714462

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 5f366d8b32419dd13d88a79b613d407e13037423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:24:48 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci:USB Exposed Port System Test (xHCI) is failing

USB3.2 Gen2 x2 are combined with 2 lanes, which also indicates one port only.
This code change is to modify the SupoerSpeed port mappings by reducing the port number for Gen2x2 ports.

Impacted: All RKL platforms.

Hsd-es-id: 16010883297
Original commit date: Mon Aug 10 15:39:19 2020 +0800
Change-Id: I8e711e57e5d93cc84a7869c8c2ae4c0f6d3fa183
Original commit hash: 977227a71013e402d64d9ab8118d7d3d8f188a1e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSSodimmRvp.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSUdimmRvp.asl

================================================================================ 
Commit: 75d7e652cb2d65304e1a46ef22d0ada82ce0c393 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Aug 26 15:24:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: HDA Policy and Setup defaults mismatch

Change policy default for DmicClockSelect from Both to ClkA.

Hsd-es-id: 18012437332
[
Original commit date: Mon Aug 3 12:42:09 2020 +0200
Change-Id: Icb1097683e997e7dde3d567a5711f3b26f124123
Original commit hash: bf2498571a4d3807fcecc12acb0e173e1152c8e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
