<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=BC4ECA&center=true&vCenter=true&width=435&lines=Hi%2C+I'm+Mariana+Oliveira!;Complexity+Engineering+Student;Embedded+Systems+%26+IoT+Developer;Building+Quantum-Safe+Open+RAN" alt="Typing SVG" />
</div>

<h3 align="center">ğŸš€ Explorando a interseÃ§Ã£o entre Hardware, Software e SeguranÃ§a</h3>

<p align="center">
   Estudante de Engenharia da Complexidade focada em Sistemas Embarcados, FPGA e Criptografia PÃ³s-QuÃ¢ntica. Atualmente desenvolvendo soluÃ§Ãµes de aceleraÃ§Ã£o de hardware para telecomunicaÃ§Ãµes (Open RAN).
</p>

---

### ğŸ› ï¸ Arsenal TÃ©cnico

<div align="center">
  <img align="center" alt="C++" src="https://img.shields.io/badge/C%2B%2B-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" />
  <img align="center" alt="Python" src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
  <img align="center" alt="Verilog" src="https://img.shields.io/badge/Verilog-B02929?style=for-the-badge&logo=intel&logoColor=white" />
  
  <img align="center" alt="Arduino" src="https://img.shields.io/badge/Arduino_MKR-00979D?style=for-the-badge&logo=arduino&logoColor=white" />
  <img align="center" alt="Raspberry Pi" src="https://img.shields.io/badge/Raspberry%20Pi-A22846?style=for-the-badge&logo=raspberry-pi&logoColor=white" />
  <img align="center" alt="FPGA" src="https://img.shields.io/badge/FPGA-Intel_Cyclone-0071C5?style=for-the-badge&logo=intel&logoColor=white" />

  <img align="center" alt="Git" src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white" />
  <img align="center" alt="Docker" src="https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white" />
  <img align="center" alt="VS Code" src="https://img.shields.io/badge/VS_Code-007ACC?style=for-the-badge&logo=visual-studio-code&logoColor=white" />
</div>

<br/>

### ğŸ”­ Projeto em Destaque: Open RAN PQC Accelerator
Estou desenvolvendo uma **Prova de Conceito (PoC)** de aceleraÃ§Ã£o de hardware para criptografia pÃ³s-quÃ¢ntica em redes 5G.
* **Hardware:** Arduino MKR Vidor 4000 (FPGA + ARM)
* **Foco:** MitigaÃ§Ã£o de latÃªncia em algoritmos SHA-3 (NIST)
* **Stack:** C++, Verilog, Intel Quartus Prime.

---


<div align="center"> 
  <a href="mailto:mari.unicap27@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail"/>
  </a>
  <a href="https://www.linkedin.com/in/mariana-oliveira-b84a49211" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>
  <a href="https://instagram.com/mamariana_cristina">
    <img src="https://img.shields.io/badge/Instagram-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram"/>
  </a>
</div>

