
*** Running vivado
    with args -log bitserial_nn.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bitserial_nn.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Dec 29 12:05:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bitserial_nn.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 494.836 ; gain = 209.617
Command: read_checkpoint -auto_incremental -incremental D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/utils_1/imports/synth_1/bitserial_nn.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/utils_1/imports/synth_1/bitserial_nn.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 499.430 ; gain = 4.594
Command: synth_design -top bitserial_nn -part xcau7p-fcva289-1LV-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau7p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau7p'
INFO: [Device 21-403] Loading part xcau7p-fcva289-1LV-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1363.281 ; gain = 482.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bitserial_nn' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/bitserial_nn/bitserial_nn.sv:3]
INFO: [Synth 8-6157] synthesizing module 'input_buffer' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/input_buffer/input_buffer.sv:3]
	Parameter DATA_W bound to: 32'sb00000000000000000000000000010000 
	Parameter N_IN bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'input_buffer' (0#1) [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/input_buffer/input_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wmem_hidden' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/wmem_hidden/wmem_hidden.sv:3]
	Parameter DATA_W bound to: 32'sb00000000000000000000000000010000 
	Parameter N_IN bound to: 32'sb00000000000000000000000100000000 
	Parameter N_HIDDEN bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'wmem_hidden' (0#1) [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/wmem_hidden/wmem_hidden.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mac_engine' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv:3]
	Parameter DATA_W bound to: 32'b00000000000000000000000000010000 
	Parameter PRECISION bound to: 32'b00000000000000000000000000010000 
	Parameter N_IN bound to: 32'b00000000000000000000000100000000 
	Parameter N_HIDDEN bound to: 32'b00000000000000000000000010000000 
	Parameter P bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'mac_engine' (0#1) [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv:3]
INFO: [Synth 8-6157] synthesizing module 'relu_activation' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/relu_activation/relu_activation.sv:3]
	Parameter ACC_W bound to: 32'sb00000000000000000000000000101000 
INFO: [Synth 8-6155] done synthesizing module 'relu_activation' (0#1) [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/relu_activation/relu_activation.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'bitserial_nn' (0#1) [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/bitserial_nn/bitserial_nn.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1621.523 ; gain = 741.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1621.523 ; gain = 741.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1621.523 ; gain = 741.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1622.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/constrs_1/imports/src/xdc_2.xdc]
create_clock: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1733.988 ; gain = 0.910
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clk' defined on the same pin is not supported, ignoring it [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/constrs_1/imports/src/xdc_2.xdc:2]
Finished Parsing XDC File [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/constrs_1/imports/src/xdc_2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1733.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1733.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:02:11 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau7p-fcva289-1LV-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:02:11 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:12 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    PROC |                              010 |                               01
                  STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mac_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:58 ; elapsed = 00:03:51 . Memory (MB): peak = 1733.988 ; gain = 853.527
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   40 Bit       Adders := 4     
	   2 Input   40 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 134   
	               16 Bit    Registers := 262   
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	             512K Bit	(32768 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 398   
	   3 Input   40 Bit        Muxes := 128   
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 155   
	   2 Input    1 Bit        Muxes := 552   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'cur_input_reg[7:0]' into 'cur_input_reg[7:0]' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv:104]
INFO: [Synth 8-4471] merging register 'cur_input_reg[7:0]' into 'cur_input_reg[7:0]' [D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv:104]
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[0]__0' (FDRE) to 'cur_hidden_reg[0]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[1]__0' (FDRE) to 'cur_hidden_reg[1]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[2]__0' (FDRE) to 'cur_hidden_reg[2]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[3]__0' (FDRE) to 'cur_hidden_reg[3]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[4]__0' (FDRE) to 'cur_hidden_reg[4]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[5]__0' (FDRE) to 'cur_hidden_reg[5]'
INFO: [Synth 8-3886] merging instance 'cur_hidden_reg[6]__0' (FDRE) to 'cur_hidden_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:55 ; elapsed = 00:08:00 . Memory (MB): peak = 1771.457 ; gain = 890.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|bitserial_nn | u_wmem_hidden/mem_reg | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 15     | 8,4,2,1         | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:15 ; elapsed = 00:08:33 . Memory (MB): peak = 2048.809 ; gain = 1168.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "bitserial_nn/u_wmem_hidden/mem_reg" may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:48 ; elapsed = 00:12:21 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|bitserial_nn | u_wmem_hidden/mem_reg | 32 K x 16(READ_FIRST)  | W |   | 32 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 15     | 8,4,2,1         | 
+-------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/u_wmem_hidden/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_wmem_hidden/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_wmem_hidden/mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_wmem_hidden/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'u_mac_enginei_1/u_mac_engine/mem_lane_reg[0]' (FDRE) to 'u_mac_enginei_1/u_mac_engine/wmem_raddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mac_enginei_1/u_mac_engine/mem_lane_reg[1]' (FDRE) to 'u_mac_enginei_1/u_mac_engine/wmem_raddr_reg[9]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:55 ; elapsed = 00:13:10 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_wmem_hidden/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_wmem_hidden/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_wmem_hidden/mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_wmem_hidden/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:21 ; elapsed = 00:27:14 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:21 ; elapsed = 00:27:15 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:24 ; elapsed = 00:27:19 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:24 ; elapsed = 00:27:19 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:27 ; elapsed = 00:27:22 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:27 ; elapsed = 00:27:23 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |    42|
|3     |LUT1     |     4|
|4     |LUT2     |   127|
|5     |LUT3     |   266|
|6     |LUT4     |  3920|
|7     |LUT5     |   597|
|8     |LUT6     |  5535|
|9     |MUXF7    |  2470|
|10    |MUXF8    |   915|
|11    |RAMB36E2 |    15|
|20    |FDRE     |  9803|
|21    |FDSE     |     1|
|22    |IBUF     |    53|
|23    |OBUF     |    44|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:27 ; elapsed = 00:27:23 . Memory (MB): peak = 2448.730 ; gain = 1568.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:18 ; elapsed = 00:27:05 . Memory (MB): peak = 2448.730 ; gain = 1455.805
Synthesis Optimization Complete : Time (s): cpu = 00:09:28 ; elapsed = 00:28:10 . Memory (MB): peak = 2448.730 ; gain = 1568.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 2448.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2450.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 53 instances

Synth Design complete | Checksum: 152cc777
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:50 ; elapsed = 00:29:52 . Memory (MB): peak = 2450.781 ; gain = 1951.352
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2450.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/iac_hackathon/bitserial_axi/bitserial_axi.runs/synth_1/bitserial_nn.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2450.781 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bitserial_nn_utilization_synth.rpt -pb bitserial_nn_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 29 12:36:25 2025...
