# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-xfce:/etc/xdg
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session1
no_proxy=lanl.gov
GTK_IM_MODULE=ibus
RDI_APPROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/14
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XILINX_VIVADO=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
SSH_AUTH_SOCK=/tmp/ssh-XXXXXX27PKfS/agent.1999690
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.1
RDI_INSTALLROOT=/home/rasr/pkgs/vitis_2023.1
XMODIFIERS=@im=ibus
RDI_PATCHROOT=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build:
DESKTOP_SESSION=xfce
XILINX_PATH=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o
PWD=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build
XDG_SESSION_DESKTOP=xfce
LOGNAME=grodzki
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/44578/gnupg/S.gpg-agent:0:1
SYSTEMD_EXEC_PID=2000186
XAUTHORITY=/home/grodzki/.Xauthority
RDI_PREPEND_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
XDG_GREETER_DATA_DIR=/var/lib/lightdm-data/grodzki
XILINX_DSP=
HOME=/home/grodzki
IM_CONFIG_PHASE=1
SYNTH_COMMON=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
LANG=en_US.UTF-8
XDG_CURRENT_DESKTOP=XFCE
VTE_VERSION=6800
XILINX_HLS=/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/0f00e4fe_bdb9_4773_80b8_89ef76e34f6f
https_proxy=http://proxyout.lanl.gov:8080
RDI_PROG=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
RDI_SESSION_INFO=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build:kullervo_1732142187_2004037
RT_TCL_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/base_tcl/tcl
CLUTTER_IM_MODULE=ibus
MFLAGS=-s
XILINX_SDK=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
RDI_SHARED_DATA=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data
MAKEFLAGS=s
XDG_SESSION_CLASS=user
TERM=xterm-256color
XAUTHLOCALHOSTNAME=
USER=grodzki
MAKE_TERMERR=/dev/pts/14
XILINX_PLANAHEAD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
GNOME_TERMINAL_SERVICE=:1.82
RDI_BASEROOT=/home/rasr/pkgs/vitis_2023.1/Vitis
RDI_TPS_ROOT=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64
RDI_JAVA_VERSION=17.0.3_7
RDI_DATADIR=/home/rasr/pkgs/vitis_2023.1/SharedData/2023.1/data:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/data
DISPLAY=:1
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XILINX_VIVADO_HLS=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1
XIL_CHECK_TCL_DEBUG=False
http_proxy=http://proxyout.lanl.gov:8080
LM_LICENSE_FILE=2110@tattooyou.lanl.gov
LD_LIBRARY_PATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib/:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/lib//server:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o/Ubuntu:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/lib/lnx64.o:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/44578
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TCL_LIBRARY=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/share/xfce4:/usr/share/xfce:/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
PATH=/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/binutils-2.26/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/tps/lnx64/gcc-8.3.0/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/jre17.0.3_7/bin:/home/rasr/pkgs/vitis_2023.1/Vivado/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Model_Composer/2023.1/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/arm/lin/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-linux/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/aarch64/lin/aarch64-none/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/lnx64/cmake-3.3.2/bin:/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/aietools/bin:/home/rasr/pkgs/vitis_2023.1/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/scripts/rt/data
GDMSESSION=xfce
HDI_APPROOT=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/44578/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/tps/isl
XILINX_VITIS=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1
OLDPWD=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin
_=/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43863
XILINX_CD_SESSION=14b49870-9668-4f21-891e-d2232d0376ca


V++ command line:
------------------------------------------
/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/unwrapped/lnx64.o/v++ --link --target hw --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg -O3 /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo --output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin 

FINAL PROGRAM OPTIONS
--config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg
--connectivity.slr atax_0_0_1:SLR0
--connectivity.sp atax_0_0_1.m_axi_gmem0:DDR[0]
--connectivity.sp atax_0_0_1.m_axi_gmem1:DDR[1]
--connectivity.sp atax_0_0_1.m_axi_gmem2:DDR[3]
--connectivity.sp atax_0_0_1.m_axi_gmem3:DDR[2]
--input_files /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo
--link
--optimize 3
--output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--report_level 0
--target hw

PARSED COMMAND LINE OPTIONS
--link 
--target hw 
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1 
--config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg 
-O3 
/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo 
--output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin 

PARSED CONFIG FILE (1) OPTIONS
file: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/src/xilinx/device/link.cfg
connectivity.sp atax_0_0_1.m_axi_gmem0:DDR[0] 
connectivity.sp atax_0_0_1.m_axi_gmem1:DDR[1] 
connectivity.sp atax_0_0_1.m_axi_gmem2:DDR[3] 
connectivity.sp atax_0_0_1.m_axi_gmem3:DDR[2] 
connectivity.slr atax_0_0_1:SLR0 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 20 Nov 2024 15:36:43
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 20 Nov 2024 15:36:48
output: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw.xml
------------------------------------------
step: running system_link
timestamp: 20 Nov 2024 15:36:48
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/system_link --xo /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_0_0_hw.xo --config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/syslinkConfig.ini --xpfm /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm --target hw --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 20 Nov 2024 15:37:27
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/cf2sw -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/sdsl.dat -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/cf2sw.rtd -nofilter /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/cf2sw_full.rtd -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xclbin_orig.xml -o /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 20 Nov 2024 15:37:33
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 20 Nov 2024 15:37:33
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/vpl -t hw -f xilinx_u250_gen3x16_xdma_4_1_202210_1 --remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/.ipcache --output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int --log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/logs/link --report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/link --config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/vplConfig.ini -k /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link --no-info --iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xo/ip_repo/xilinx_com_hls_atax_0_0_1_0 --messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/run_link/vpl.pb /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/dr.bd.tcl
Vivado Log File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build
misc=BinaryName=atax_hw
[connectivity]
nk=atax_0_0:1:atax_0_0_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=atax_hw
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build
--config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/vplConfig.ini
--connectivity.nk atax_0_0:1:atax_0_0_1
--input_file /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/dr.bd.tcl
--iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xo/ip_repo/xilinx_com_hls_atax_0_0_1_0
--kernels /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/kernel_info.dat
--log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/logs/link
--messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/run_link/vpl.pb
--no-info
--output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/.ipcache
--report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/link
--target hw
--temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u250_gen3x16_xdma_4_1_202210_1 
--remote_ip_cache /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/.ipcache 
--output_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int 
--log_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/logs/link 
--report_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/link 
--config /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/vplConfig.ini 
-k /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link 
--no-info 
--iprepo /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xo/ip_repo/xilinx_com_hls_atax_0_0_1_0 
--messageDb /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/run_link/vpl.pb 
/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build 
advanced.misc BinaryName=atax_hw 
connectivity.nk atax_0_0:1:atax_0_0_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 20 Nov 2024 15:38:07
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 20 November 2024 15:38:23
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 20 November 2024 15:38:23
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:499
   timestamp: 20 November 2024 15:38:23
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/pre_create_project.tcl
   File: vpl.tcl:1224
   timestamp: 20 November 2024 15:38:23
   -----------------------
   VPL internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:814
   timestamp: 20 November 2024 15:38:23
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:849
   timestamp: 20 November 2024 15:38:39
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:855
   timestamp: 20 November 2024 15:38:39
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:857
   timestamp: 20 November 2024 15:38:39
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/level1/level1_i/ulp:my_rm]
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:868
   timestamp: 20 November 2024 15:38:40
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2405
   timestamp: 20 November 2024 15:38:40
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/.ipcache
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2415
   timestamp: 20 November 2024 15:38:43
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2096
   timestamp: 20 November 2024 15:38:43
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:199
   timestamp: 20 November 2024 15:38:57
   -----------------------
   VPL internal step: report locked IPs
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3126
   timestamp: 20 November 2024 15:40:02
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:224
   timestamp: 20 November 2024 15:40:02
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:241
   timestamp: 20 November 2024 15:40:06
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:250
   timestamp: 20 November 2024 15:40:10
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2743
   timestamp: 20 November 2024 15:40:10
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:287
   timestamp: 20 November 2024 15:40:10
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:299
   timestamp: 20 November 2024 15:40:10
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:309
   timestamp: 20 November 2024 15:40:11
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:313
   timestamp: 20 November 2024 15:40:11
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:316
   timestamp: 20 November 2024 15:40:11
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:362
   timestamp: 20 November 2024 15:40:11
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2253
   timestamp: 20 November 2024 15:46:50
   -----------------------
   VPL internal step: writing user synth clock constraints in /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2481
   timestamp: 20 November 2024 15:46:52
   -----------------------
   VPL internal step: add_files /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2485
   timestamp: 20 November 2024 15:46:52
   -----------------------
   VPL internal step: move_files [get_files /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2500
   timestamp: 20 November 2024 15:46:52
   -----------------------
   VPL internal step: read_xdc /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/dont_partition.xdc
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:4602
   timestamp: 20 November 2024 15:46:52
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3906
   timestamp: 20 November 2024 15:46:52
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:408
   timestamp: 20 November 2024 15:46:53
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 20 November 2024 15:46:56
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 20 November 2024 15:46:56
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:416
   timestamp: 20 November 2024 15:46:56
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:478
   timestamp: 20 November 2024 16:00:18
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:522
   timestamp: 20 November 2024 16:00:32
   -----------------------
   VPL internal step: generating resource usage report '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/resource.json'
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:5411
   timestamp: 20 November 2024 17:43:26
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/generated_reports.log'
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3002
   timestamp: 20 November 2024 17:43:26
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_clkwiz_aclk_kernel_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_ctrl_user_03_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_memory_subsystem_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_data_c2h_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_freerun_slr0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_pcie_slr1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:45
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_01_slr2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_kernel_00_slr0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_psr_aresetn_ctrl_slr0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_data_h2c_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_03_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_user_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_inv_aresetn_ctrl_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_shell_cmp_subsystem_0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ii_level1_wire_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_rs_axi_data_h2c_03_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_03_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ss_ucs_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run ulp_ip_cc_axi_data_h2c_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_53f9_bsip_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_aclk_kernel_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_5_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_53f9_axi_jtag_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_3f43_build_info_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr2_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:46
   -----------------------
   VPL internal step: launched run bd_3f43_user_debug_bridge_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr3_6_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_53f9_bs_switch_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_01_slr1_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_gpio_ucs_control_status_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_00_adapt_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_00_cont_adapt_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_kernel_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run ulp_xbar_3_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run ulp_xbar_2_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_xbar_1_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run ulp_atax_0_0_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_psreset_aclk_freerun_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_frequency_counter_aclk_kernel_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr2_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr1_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_5_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:47
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr2_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr1_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_5_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr0_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_6_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_7b93_xsdbm_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_ctrl_slr3_6_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr0_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_clock_shutdown_latch_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_avg_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_7b93_lut_buffer_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:48
   -----------------------
   VPL internal step: launched run bd_1361_gapping_demand_toggle_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_gapping_demand_update_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_pcie_slr3_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_build_info_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_gpio_gapping_demand_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_xbar_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_clkwiz_aclk_kernel_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr1_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_5_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_6_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_01_cont_adapt_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_aclk_kernel_01_adapt_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_psreset_kernel_01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_clock_throttling_aclk_kernel_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr2_4_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:49
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr3_3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_3f43_user_debug_hub_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_1361_psreset_kernel_00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_1361_fanout_aresetn_kernel_00_slr0_2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run ulp_xbar_4_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S01_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_DDR4_MEM02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S04_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem00_ctrl_cc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S02_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem02_ctrl_cc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_psr_ddr4_mem00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem01_ctrl_cc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_calib_reduce_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_psr_ddr4_mem02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_psr_ctrl_interconnect_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_M00_AXI_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_38_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_psr_ddr4_mem01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_M00_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_DDR4_MEM01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S07_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S06_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_ddr4_mem01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S05_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run bd_b35e_rs_M00_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_3_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:50
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_3_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_40_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S00_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_vip_S03_AXI_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_44_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_42_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_43_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_41_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_1361_auto_cc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_auto_pc_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_45_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_auto_ds_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_m03_regslice_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk3_SLR1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk1_SLR3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk_SLR3_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk1_SLR1_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk1_SLR2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk1_SLR0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk_SLR2_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_psr_aclk_SLR0_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_m02_regslice_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_2_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_2_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_39_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_DDR4_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ctrl_DDR4_MEM01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_vip_DDR4_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:51
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ctrl_DDR4_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_clk_DDR4_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_rst_DDR4_MEM00_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_clk_DDR4_MEM01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_rst_DDR4_MEM01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ctrl_DDR4_MEM02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_DDR4_MEM02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_clk_DDR4_MEM02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_ui_rst_DDR4_MEM02_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_interconnect_ddrmem_ctrl_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: launched run bd_b35e_vip_DDR4_MEM01_0_synth_1
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 20 November 2024 17:43:52
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:592
   timestamp: 20 November 2024 17:43:52
   -----------------------
   VPL internal step: log_generated_reports for implementation '/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/output/generated_reports.log'
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:927
   timestamp: 20 November 2024 20:24:22
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/vivado/vpl/.local/ocl_util.tcl:1585
   timestamp: 20 November 2024 20:27:50
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 20 Nov 2024 20:28:18
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 20 Nov 2024 20:28:18
cmd: cf2sw -a /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/address_map.xml -sdsl /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/sdsl.dat -xclbin /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/xclbin_orig.xml -rtd /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw.rtd -o /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 20 Nov 2024 20:28:23
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 20 Nov 2024 20:28:24
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 20 Nov 2024 20:28:24
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/xclbinutil --add-section BITSTREAM:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw.rtd --append-section :JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw_xml.rtd --add-section BUILD_METADATA:JSON:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/atax_hw.xml --add-section SYSTEM_METADATA:RAW:/net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u250_gen3x16_xdma_4_1_202210_1 --output /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 20 Nov 2024 20:28:28
cmd: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/bin/xclbinutil --quiet --force --info /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin.info --input /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/atax_hw.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 20 Nov 2024 20:28:31
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 20 Nov 2024 20:28:31
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 20 Nov 2024 20:28:31
output: /net/myshella/home/grodzki/PyVectors/.dacecache/atax/build/_x/reports/link/system_estimate_atax_hw.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 20 Nov 2024 20:28:31
