# Thu Jun 09 11:20:40 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.
@W: MO161 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Register bit curr_state[0] (in view view:work.dsw_pwrok_block(dsw_pwrok_arch)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Sequential instance DSW_PWRGD.DSW_PWROK is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)

Warning: Found 141 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[1]
1) instance PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[1]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0/OUT
    net        N_655
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_386
2) instance PCH_PWRGD.N_1_i_i_i_a2_0_o2 (in view: work.TOP(bdf_type)), output net N_386 (in view: work.TOP(bdf_type))
    net        N_386
    input  pin PCH_PWRGD.N_386_i/I[0]
    instance   PCH_PWRGD.N_386_i (cell inv)
    output pin PCH_PWRGD.N_386_i/OUT[0]
    net        N_386_i_0
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
3) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[0]
4) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
5) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0/OUT
    net        PCH_PWRGD.curr_state_0_sqmuxa
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_670
6) instance PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_670 (in view: work.TOP(bdf_type))
    net        N_670
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0 (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[1]
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1/I[1]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 (cell and)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1/OUT
    net        N_670
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_370_i_0
7) instance PCH_PWRGD.N_370_i (in view: work.TOP(bdf_type)), output net N_370_i_0 (in view: work.TOP(bdf_type))
    net        N_370_i_0
    input  pin PCH_PWRGD.count_1_i_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_i_a2[0]/OUT
    net        N_558
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[0]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
8) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_2[0]
    input  pin PCH_PWRGD.count_1_i_i_a2[0]/I[1]
    instance   PCH_PWRGD.count_1_i_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_i_a2[0]/OUT
    net        N_558
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
9) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
10) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
11) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
12) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
13) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
14) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
15) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
16) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
17) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
18) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
19) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
20) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
21) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
22) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
23) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_639
24) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 (in view: work.TOP(bdf_type)), output net N_639 (in view: work.TOP(bdf_type))
    net        N_639
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0/OUT
    net        N_639
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
25) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_663
26) instance VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (in view: work.TOP(bdf_type)), output net N_663 (in view: work.TOP(bdf_type))
    net        N_663
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2/OUT
    net        N_552
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_664
27) instance VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_664 (in view: work.TOP(bdf_type))
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/OUT
    net        N_553
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
    input  pin VPP_VDDQ.un1_curr_state_210_i_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0 (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i_0/OUT
    net        N_58_f0
    input  pin VPP_VDDQ.N_58_f0_i/I[0]
    instance   VPP_VDDQ.N_58_f0_i (cell inv)
    output pin VPP_VDDQ.N_58_f0_i/OUT[0]
    net        N_58_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
28) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/OUT
    net        N_553
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_1_0[1]
29) instance VPP_VDDQ.curr_state_2_i_0[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_1_0[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
    input  pin VPP_VDDQ.un1_curr_state_210_i_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0 (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i_0/OUT
    net        N_58_f0
    input  pin VPP_VDDQ.N_58_f0_i/I[0]
    instance   VPP_VDDQ.N_58_f0_i (cell inv)
    output pin VPP_VDDQ.N_58_f0_i/OUT[0]
    net        N_58_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
30) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_1
    input  pin VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2/I[1]
    instance   VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2 (cell and)
    output pin VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2/OUT
    net        VPP_VDDQ.count_2_1_sqmuxa
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
31) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
32) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
33) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
34) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
35) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
36) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
37) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
38) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
39) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
40) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
41) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
42) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
43) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
44) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
45) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
46) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.curr_state[0]
47) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2_i_a2[0]/I[0]
    instance   POWERLED.curr_state_3_i_m2_i_a2[0] (cell and)
    output pin POWERLED.curr_state_3_i_m2_i_a2[0]/OUT
    net        N_635
    input  pin POWERLED.curr_state_3_i_m2_i_o2[0]/I[0]
    instance   POWERLED.curr_state_3_i_m2_i_o2[0] (cell or)
    output pin POWERLED.curr_state_3_i_m2_i_o2[0]/OUT
    net        N_437
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_74
48) instance POWERLED.func_state_1_m2s2_i_0 (in view: work.TOP(bdf_type)), output net N_74 (in view: work.TOP(bdf_type))
    net        N_74
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[1]
49) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_1[1]
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_601
50) instance POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (in view: work.TOP(bdf_type)), output net N_601 (in view: work.TOP(bdf_type))
    net        N_601
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[0]
51) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[0]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/OUT
    net        N_413_N
    input  pin POWERLED.un1_clk_100khz_25_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_25_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i/OUT
    net        N_115_f0
    input  pin POWERLED.N_115_f0_i/I[0]
    instance   POWERLED.N_115_f0_i (cell inv)
    output pin POWERLED.N_115_f0_i/OUT[0]
    net        N_115_f0_i
    input  pin POWERLED.dutycycle_eena/I[1]
    instance   POWERLED.dutycycle_eena (cell or)
    output pin POWERLED.dutycycle_eena/OUT
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_en/I[0]
    instance   POWERLED.dutycycle_en (cell and)
    output pin POWERLED.dutycycle_en/OUT
    net        POWERLED.dutycycle_en
    input  pin POWERLED.dutycycle_fb/SEL
    instance   POWERLED.dutycycle_fb (cell mux)
    output pin POWERLED.dutycycle_fb/OUT[0]
    net        POWERLED.dutycycle_fb
    input  pin POWERLED.dutycycle_latmux/B[0]
    instance   POWERLED.dutycycle_latmux (cell mux)
    output pin POWERLED.dutycycle_latmux/OUT[0]
    net        POWERLED.dutycycle[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_413_N
52) instance POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (in view: work.TOP(bdf_type)), output net N_413_N (in view: work.TOP(bdf_type))
    net        N_413_N
    input  pin POWERLED.un1_clk_100khz_24_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/OUT
    net        N_413_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[1]
53) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.dutycycle_i[1]/I[0]
    instance   POWERLED.dutycycle_i[1] (cell inv)
    output pin POWERLED.dutycycle_i[1]/OUT[0]
    net        POWERLED.dutycycle_i_1[1]
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_a2/OUT
    net        N_500
    input  pin POWERLED.un1_clk_100khz_24_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_24_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_435_i_0
54) instance POWERLED.N_435_i (in view: work.TOP(bdf_type)), output net N_435_i_0 (in view: work.TOP(bdf_type))
    net        N_435_i_0
    input  pin POWERLED.un1_dutycycle_94[15:0]/D1[1]
    instance   POWERLED.un1_dutycycle_94[15:0] (cell add)
    output pin POWERLED.un1_dutycycle_94[15:0]/OUT[1]
    net        POWERLED.un1_dutycycle_94[1]
    input  pin POWERLED.un1_dutycycle_94_i[1]/I[0]
    instance   POWERLED.un1_dutycycle_94_i[1] (cell inv)
    output pin POWERLED.un1_dutycycle_94_i[1]/OUT[0]
    net        POWERLED.un1_dutycycle_94_i_1[1]
    input  pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/A[0]
    instance   POWERLED.dutycycle_1_0_iv_0_0_m2[1] (cell mux)
    output pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/OUT[0]
    net        N_439
    input  pin POWERLED.dutycycle_1_0_iv_0_0[1]/I[1]
    instance   POWERLED.dutycycle_1_0_iv_0_0[1] (cell or)
    output pin POWERLED.dutycycle_1_0_iv_0_0[1]/OUT
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_1_0_i[1]/I[0]
    instance   POWERLED.dutycycle_1_0_i[1] (cell inv)
    output pin POWERLED.dutycycle_1_0_i[1]/OUT[0]
    net        POWERLED.dutycycle_1_0_i_3[1]
    input  pin POWERLED.dutycycle_rst_0/I[0]
    instance   POWERLED.dutycycle_rst_0 (cell and)
    output pin POWERLED.dutycycle_rst_0/OUT
    net        POWERLED.dutycycle_rst_0
    input  pin POWERLED.dutycycle_fb_0/B[0]
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[0]
55) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/B[0]
    instance   POWERLED.dutycycle_1_0_iv_0_0_m2[1] (cell mux)
    output pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/OUT[0]
    net        N_439
    input  pin POWERLED.dutycycle_1_0_iv_0_0[1]/I[1]
    instance   POWERLED.dutycycle_1_0_iv_0_0[1] (cell or)
    output pin POWERLED.dutycycle_1_0_iv_0_0[1]/OUT
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_1_0_i[1]/I[0]
    instance   POWERLED.dutycycle_1_0_i[1] (cell inv)
    output pin POWERLED.dutycycle_1_0_i[1]/OUT[0]
    net        POWERLED.dutycycle_1_0_i_3[1]
    input  pin POWERLED.dutycycle_rst_0/I[0]
    instance   POWERLED.dutycycle_rst_0 (cell and)
    output pin POWERLED.dutycycle_rst_0/OUT
    net        POWERLED.dutycycle_rst_0
    input  pin POWERLED.dutycycle_fb_0/B[0]
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_632
56) instance POWERLED.un1_func_state25_6_0_0_a2_4 (in view: work.TOP(bdf_type)), output net N_632 (in view: work.TOP(bdf_type))
    net        N_632
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_2/OUT
    net        N_533
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_613
57) instance POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (in view: work.TOP(bdf_type)), output net N_613 (in view: work.TOP(bdf_type))
    net        N_613
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[6]
58) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_168_0_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_168_0_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_168_0_0_a2_0/OUT
    net        N_624
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_252_N
59) instance POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (in view: work.TOP(bdf_type)), output net N_252_N (in view: work.TOP(bdf_type))
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[5]
60) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_x2/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_x2 (cell xor)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_x2/OUT
    net        N_425_i
    input  pin POWERLED.N_425_i_i/I[0]
    instance   POWERLED.N_425_i_i (cell inv)
    output pin POWERLED.N_425_i_i/OUT[0]
    net        N_425_i_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state_i_1[0]
61) instance POWERLED.func_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.func_state_i_1[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1_0/OUT
    net        N_491_1
    input  pin POWERLED.un1_func_state25_4_i_0_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2/OUT
    net        N_491
    input  pin POWERLED.un1_func_state25_4_i_0_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_0/OUT
    net        N_121_1_N
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_294
62) instance POWERLED.un1_func_state25_4_i_0_o2 (in view: work.TOP(bdf_type)), output net N_294 (in view: work.TOP(bdf_type))
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_0_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_2_0/OUT
    net        N_491_2
    input  pin POWERLED.un1_func_state25_4_i_0_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2/OUT
    net        N_491
    input  pin POWERLED.un1_func_state25_4_i_0_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_0/OUT
    net        N_121_1_N
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_676
63) instance POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (in view: work.TOP(bdf_type)), output net N_676 (in view: work.TOP(bdf_type))
    net        N_676
    input  pin POWERLED.un1_func_state25_4_i_0_a2_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_0/OUT
    net        N_492
    input  pin POWERLED.un1_func_state25_4_i_0_2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_2/OUT
    net        N_121_2
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net POWERLED.un34_clk_100khz
64) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1_2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1_2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1_2/OUT
    net        N_493_2
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1/OUT
    net        N_493
    input  pin POWERLED.un1_func_state25_4_i_0_2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_2/OUT
    net        N_121_2
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_32
65) instance POWERLED.un1_dutycycle_168_0_0_o2_0 (in view: work.TOP(bdf_type)), output net N_32 (in view: work.TOP(bdf_type))
    net        N_32
    input  pin POWERLED.N_32_i/I[0]
    instance   POWERLED.N_32_i (cell inv)
    output pin POWERLED.N_32_i/OUT[0]
    net        N_32_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3
66) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/OUT
    net        N_622
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/OUT
    net        N_625
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/OUT
    net        N_667
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[0]
67) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[1]
68) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[2]
69) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[2]
    net        POWERLED.un1_count_clk_2[2]
    input  pin POWERLED.count_clk_1[2]/I[1]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[3]
70) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[4]
71) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[4]
    net        POWERLED.un1_count_clk_2[4]
    input  pin POWERLED.count_clk_1[4]/I[1]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[5]
72) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[5]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_i[8]/I[0]
    instance   POWERLED.count_clk_i[8] (cell inv)
    output pin POWERLED.count_clk_i[8]/OUT[0]
    net        POWERLED.count_clk_i_2[8]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/OUT
    net        N_622
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/OUT
    net        N_625
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/OUT
    net        N_667
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[6]
73) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[6]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[6]
    net        POWERLED.un1_count_clk_2[6]
    input  pin POWERLED.count_clk_1[6]/I[1]
    instance   POWERLED.count_clk_1[6] (cell and)
    output pin POWERLED.count_clk_1[6]/OUT
    net        POWERLED.count_clk_1[6]
    input  pin POWERLED.count_clk_fb_2/B[0]
    instance   POWERLED.count_clk_fb_2 (cell mux)
    output pin POWERLED.count_clk_fb_2/OUT[0]
    net        POWERLED.count_clk_fb_2
    input  pin POWERLED.count_clk_latmux_2/B[0]
    instance   POWERLED.count_clk_latmux_2 (cell mux)
    output pin POWERLED.count_clk_latmux_2/OUT[0]
    net        POWERLED.count_clk[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[7]
74) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[7]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[8]
75) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[8]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_412_i_0
76) instance POWERLED.N_412_i (in view: work.TOP(bdf_type)), output net N_412_i_0 (in view: work.TOP(bdf_type))
    net        N_412_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1/OUT
    net        N_482
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_633
77) instance POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (in view: work.TOP(bdf_type)), output net N_633 (in view: work.TOP(bdf_type))
    net        N_633
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3/OUT
    net        N_484
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_6/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_6 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_6/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_6
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[9]
78) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[9]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[9]
    net        POWERLED.un1_count_clk_2[9]
    input  pin POWERLED.count_clk_1[9]/I[1]
    instance   POWERLED.count_clk_1[9] (cell and)
    output pin POWERLED.count_clk_1[9]/OUT
    net        POWERLED.count_clk_1[9]
    input  pin POWERLED.count_clk_fb/B[0]
    instance   POWERLED.count_clk_fb (cell mux)
    output pin POWERLED.count_clk_fb/OUT[0]
    net        POWERLED.count_clk_fb
    input  pin POWERLED.count_clk_latmux/B[0]
    instance   POWERLED.count_clk_latmux (cell mux)
    output pin POWERLED.count_clk_latmux/OUT[0]
    net        POWERLED.count_clk[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[10]
79) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[10]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[10]
    net        POWERLED.un1_count_clk_2[10]
    input  pin POWERLED.count_clk_1[10]/I[1]
    instance   POWERLED.count_clk_1[10] (cell and)
    output pin POWERLED.count_clk_1[10]/OUT
    net        POWERLED.count_clk_1[10]
    input  pin POWERLED.count_clk_fb_14/B[0]
    instance   POWERLED.count_clk_fb_14 (cell mux)
    output pin POWERLED.count_clk_fb_14/OUT[0]
    net        POWERLED.count_clk_fb_14
    input  pin POWERLED.count_clk_latmux_14/B[0]
    instance   POWERLED.count_clk_latmux_14 (cell mux)
    output pin POWERLED.count_clk_latmux_14/OUT[0]
    net        POWERLED.count_clk[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[11]
80) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[11]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[11]
    net        POWERLED.un1_count_clk_2[11]
    input  pin POWERLED.count_clk_1[11]/I[1]
    instance   POWERLED.count_clk_1[11] (cell and)
    output pin POWERLED.count_clk_1[11]/OUT
    net        POWERLED.count_clk_1[11]
    input  pin POWERLED.count_clk_fb_13/B[0]
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[12]
81) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[12]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[12]
    net        POWERLED.un1_count_clk_2[12]
    input  pin POWERLED.count_clk_1[12]/I[1]
    instance   POWERLED.count_clk_1[12] (cell and)
    output pin POWERLED.count_clk_1[12]/OUT
    net        POWERLED.count_clk_1[12]
    input  pin POWERLED.count_clk_fb_12/B[0]
    instance   POWERLED.count_clk_fb_12 (cell mux)
    output pin POWERLED.count_clk_fb_12/OUT[0]
    net        POWERLED.count_clk_fb_12
    input  pin POWERLED.count_clk_latmux_12/B[0]
    instance   POWERLED.count_clk_latmux_12 (cell mux)
    output pin POWERLED.count_clk_latmux_12/OUT[0]
    net        POWERLED.count_clk[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[13]
82) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[13]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[13]
    net        POWERLED.un1_count_clk_2[13]
    input  pin POWERLED.count_clk_1[13]/I[1]
    instance   POWERLED.count_clk_1[13] (cell and)
    output pin POWERLED.count_clk_1[13]/OUT
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_fb_11/B[0]
    instance   POWERLED.count_clk_fb_11 (cell mux)
    output pin POWERLED.count_clk_fb_11/OUT[0]
    net        POWERLED.count_clk_fb_11
    input  pin POWERLED.count_clk_latmux_11/B[0]
    instance   POWERLED.count_clk_latmux_11 (cell mux)
    output pin POWERLED.count_clk_latmux_11/OUT[0]
    net        POWERLED.count_clk[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[14]
83) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[14]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[14]
    net        POWERLED.un1_count_clk_2[14]
    input  pin POWERLED.count_clk_1[14]/I[1]
    instance   POWERLED.count_clk_1[14] (cell and)
    output pin POWERLED.count_clk_1[14]/OUT
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_fb_10/B[0]
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[15]
84) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[15]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[15]
    net        POWERLED.un1_count_clk_2[15]
    input  pin POWERLED.count_clk_1[15]/I[1]
    instance   POWERLED.count_clk_1[15] (cell and)
    output pin POWERLED.count_clk_1[15]/OUT
    net        POWERLED.count_clk_1[15]
    input  pin POWERLED.count_clk_fb_9/B[0]
    instance   POWERLED.count_clk_fb_9 (cell mux)
    output pin POWERLED.count_clk_fb_9/OUT[0]
    net        POWERLED.count_clk_fb_9
    input  pin POWERLED.count_clk_latmux_9/B[0]
    instance   POWERLED.count_clk_latmux_9 (cell mux)
    output pin POWERLED.count_clk_latmux_9/OUT[0]
    net        POWERLED.count_clk[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_435
85) instance POWERLED.un2_count_clk_17_0_0_o2 (in view: work.TOP(bdf_type)), output net N_435 (in view: work.TOP(bdf_type))
    net        N_435
    input  pin POWERLED.un2_count_clk_17_0_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_612
86) instance POWERLED.un2_count_clk_17_0_0_a2_0 (in view: work.TOP(bdf_type)), output net N_612 (in view: work.TOP(bdf_type))
    net        N_612
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_546
    input  pin POWERLED.un2_count_clk_17_0_0/I[2]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_615
87) instance POWERLED.un2_count_clk_17_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_615 (in view: work.TOP(bdf_type))
    net        N_615
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_546
    input  pin POWERLED.un2_count_clk_17_0_0/I[2]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_91_1_N
88) instance POWERLED.un1_clk_100khz_30_and_i_0_0 (in view: work.TOP(bdf_type)), output net N_91_1_N (in view: work.TOP(bdf_type))
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_1[3]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_0/OUT
    net        N_603
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0/OUT
    net        POWERLED.un1_dutycycle_96_1
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2/OUT
    net        POWERLED.un1_dutycycle_96
    input  pin POWERLED.un1_dutycycle_172/D2[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[3]
89) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2_2/OUT
    net        N_580
    input  pin POWERLED.N_580_i/I[0]
    instance   POWERLED.N_580_i (cell inv)
    output pin POWERLED.N_580_i/OUT[0]
    net        N_580_i_0
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2/OUT
    net        N_521
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_2/OUT
    net        N_97_2
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[3]
90) instance POWERLED.dutycycle_i[3] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[3] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[3]
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2_0/OUT
    net        N_522
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_2/OUT
    net        N_97_2
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_1[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[2]
91) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[2]
    input  pin POWERLED.un1_clk_100khz_26_and_i_0_x2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_0_x2 (cell xor)
    output pin POWERLED.un1_clk_100khz_26_and_i_0_x2/OUT
    net        N_426_i
    input  pin POWERLED.un1_clk_100khz_26_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_0_a2/OUT
    net        N_502
    input  pin POWERLED.un1_clk_100khz_26_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i/OUT
    net        N_113_f0
    input  pin POWERLED.N_113_f0_i/I[0]
    instance   POWERLED.N_113_f0_i (cell inv)
    output pin POWERLED.N_113_f0_i/OUT[0]
    net        N_113_f0_i
    input  pin POWERLED.dutycycle_eena_1/I[1]
    instance   POWERLED.dutycycle_eena_1 (cell or)
    output pin POWERLED.dutycycle_eena_1/OUT
    net        POWERLED.dutycycle_eena_1
    input  pin POWERLED.dutycycle_en_1/I[0]
    instance   POWERLED.dutycycle_en_1 (cell and)
    output pin POWERLED.dutycycle_en_1/OUT
    net        POWERLED.dutycycle_en_1
    input  pin POWERLED.dutycycle_fb_1/SEL
    instance   POWERLED.dutycycle_fb_1 (cell mux)
    output pin POWERLED.dutycycle_fb_1/OUT[0]
    net        POWERLED.dutycycle_fb_1
    input  pin POWERLED.dutycycle_latmux_1/B[0]
    instance   POWERLED.dutycycle_latmux_1 (cell mux)
    output pin POWERLED.dutycycle_latmux_1/OUT[0]
    net        POWERLED.dutycycle[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[4]
92) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[4]
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2_2/OUT
    net        N_582
    input  pin POWERLED.N_582_i/I[0]
    instance   POWERLED.N_582_i (cell inv)
    output pin POWERLED.N_582_i/OUT[0]
    net        N_582_i_0
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2/OUT
    net        N_515
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_2/OUT
    net        N_101_2
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_0/OUT
    net        N_101_3_N
    input  pin POWERLED.un1_clk_100khz_40_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i/OUT
    net        N_101_f0
    input  pin POWERLED.N_101_f0_i/I[0]
    instance   POWERLED.N_101_f0_i (cell inv)
    output pin POWERLED.N_101_f0_i/OUT[0]
    net        N_101_f0_i
    input  pin POWERLED.dutycycle_eena_6/I[1]
    instance   POWERLED.dutycycle_eena_6 (cell or)
    output pin POWERLED.dutycycle_eena_6/OUT
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_en_6/I[0]
    instance   POWERLED.dutycycle_en_6 (cell and)
    output pin POWERLED.dutycycle_en_6/OUT
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_fb_6/SEL
    instance   POWERLED.dutycycle_fb_6 (cell mux)
    output pin POWERLED.dutycycle_fb_6/OUT[0]
    net        POWERLED.dutycycle_fb_6
    input  pin POWERLED.dutycycle_latmux_6/B[0]
    instance   POWERLED.dutycycle_latmux_6 (cell mux)
    output pin POWERLED.dutycycle_latmux_6/OUT[0]
    net        POWERLED.dutycycle[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[4]
93) instance POWERLED.dutycycle_i[4] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[4] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[4]
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2_0/OUT
    net        N_516
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_2/OUT
    net        N_101_2
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_0/OUT
    net        N_101_3_N
    input  pin POWERLED.un1_clk_100khz_40_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i/OUT
    net        N_101_f0
    input  pin POWERLED.N_101_f0_i/I[0]
    instance   POWERLED.N_101_f0_i (cell inv)
    output pin POWERLED.N_101_f0_i/OUT[0]
    net        N_101_f0_i
    input  pin POWERLED.dutycycle_eena_6/I[1]
    instance   POWERLED.dutycycle_eena_6 (cell or)
    output pin POWERLED.dutycycle_eena_6/OUT
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_en_6/I[0]
    instance   POWERLED.dutycycle_en_6 (cell and)
    output pin POWERLED.dutycycle_en_6/OUT
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_fb_6/SEL
    instance   POWERLED.dutycycle_fb_6 (cell mux)
    output pin POWERLED.dutycycle_fb_6/OUT[0]
    net        POWERLED.dutycycle_fb_6
    input  pin POWERLED.dutycycle_latmux_6/B[0]
    instance   POWERLED.dutycycle_latmux_6 (cell mux)
    output pin POWERLED.dutycycle_latmux_6/OUT[0]
    net        POWERLED.dutycycle[4]
    input  pin POWERLED.dutycycle_i[4]/I[0]
    instance   POWERLED.dutycycle_i[4] (cell inv)
    output pin POWERLED.dutycycle_i[4]/OUT[0]
    net        POWERLED.dutycycle_i_1[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[7]
94) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[7]
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2_2/OUT
    net        N_584
    input  pin POWERLED.N_584_i/I[0]
    instance   POWERLED.N_584_i (cell inv)
    output pin POWERLED.N_584_i/OUT[0]
    net        N_584_i_0
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2/OUT
    net        N_509
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_2/OUT
    net        N_105_2
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_0/OUT
    net        N_105_3_N
    input  pin POWERLED.un1_clk_100khz_36_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i/OUT
    net        N_105_f0
    input  pin POWERLED.N_105_f0_i/I[0]
    instance   POWERLED.N_105_f0_i (cell inv)
    output pin POWERLED.N_105_f0_i/OUT[0]
    net        N_105_f0_i
    input  pin POWERLED.dutycycle_eena_5/I[1]
    instance   POWERLED.dutycycle_eena_5 (cell or)
    output pin POWERLED.dutycycle_eena_5/OUT
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_en_5/I[0]
    instance   POWERLED.dutycycle_en_5 (cell and)
    output pin POWERLED.dutycycle_en_5/OUT
    net        POWERLED.dutycycle_en_5
    input  pin POWERLED.dutycycle_fb_5/SEL
    instance   POWERLED.dutycycle_fb_5 (cell mux)
    output pin POWERLED.dutycycle_fb_5/OUT[0]
    net        POWERLED.dutycycle_fb_5
    input  pin POWERLED.dutycycle_latmux_5/B[0]
    instance   POWERLED.dutycycle_latmux_5 (cell mux)
    output pin POWERLED.dutycycle_latmux_5/OUT[0]
    net        POWERLED.dutycycle[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[7]
95) instance POWERLED.dutycycle_i[7] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[7] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[7]
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2_0/OUT
    net        N_510
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_2/OUT
    net        N_105_2
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_0/OUT
    net        N_105_3_N
    input  pin POWERLED.un1_clk_100khz_36_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i/OUT
    net        N_105_f0
    input  pin POWERLED.N_105_f0_i/I[0]
    instance   POWERLED.N_105_f0_i (cell inv)
    output pin POWERLED.N_105_f0_i/OUT[0]
    net        N_105_f0_i
    input  pin POWERLED.dutycycle_eena_5/I[1]
    instance   POWERLED.dutycycle_eena_5 (cell or)
    output pin POWERLED.dutycycle_eena_5/OUT
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_en_5/I[0]
    instance   POWERLED.dutycycle_en_5 (cell and)
    output pin POWERLED.dutycycle_en_5/OUT
    net        POWERLED.dutycycle_en_5
    input  pin POWERLED.dutycycle_fb_5/SEL
    instance   POWERLED.dutycycle_fb_5 (cell mux)
    output pin POWERLED.dutycycle_fb_5/OUT[0]
    net        POWERLED.dutycycle_fb_5
    input  pin POWERLED.dutycycle_latmux_5/B[0]
    instance   POWERLED.dutycycle_latmux_5 (cell mux)
    output pin POWERLED.dutycycle_latmux_5/OUT[0]
    net        POWERLED.dutycycle[7]
    input  pin POWERLED.dutycycle_i[7]/I[0]
    instance   POWERLED.dutycycle_i[7] (cell inv)
    output pin POWERLED.dutycycle_i[7]/OUT[0]
    net        POWERLED.dutycycle_i_1[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[6]
96) instance POWERLED.dutycycle_i[6] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2/OUT
    net        N_530
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_0/OUT
    net        N_89_1_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_5 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_5/OUT
    net        N_89_4_N
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[14]
97) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2_2/OUT
    net        N_586
    input  pin POWERLED.N_586_i/I[0]
    instance   POWERLED.N_586_i (cell inv)
    output pin POWERLED.N_586_i/OUT[0]
    net        N_586_i_0
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2/OUT
    net        N_524
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_2/OUT
    net        N_93_2
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[14]
98) instance POWERLED.dutycycle_i[14] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[14] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2_0/OUT
    net        N_525
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_2/OUT
    net        N_93_2
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[8]
99) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_1[8]
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_a2_0/OUT
    net        N_599
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_1/I[1]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_1/OUT
    net        N_687
    input  pin POWERLED.N_687_i/I[0]
    instance   POWERLED.N_687_i (cell inv)
    output pin POWERLED.N_687_i/OUT[0]
    net        N_687_i_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_m2/A[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_m2/OUT[0]
    net        N_449
    input  pin POWERLED.N_449_i/I[0]
    instance   POWERLED.N_449_i (cell inv)
    output pin POWERLED.N_449_i/OUT[0]
    net        N_449_i_0
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_109_f0
    input  pin POWERLED.N_109_f0_i/I[0]
    instance   POWERLED.N_109_f0_i (cell inv)
    output pin POWERLED.N_109_f0_i/OUT[0]
    net        N_109_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[9]
100) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[9]
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_4/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_4/OUT
    net        N_594
    input  pin POWERLED.N_594_i/I[0]
    instance   POWERLED.N_594_i (cell inv)
    output pin POWERLED.N_594_i/OUT[0]
    net        N_594_i_0
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2/OUT
    net        N_503
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_2/OUT
    net        N_111_2
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_8/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_8 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_8/OUT
    net        N_111_3_N
    input  pin POWERLED.un1_clk_100khz_30_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i/OUT
    net        N_111_f0
    input  pin POWERLED.N_111_f0_i/I[0]
    instance   POWERLED.N_111_f0_i (cell inv)
    output pin POWERLED.N_111_f0_i/OUT[0]
    net        N_111_f0_i
    input  pin POWERLED.dutycycle_eena_2/I[1]
    instance   POWERLED.dutycycle_eena_2 (cell or)
    output pin POWERLED.dutycycle_eena_2/OUT
    net        POWERLED.dutycycle_eena_2
    input  pin POWERLED.dutycycle_en_2/I[0]
    instance   POWERLED.dutycycle_en_2 (cell and)
    output pin POWERLED.dutycycle_en_2/OUT
    net        POWERLED.dutycycle_en_2
    input  pin POWERLED.dutycycle_fb_2/SEL
    instance   POWERLED.dutycycle_fb_2 (cell mux)
    output pin POWERLED.dutycycle_fb_2/OUT[0]
    net        POWERLED.dutycycle_fb_2
    input  pin POWERLED.dutycycle_latmux_2/B[0]
    instance   POWERLED.dutycycle_latmux_2 (cell mux)
    output pin POWERLED.dutycycle_latmux_2/OUT[0]
    net        POWERLED.dutycycle[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[10]
101) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[11]
102) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[12]
103) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[13]
104) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[15]
105) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[15]
106) instance POWERLED.dutycycle_i[15] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_294_i_0
107) instance POWERLED.N_294_i (in view: work.TOP(bdf_type)), output net N_294_i_0 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[0]
108) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[1]
109) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[2]
110) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[3]
111) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[4]
112) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[5]
113) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[6]
114) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[7]
115) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[8]
116) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[9]
117) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[10]
118) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[11]
119) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[12]
120) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[13]
121) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[14]
122) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[15]
123) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.curr_state_i_2[0]
124) instance POWERLED.curr_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.curr_state_i_2[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i_4
125) instance POWERLED.count_0_sqmuxa_i (in view: work.TOP(bdf_type)), output net POWERLED.count_0_sqmuxa_i_4 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[0]
126) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[1]
127) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[2]
128) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[3]
129) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[4]
130) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[5]
131) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[6]
132) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[7]
133) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[8]
134) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[9]
135) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[10]
136) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[11]
137) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[12]
138) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[13]
139) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[14]
140) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[15]
141) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -15.57ns		 914 /       199
   2		0h:00m:04s		   -15.57ns		 904 /       199
   3		0h:00m:04s		   -14.17ns		 903 /       199
   4		0h:00m:04s		   -14.17ns		 905 /       199
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 40 loads 3 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 47 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2_i_o2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:05s		    -9.80ns		 966 /       204
   6		0h:00m:05s		    -8.51ns		 967 /       204
   7		0h:00m:05s		    -8.35ns		 968 /       204
   8		0h:00m:06s		    -8.35ns		 972 /       204


   9		0h:00m:06s		    -8.35ns		 967 /       204
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_o2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_1_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_2_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_4_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_5_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_12_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto6_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_i_o4_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto15_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.G_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.count_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_39_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_15 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_33_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_i_m2_1_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_6L11_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_a2_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VCC which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_o2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_4L5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_1_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_2_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_4_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_5_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_axb_12_i_l_ofx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto6_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_i_o4_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto15_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":139:9:139:29|Unbuffered I/O POWERLED.un79_clk_100khzlto4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_axb_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.G_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.count_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_11_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_39_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_15 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_m2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_33_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_13_N_3L3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_3L4_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_18 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_7_a2_2_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_i_m2_1_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_6L11_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_a2_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g1_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_7_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_e_N_5L9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_o3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VCC which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net N_92.
@N: FX1017 :|SB_GB inserted on the net N_557.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 182MB peak: 183MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 182MB peak: 183MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 204 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
169 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   204        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 153MB peak: 183MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 180MB peak: 183MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 181MB peak: 183MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 178MB peak: 183MB)

Warning: Found 136 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[0]
1) instance count_RNITFSJ[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNIE5D5[0]/I0
    instance   POWERLED.count_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[0]/O
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_RNITFSJ[0]/I1
    instance   POWERLED.count_RNITFSJ[0] (cell SB_LUT4)
    output pin POWERLED.count_RNITFSJ[0]/O
    net        POWERLED.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_660
2) instance count_RNIPOU53_0[5] (in view: work.powerled_block(netlist)), output net N_660 (in view: work.powerled_block(netlist))
    net        POWERLED.N_660
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNI[0]/I0
    instance   POWERLED.curr_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI[0]/O
    net        POWERLED.N_2360_i
    input  pin POWERLED.count_RNIPOU53_0[5]/I0
    instance   POWERLED.count_RNIPOU53_0[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIPOU53_0[5]/O
    net        POWERLED.N_660
@W: BN137 :|Found combinational loop during mapping at net POWERLED.curr_state[0]
3) instance curr_state_RNICO541[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[15]
4) instance count_RNII1MT[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIDQ1D/I0
    instance   POWERLED.un1_count_cry_14_c_RNIDQ1D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIDQ1D/O
    net        POWERLED.un1_count_cry_14_c_RNIDQ1D
    input  pin POWERLED.count_RNII1MT[15]/I1
    instance   POWERLED.count_RNII1MT[15] (cell SB_LUT4)
    output pin POWERLED.count_RNII1MT[15]/O
    net        POWERLED.count[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa
5) instance count_RNIE5D5[5] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.un1_count_cry_14_c_RNIDQ1D/I2
    instance   POWERLED.un1_count_cry_14_c_RNIDQ1D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIDQ1D/O
    net        POWERLED.un1_count_cry_14_c_RNIDQ1D
    input  pin POWERLED.count_RNII1MT[15]/I1
    instance   POWERLED.count_RNII1MT[15] (cell SB_LUT4)
    output pin POWERLED.count_RNII1MT[15]/O
    net        POWERLED.count[15]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_inv/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_inv/O
    net        POWERLED.N_4856_i
    input  pin POWERLED.un85_clk_100khz_cry_15_c/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c (cell SB_CARRY)
    output pin POWERLED.un85_clk_100khz_cry_15_c/CO
    net        POWERLED.un85_clk_100khz_cry_15_c
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I3
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNI[0]/I0
    instance   POWERLED.curr_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI[0]/O
    net        POWERLED.N_2360_i
    input  pin POWERLED.count_RNIPOU53_0[5]/I0
    instance   POWERLED.count_RNIPOU53_0[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIPOU53_0[5]/O
    net        POWERLED.N_660
    input  pin POWERLED.count_RNIE5D5[5]/I0
    instance   POWERLED.count_RNIE5D5[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[5]/O
    net        POWERLED.count_0_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[14]
6) instance count_RNIGUKT[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNICO0D/I1
    instance   POWERLED.un1_count_cry_13_c_RNICO0D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNICO0D/O
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_RNIGUKT[14]/I1
    instance   POWERLED.count_RNIGUKT[14] (cell SB_LUT4)
    output pin POWERLED.count_RNIGUKT[14]/O
    net        POWERLED.count[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[13]
7) instance count_RNIERJT[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNIBMVC/I1
    instance   POWERLED.un1_count_cry_12_c_RNIBMVC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNIBMVC/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNIERJT[13]/I1
    instance   POWERLED.count_RNIERJT[13] (cell SB_LUT4)
    output pin POWERLED.count_RNIERJT[13]/O
    net        POWERLED.count[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_axb_12
8) instance count_RNICOIT[12] (in view: work.powerled_block(netlist)), output net un1_count_axb_12 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_axb_12
    input  pin POWERLED.un1_count_cry_11_c_RNIAKUC/I1
    instance   POWERLED.un1_count_cry_11_c_RNIAKUC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNIAKUC/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNICOIT[12]/I1
    instance   POWERLED.count_RNICOIT[12] (cell SB_LUT4)
    output pin POWERLED.count_RNICOIT[12]/O
    net        POWERLED.un1_count_axb_12
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[11]
9) instance count_RNIALHT[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNI9ITC/I1
    instance   POWERLED.un1_count_cry_10_c_RNI9ITC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNI9ITC/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNIALHT[11]/I1
    instance   POWERLED.count_RNIALHT[11] (cell SB_LUT4)
    output pin POWERLED.count_RNIALHT[11]/O
    net        POWERLED.count[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[10]
10) instance count_RNI1Q9V[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNI1OLE/I1
    instance   POWERLED.un1_count_cry_9_c_RNI1OLE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNI1OLE/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNI1Q9V[10]/I1
    instance   POWERLED.count_RNI1Q9V[10] (cell SB_LUT4)
    output pin POWERLED.count_RNI1Q9V[10]/O
    net        POWERLED.count[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[9]
11) instance count_RNIO94T[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNI0MKE/I1
    instance   POWERLED.un1_count_cry_8_c_RNI0MKE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNI0MKE/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIO94T[9]/I1
    instance   POWERLED.count_RNIO94T[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIO94T[9]/O
    net        POWERLED.count[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[8]
12) instance count_RNIM63T[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIVJJE/I1
    instance   POWERLED.un1_count_cry_7_c_RNIVJJE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIVJJE/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNIM63T[8]/I1
    instance   POWERLED.count_RNIM63T[8] (cell SB_LUT4)
    output pin POWERLED.count_RNIM63T[8]/O
    net        POWERLED.count[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[7]
13) instance count_RNIK32T[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIUHIE/I1
    instance   POWERLED.un1_count_cry_6_c_RNIUHIE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIUHIE/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNIK32T[7]/I1
    instance   POWERLED.count_RNIK32T[7] (cell SB_LUT4)
    output pin POWERLED.count_RNIK32T[7]/O
    net        POWERLED.count[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[6]
14) instance count_RNII01T[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNITFHE/I1
    instance   POWERLED.un1_count_cry_5_c_RNITFHE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNITFHE/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNII01T[6]/I1
    instance   POWERLED.count_RNII01T[6] (cell SB_LUT4)
    output pin POWERLED.count_RNII01T[6]/O
    net        POWERLED.count[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_axb_5
15) instance count_RNIGTVS[5] (in view: work.powerled_block(netlist)), output net un1_count_axb_5 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_axb_5
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.un1_count_cry_4_c_RNIE839
    input  pin POWERLED.un1_count_cry_4_c_RNISDGE/I0
    instance   POWERLED.un1_count_cry_4_c_RNISDGE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNISDGE/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNIGTVS[5]/I1
    instance   POWERLED.count_RNIGTVS[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIGTVS[5]/O
    net        POWERLED.un1_count_axb_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_axb_4
16) instance count_RNIJEFE[4] (in view: work.powerled_block(netlist)), output net un1_count_axb_4 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_axb_4
    input  pin POWERLED.un1_count_cry_3_c_RNIEQUS/I1
    instance   POWERLED.un1_count_cry_3_c_RNIEQUS (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNIEQUS/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNIJEFE[4]/I1
    instance   POWERLED.count_RNIJEFE[4] (cell SB_LUT4)
    output pin POWERLED.count_RNIJEFE[4]/O
    net        POWERLED.un1_count_axb_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[3]
17) instance count_RNIUHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.un1_count_cry_2_c_RNIC419
    input  pin POWERLED.count_RNIUHGN[3]/I3
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_axb_2
18) instance count_RNIAKSS[2] (in view: work.powerled_block(netlist)), output net un1_count_axb_2 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_axb_2
    input  pin POWERLED.un1_count_cry_1_c_RNIP7DE/I1
    instance   POWERLED.un1_count_cry_1_c_RNIP7DE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIP7DE/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNIAKSS[2]/I1
    instance   POWERLED.count_RNIAKSS[2] (cell SB_LUT4)
    output pin POWERLED.count_RNIAKSS[2]/O
    net        POWERLED.un1_count_axb_2
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_axb_1
19) instance count_RNIUGSJ[1] (in view: work.powerled_block(netlist)), output net un1_count_axb_1 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_axb_1
    input  pin POWERLED.count_RNIE5D5[1]/I0
    instance   POWERLED.count_RNIE5D5[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIUGSJ[1]/I1
    instance   POWERLED.count_RNIUGSJ[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIUGSJ[1]/O
    net        POWERLED.un1_count_axb_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state
20) instance func_state_RNIFFPVI[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I1
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.count_clk_RNI2O4A1[7]/I1
    instance   POWERLED.count_clk_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2O4A1[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNICU5NF[1]/I0
    instance   POWERLED.func_state_RNICU5NF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU5NF[1]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.count_off_RNIT3R01[10]/I1
    instance   POWERLED.count_off_RNIT3R01[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT3R01[10]/O
    net        POWERLED.N_562
    input  pin POWERLED.func_state_RNIBH2F5[1]/I0
    instance   POWERLED.func_state_RNIBH2F5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBH2F5[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNIVO7PG[1]/I0
    instance   POWERLED.func_state_RNIVO7PG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIVO7PG[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIFFPVI[1]/I1
    instance   POWERLED.func_state_RNIFFPVI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFFPVI[1]/O
    net        POWERLED.func_state
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]
21) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI5DLR[1]/I2
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.count_clk_RNI2O4A1[7]/I1
    instance   POWERLED.count_clk_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2O4A1[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNICU5NF[1]/I0
    instance   POWERLED.func_state_RNICU5NF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU5NF[1]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2MQD[1]
22) instance func_state_RNI2MQD[1] (in view: work.powerled_block(netlist)), output net func_state_RNI2MQD[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI99TE[1]/I0
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNIFIL44[1]/I0
    instance   POWERLED.func_state_RNIFIL44[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFIL44[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I0
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI5DLR[1]/I3
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.count_clk_RNI2O4A1[7]/I1
    instance   POWERLED.count_clk_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2O4A1[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNICU5NF[1]/I0
    instance   POWERLED.func_state_RNICU5NF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU5NF[1]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.count_off_RNIT3R01[10]/I1
    instance   POWERLED.count_off_RNIT3R01[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT3R01[10]/O
    net        POWERLED.N_562
    input  pin POWERLED.func_state_RNIBH2F5[1]/I0
    instance   POWERLED.func_state_RNIBH2F5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBH2F5[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNIVO7PG[1]/I0
    instance   POWERLED.func_state_RNIVO7PG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIVO7PG[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIFFPVI[1]/I1
    instance   POWERLED.func_state_RNIFFPVI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFFPVI[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_5[0]
23) instance dutycycle_RNI_5[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_5[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI_0[0]/I0
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_2291_i
24) instance func_state_RNI_1[0] (in view: work.powerled_block(netlist)), output net N_2291_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2291_i
    input  pin POWERLED.func_state_RNI[1]/I1
    instance   POWERLED.func_state_RNI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[1]/O
    net        POWERLED.N_435
    input  pin POWERLED.func_state_RNI_5[1]/I0
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.N_435_i
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_6
25) instance dutycycle_RNIHG6Q6[7] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I2
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[6]
26) instance dutycycle_RNIH1T5A[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI12AS[6]/I0
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_613
27) instance dutycycle_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_613 (in view: work.powerled_block(netlist))
    net        POWERLED.N_613
    input  pin POWERLED.dutycycle_RNI_3[6]/I1
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_1
    input  pin POWERLED.dutycycle_RNI12AS[6]/I1
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[5]
28) instance dutycycle_RNIH61711[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.dutycycle_RNI_6[0]
    input  pin POWERLED.dutycycle_RNI_10[0]/I0
    instance   POWERLED.dutycycle_RNI_10[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_10[0]/O
    net        POWERLED.dutycycle_RNI_10[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I3
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_1
    input  pin POWERLED.dutycycle_RNI12AS[6]/I1
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_0
29) instance func_state_RNIGC9OO[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNII6848[1]/I2
    instance   POWERLED.dutycycle_RNII6848[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII6848[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_6[0]/I2
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.dutycycle_RNI_6[0]
    input  pin POWERLED.dutycycle_RNI_10[0]/I0
    instance   POWERLED.dutycycle_RNI_10[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_10[0]/O
    net        POWERLED.dutycycle_RNI_10[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I3
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_1
    input  pin POWERLED.dutycycle_RNI12AS[6]/I1
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_1
30) instance dutycycle_RNII6848[1] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNII6848[1]/I2
    instance   POWERLED.dutycycle_RNII6848[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII6848[1]/O
    net        POWERLED.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle
31) instance dutycycle_RNIER938[0] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI2O4A1[0]/I2
    instance   POWERLED.dutycycle_RNI2O4A1[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNIER938[0]/I2
    instance   POWERLED.dutycycle_RNIER938[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIER938[0]/O
    net        POWERLED.dutycycle
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_412_i
32) instance count_clk_RNI[6] (in view: work.powerled_block(netlist)), output net N_412_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_4[1]/I1
    instance   POWERLED.func_state_RNI_4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[1]/O
    net        POWERLED.func_state_RNI_4[1]
    input  pin POWERLED.func_state_RNI_6[1]/I0
    instance   POWERLED.func_state_RNI_6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[1]/O
    net        POWERLED.func_state_RNI_6[1]
    input  pin POWERLED.func_state_RNIOI5P1[1]/I1
    instance   POWERLED.func_state_RNIOI5P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOI5P1[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI81IE3[1]/I1
    instance   POWERLED.func_state_RNI81IE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81IE3[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNITL8S5[0]/I1
    instance   POWERLED.dutycycle_RNITL8S5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITL8S5[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIER938[0]/I3
    instance   POWERLED.dutycycle_RNIER938[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIER938[0]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNII6848[1]/I2
    instance   POWERLED.dutycycle_RNII6848[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII6848[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_6[0]/I2
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.dutycycle_RNI_6[0]
    input  pin POWERLED.dutycycle_RNI_10[0]/I0
    instance   POWERLED.dutycycle_RNI_10[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_10[0]/O
    net        POWERLED.dutycycle_RNI_10[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I3
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_1
    input  pin POWERLED.dutycycle_RNI12AS[6]/I1
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI99TE[1]/I1
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNIFIL44[1]/I0
    instance   POWERLED.func_state_RNIFIL44[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFIL44[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I0
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNINSEUC[6]
33) instance count_clk_RNINSEUC[6] (in view: work.powerled_block(netlist)), output net count_clk_RNINSEUC[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.dutycycle_RNI2O4A1_0[0]/I3
    instance   POWERLED.dutycycle_RNI2O4A1_0[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_0[0]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m0
    input  pin POWERLED.func_state_RNIOI5P1[1]/I2
    instance   POWERLED.func_state_RNIOI5P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOI5P1[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI81IE3[1]/I1
    instance   POWERLED.func_state_RNI81IE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81IE3[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNITL8S5[0]/I1
    instance   POWERLED.dutycycle_RNITL8S5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITL8S5[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIER938[0]/I3
    instance   POWERLED.dutycycle_RNIER938[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIER938[0]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNII6848[1]/I2
    instance   POWERLED.dutycycle_RNII6848[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII6848[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_6[0]/I2
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.dutycycle_RNI_6[0]
    input  pin POWERLED.dutycycle_RNI_10[0]/I0
    instance   POWERLED.dutycycle_RNI_10[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_10[0]/O
    net        POWERLED.dutycycle_RNI_10[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I3
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_1
    input  pin POWERLED.dutycycle_RNI12AS[6]/I1
    instance   POWERLED.dutycycle_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[6]/O
    net        POWERLED.dutycycle_eena_13_1
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I2
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI99TE[1]/I1
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNIFIL44[1]/I0
    instance   POWERLED.func_state_RNIFIL44[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFIL44[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I0
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_10[0]
34) instance dutycycle_RNI_10[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_10[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_10[0]
    input  pin POWERLED.func_state_RNI_7[1]/I2
    instance   POWERLED.func_state_RNI_7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_7[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1_ns_1
    input  pin POWERLED.func_state_RNIMQ0F[1]/I1
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNIOI5P1[1]/I3
    instance   POWERLED.func_state_RNIOI5P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOI5P1[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI81IE3[1]/I1
    instance   POWERLED.func_state_RNI81IE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI81IE3[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNITL8S5[0]/I1
    instance   POWERLED.dutycycle_RNITL8S5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITL8S5[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIER938[0]/I3
    instance   POWERLED.dutycycle_RNIER938[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIER938[0]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNII6848[1]/I2
    instance   POWERLED.dutycycle_RNII6848[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII6848[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_6[0]/I2
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.dutycycle_RNI_6[0]
    input  pin POWERLED.dutycycle_RNI_10[0]/I0
    instance   POWERLED.dutycycle_RNI_10[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_10[0]/O
    net        POWERLED.dutycycle_RNI_10[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI_0[0]
35) instance func_state_RNI_0[0] (in view: work.powerled_block(netlist)), output net func_state_RNI_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I0
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.func_state_RNI2MQD[0]
    input  pin POWERLED.dutycycle_RNIDASB1[6]/I2
    instance   POWERLED.dutycycle_RNIDASB1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDASB1[6]/O
    net        POWERLED.dutycycle_eena_13_1_0
    input  pin POWERLED.dutycycle_RNI9S7D5[6]/I3
    instance   POWERLED.dutycycle_RNI9S7D5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9S7D5[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I2
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_5
36) instance dutycycle_RNILC2B6[4] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I2
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/O
    net        POWERLED.dutycycle_e_1[4]
    input  pin POWERLED.dutycycle_RNILC2B6[4]/I2
    instance   POWERLED.dutycycle_RNILC2B6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILC2B6[4]/O
    net        POWERLED.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_421
37) instance func_state_RNI02AS[1] (in view: work.powerled_block(netlist)), output net N_421 (in view: work.powerled_block(netlist))
    net        POWERLED.N_421
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I0
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNI8CJA6[3]/I2
    instance   POWERLED.dutycycle_RNI8CJA6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8CJA6[3]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/O
    net        POWERLED.dutycycle_e_1[4]
    input  pin POWERLED.dutycycle_RNILC2B6[4]/I2
    instance   POWERLED.dutycycle_RNILC2B6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILC2B6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01/O
    net        POWERLED.N_453
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I3
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI99TE[1]/I1
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNIFIL44[1]/I0
    instance   POWERLED.func_state_RNIFIL44[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFIL44[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I0
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI5DLR[1]/I3
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.count_clk_RNI2O4A1[7]/I1
    instance   POWERLED.count_clk_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2O4A1[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNICU5NF[1]/I0
    instance   POWERLED.func_state_RNICU5NF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU5NF[1]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.count_off_RNIT3R01[10]/I1
    instance   POWERLED.count_off_RNIT3R01[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT3R01[10]/O
    net        POWERLED.N_562
    input  pin POWERLED.func_state_RNIBH2F5[1]/I0
    instance   POWERLED.func_state_RNIBH2F5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBH2F5[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNIVO7PG[1]/I0
    instance   POWERLED.func_state_RNIVO7PG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIVO7PG[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIFFPVI[1]/I1
    instance   POWERLED.func_state_RNIFFPVI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFFPVI[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI02AS[1]/I0
    instance   POWERLED.func_state_RNI02AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI02AS[1]/O
    net        POWERLED.N_421
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_8
38) instance dutycycle_RNI8CJA6[3] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I2
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNI8CJA6[3]/I2
    instance   POWERLED.dutycycle_RNI8CJA6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8CJA6[3]/O
    net        POWERLED.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_0
39) instance dutycycle_RNIA8C49[2] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/O
    net        POWERLED.N_71
    input  pin POWERLED.dutycycle_RNIA8C49[2]/I0
    instance   POWERLED.dutycycle_RNIA8C49[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIA8C49[2]/O
    net        POWERLED.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_676
40) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_676 (in view: work.powerled_block(netlist))
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNILP0F[1]/I2
    instance   POWERLED.func_state_RNILP0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNILP0F[1]/O
    net        POWERLED.func_state_RNILP0F[1]
    input  pin POWERLED.dutycycle_RNIHDMC5[3]/I0
    instance   POWERLED.dutycycle_RNIHDMC5[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHDMC5[3]/O
    net        POWERLED.dutycycle_RNIHDMC5[3]
    input  pin POWERLED.dutycycle_RNI8CJA6[3]/I3
    instance   POWERLED.dutycycle_RNI8CJA6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8CJA6[3]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNIFPUF/O
    net        POWERLED.dutycycle_e_1[4]
    input  pin POWERLED.dutycycle_RNILC2B6[4]/I2
    instance   POWERLED.dutycycle_RNILC2B6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILC2B6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/I3
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01/I1
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIIKO01/O
    net        POWERLED.N_453
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNIJHOR3
    input  pin POWERLED.dutycycle_RNIH1T5A[6]/I3
    instance   POWERLED.dutycycle_RNIH1T5A[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH1T5A[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.dutycycle_e_1[7]
    input  pin POWERLED.dutycycle_RNIHG6Q6[7]/I2
    instance   POWERLED.dutycycle_RNIHG6Q6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHG6Q6[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_13[3]/I0
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.N_604
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_10
41) instance dutycycle_RNIK0SC6[14] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNIMSAB1[14]/I2
    instance   POWERLED.dutycycle_RNIMSAB1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMSAB1[14]/O
    net        POWERLED.N_526
    input  pin POWERLED.dutycycle_RNIQ8KL5[14]/I1
    instance   POWERLED.dutycycle_RNIQ8KL5[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQ8KL5[14]/O
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_RNIK0SC6[14]/I2
    instance   POWERLED.dutycycle_RNIK0SC6[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIK0SC6[14]/O
    net        POWERLED.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_11
42) instance dutycycle_RNIT3QT5[13] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_3[13]/I0
    instance   POWERLED.dutycycle_RNI_3[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[13]/O
    net        POWERLED.N_2336_i
    input  pin POWERLED.dutycycle_RNI99TE[13]/I0
    instance   POWERLED.dutycycle_RNI99TE[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI99TE[13]/O
    net        POWERLED.N_598
    input  pin POWERLED.dutycycle_RNI9B7B1[13]/I1
    instance   POWERLED.dutycycle_RNI9B7B1[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9B7B1[13]/O
    net        POWERLED.N_450
    input  pin POWERLED.dutycycle_RNI5FJ65[13]/I1
    instance   POWERLED.dutycycle_RNI5FJ65[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5FJ65[13]/O
    net        POWERLED.dutycycle_RNI5FJ65[13]
    input  pin POWERLED.dutycycle_RNIT3QT5[13]/I2
    instance   POWERLED.dutycycle_RNIT3QT5[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIT3QT5[13]/O
    net        POWERLED.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_7
43) instance dutycycle_RNIGQPC6[12] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE/I2
    instance   POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE/O
    net        POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE
    input  pin POWERLED.dutycycle_RNIGQPC6[12]/I2
    instance   POWERLED.dutycycle_RNIGQPC6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGQPC6[12]/O
    net        POWERLED.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_9
44) instance dutycycle_RNI6G5Q6[11] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE/I2
    instance   POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE/O
    net        POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE
    input  pin POWERLED.dutycycle_RNI6G5Q6[11]/I2
    instance   POWERLED.dutycycle_RNI6G5Q6[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI6G5Q6[11]/O
    net        POWERLED.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_2
45) instance dutycycle_RNITRJC6[10] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/I2
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNICS71 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNICS71
    input  pin POWERLED.dutycycle_RNITRJC6[10]/I2
    instance   POWERLED.dutycycle_RNITRJC6[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITRJC6[10]/O
    net        POWERLED.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_4
46) instance dutycycle_RNIKUPA6[9] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61/I2
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61/O
    net        POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61
    input  pin POWERLED.dutycycle_RNIKUPA6[9]/I2
    instance   POWERLED.dutycycle_RNIKUPA6[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKUPA6[9]/O
    net        POWERLED.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_3
47) instance dutycycle_RNIT1OR5[8] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI14KO1[8]/I2
    instance   POWERLED.dutycycle_RNI14KO1[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI14KO1[8]/O
    net        POWERLED.N_449
    input  pin POWERLED.dutycycle_RNIT70K5[8]/I1
    instance   POWERLED.dutycycle_RNIT70K5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIT70K5[8]/O
    net        POWERLED.dutycycle_RNIT70K5[8]
    input  pin POWERLED.dutycycle_RNIT1OR5[8]/I2
    instance   POWERLED.dutycycle_RNIT1OR5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIT1OR5[8]/O
    net        POWERLED.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_14
48) instance dutycycle_RNIM3TC6[15] (in view: work.powerled_block(netlist)), output net dutycycle_14 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_14
    input  pin POWERLED.dutycycle_RNI_0[15]/I0
    instance   POWERLED.dutycycle_RNI_0[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[15]/O
    net        POWERLED.N_2341_i
    input  pin POWERLED.dutycycle_RNI_2[10]/I1
    instance   POWERLED.dutycycle_RNI_2[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[10]/O
    net        POWERLED.un2_count_clk_17_0_0_a2_0_3
    input  pin POWERLED.dutycycle_RNI_1[14]/I2
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI5QAN[0]/I1
    instance   POWERLED.func_state_RNI5QAN[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5QAN[0]/O
    net        POWERLED.N_6
    input  pin POWERLED.func_state_RNI6SKJ1[0]/I0
    instance   POWERLED.func_state_RNI6SKJ1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6SKJ1[0]/O
    net        POWERLED.N_15
    input  pin POWERLED.func_state_RNI4R67A[1]/I0
    instance   POWERLED.func_state_RNI4R67A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4R67A[1]/O
    net        POWERLED.N_13_0_0_0
    input  pin POWERLED.func_state_RNIGC9OO[0]/I0
    instance   POWERLED.func_state_RNIGC9OO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGC9OO[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2291_i
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIHIN01/O
    net        POWERLED.N_452
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIFNR3/O
    net        POWERLED.dutycycle_set_1
    input  pin POWERLED.dutycycle_RNIH61711[5]/I1
    instance   POWERLED.dutycycle_RNIH61711[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH61711[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI99TE[1]/I1
    instance   POWERLED.func_state_RNI99TE[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI99TE[1]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNIFIL44[1]/I0
    instance   POWERLED.func_state_RNIFIL44[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFIL44[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I0
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI5DLR[1]/I3
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.count_clk_RNI2O4A1[7]/I1
    instance   POWERLED.count_clk_RNI2O4A1[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2O4A1[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNICU5NF[1]/I0
    instance   POWERLED.func_state_RNICU5NF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU5NF[1]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.count_off_RNIT3R01[10]/I1
    instance   POWERLED.count_off_RNIT3R01[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT3R01[10]/O
    net        POWERLED.N_562
    input  pin POWERLED.func_state_RNIBH2F5[1]/I0
    instance   POWERLED.func_state_RNIBH2F5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBH2F5[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNIVO7PG[1]/I0
    instance   POWERLED.func_state_RNIVO7PG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIVO7PG[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIFFPVI[1]/I1
    instance   POWERLED.func_state_RNIFFPVI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFFPVI[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI02AS[1]/I0
    instance   POWERLED.func_state_RNI02AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI02AS[1]/O
    net        POWERLED.N_421
    input  pin POWERLED.dutycycle_RNIM3TC6[15]/I0
    instance   POWERLED.dutycycle_RNIM3TC6[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM3TC6[15]/O
    net        POWERLED.dutycycle_14
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNIUQMRH_0[1]
49) instance func_state_RNIUQMRH[1] (in view: work.powerled_block(netlist)), output net func_state_RNIUQMRH_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I2
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI5DLR[1]/I3
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[11]
50) instance count_clk_RNI0KOA4[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I3
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_clk_2_axb_10
51) instance count_clk_RNINE7B4_0[10] (in view: work.powerled_block(netlist)), output net un1_count_clk_2_axb_10 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_clk_2_axb_10
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.count_clk_1[10]
    input  pin POWERLED.count_clk_RNINE7B4_0[10]/I1
    instance   POWERLED.count_clk_RNINE7B4_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINE7B4_0[10]/O
    net        POWERLED.un1_count_clk_2_axb_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[9]
52) instance count_clk_RNIE5NI4[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIE5NI4[9]/I1
    instance   POWERLED.count_clk_RNIE5NI4[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIE5NI4[9]/O
    net        POWERLED.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[8]
53) instance count_clk_RNIC2MI4[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I1
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNIC2MI4[8]/I1
    instance   POWERLED.count_clk_RNIC2MI4[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIC2MI4[8]/O
    net        POWERLED.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[7]
54) instance count_clk_RNIAVKI4[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAVKI4[7]/I1
    instance   POWERLED.count_clk_RNIAVKI4[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAVKI4[7]/O
    net        POWERLED.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[6]
55) instance count_clk_RNI8SJI4[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_6_c/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_6_c/CO
    net        POWERLED.un1_count_clk_2_cry_6
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I3
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAVKI4[7]/I1
    instance   POWERLED.count_clk_RNIAVKI4[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAVKI4[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_7_c/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_7_c/CO
    net        POWERLED.un1_count_clk_2_cry_7_c
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I3
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNIC2MI4[8]/I1
    instance   POWERLED.count_clk_RNIC2MI4[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIC2MI4[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_8_c/I0
    instance   POWERLED.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_8_c/CO
    net        POWERLED.un1_count_clk_2_cry_8_c
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I3
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIE5NI4[9]/I1
    instance   POWERLED.count_clk_RNIE5NI4[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIE5NI4[9]/O
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_9_c/I0
    instance   POWERLED.un1_count_clk_2_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_9_c/CO
    net        POWERLED.un1_count_clk_2_cry_9_c
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I3
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.count_clk_1[10]
    input  pin POWERLED.count_clk_RNINE7B4_0[10]/I1
    instance   POWERLED.count_clk_RNINE7B4_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINE7B4_0[10]/O
    net        POWERLED.un1_count_clk_2_axb_10
    input  pin POWERLED.un1_count_clk_2_cry_10_c/I0
    instance   POWERLED.un1_count_clk_2_cry_10_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_10_c/CO
    net        POWERLED.un1_count_clk_2_cry_10
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I3
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNI0KOA4[11]/I3
    instance   POWERLED.count_clk_RNI0KOA4[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0KOA4[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNINSEUC[10]/I0
    instance   POWERLED.count_clk_RNINSEUC[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[10]/O
    net        POWERLED.count_clk_RNINSEUC[10]
    input  pin POWERLED.count_clk_RNINSEUC_0[10]/I0
    instance   POWERLED.count_clk_RNINSEUC_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_0[10]/O
    net        POWERLED.count_clk_RNINSEUC_0[10]
    input  pin POWERLED.count_clk_RNINSEUC[6]/I0
    instance   POWERLED.count_clk_RNINSEUC[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[6]/O
    net        POWERLED.count_clk_RNINSEUC[6]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI5DLR[1]/I3
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_0
    input  pin POWERLED.func_state_RNIH37EG[1]/I1
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[5]
56) instance count_clk_RNI6PII4[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNI6PII4[5]/I1
    instance   POWERLED.count_clk_RNI6PII4[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6PII4[5]/O
    net        POWERLED.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[4]
57) instance count_clk_RNI4MHI4[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI4MHI4[4]/I1
    instance   POWERLED.count_clk_RNI4MHI4[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI4MHI4[4]/O
    net        POWERLED.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[3]
58) instance count_clk_RNI2JGI4[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI2JGI4[3]/I1
    instance   POWERLED.count_clk_RNI2JGI4[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4[3]/O
    net        POWERLED.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[2]
59) instance count_clk_RNI0GFI4[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I1
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI0GFI4[2]/I1
    instance   POWERLED.count_clk_RNI0GFI4[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI0GFI4[2]/O
    net        POWERLED.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[1]
60) instance count_clk_RNIA3UF4[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIA3UF4[1]/I1
    instance   POWERLED.count_clk_RNIA3UF4[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIA3UF4[1]/O
    net        POWERLED.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[0]
61) instance count_clk_RNI92UF4[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNI92UF4[0]/I1
    instance   POWERLED.count_clk_RNI92UF4[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI92UF4[0]/O
    net        POWERLED.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[13]
62) instance count_clk_RNI4QQA4[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_RNI4QQA4[13]/I1
    instance   POWERLED.count_clk_RNI4QQA4[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI4QQA4[13]/O
    net        POWERLED.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_clk_2_axb_12
63) instance count_clk_RNI2NPA4_0[12] (in view: work.powerled_block(netlist)), output net un1_count_clk_2_axb_12 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_clk_2_axb_12
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.count_clk_1[12]
    input  pin POWERLED.count_clk_RNI2NPA4_0[12]/I1
    instance   POWERLED.count_clk_RNI2NPA4_0[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2NPA4_0[12]/O
    net        POWERLED.un1_count_clk_2_axb_12
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_1[14]
64) instance un1_count_clk_2_cry_13_c_RNI6TRA4 (in view: work.powerled_block(netlist)), output net count_clk_1[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNIUMD84_0[14]/I1
    instance   POWERLED.count_clk_RNIUMD84_0[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIUMD84_0[14]/O
    net        POWERLED.un1_count_clk_2_axb_14
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI6TRA4/O
    net        POWERLED.count_clk_1[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[15]
65) instance count_clk_RNI80TA4[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.count_clk_1[15]
    input  pin POWERLED.count_clk_RNI80TA4[15]/I1
    instance   POWERLED.count_clk_RNI80TA4[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI80TA4[15]/O
    net        POWERLED.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_625
66) instance count_clk_RNI2JGI4_1[3] (in view: work.powerled_block(netlist)), output net N_625 (in view: work.powerled_block(netlist))
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC_1[10]/I1
    instance   POWERLED.count_clk_RNINSEUC_1[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC_1[10]/O
    net        POWERLED.N_668
    input  pin POWERLED.func_state_RNIS94QD[1]/I1
    instance   POWERLED.func_state_RNIS94QD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS94QD[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_2
    input  pin POWERLED.func_state_RNIH37EG[1]/I3
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNINSEUC[7]
67) instance count_clk_RNINSEUC[7] (in view: work.powerled_block(netlist)), output net count_clk_RNINSEUC[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNINSEUC[7]
    input  pin POWERLED.func_state_RNIS94QD[1]/I2
    instance   POWERLED.func_state_RNIS94QD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS94QD[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_2
    input  pin POWERLED.func_state_RNIH37EG[1]/I3
    instance   POWERLED.func_state_RNIH37EG[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH37EG[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_5
    input  pin POWERLED.func_state_RNIUQMRH[1]/I0
    instance   POWERLED.func_state_RNIUQMRH[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUQMRH[1]/O
    net        POWERLED.func_state_RNIUQMRH_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8SJI4[6]/I1
    instance   POWERLED.count_clk_RNI8SJI4[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SJI4[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNI2JGI4_1[3]/I0
    instance   POWERLED.count_clk_RNI2JGI4_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2JGI4_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNINSEUC[7]/I0
    instance   POWERLED.count_clk_RNINSEUC[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINSEUC[7]/O
    net        POWERLED.count_clk_RNINSEUC[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[7]
68) instance count_off_RNIDTBQ11[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GB6G/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIDTBQ11[7]/I1
    instance   POWERLED.count_off_RNIDTBQ11[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDTBQ11[7]/O
    net        POWERLED.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[6]
69) instance count_off_RNIBQAQ11[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI7EA6G/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNIBQAQ11[6]/I1
    instance   POWERLED.count_off_RNIBQAQ11[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBQAQ11[6]/O
    net        POWERLED.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[5]
70) instance count_off_RNI9N9Q11[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI6C96G/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI6C96G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI6C96G/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNI9N9Q11[5]/I1
    instance   POWERLED.count_off_RNI9N9Q11[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI9N9Q11[5]/O
    net        POWERLED.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[4]
71) instance count_off_RNI7K8Q11[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNI7K8Q11[4]/I2
    instance   POWERLED.count_off_RNI7K8Q11[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI7K8Q11[4]/O
    net        POWERLED.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[3]
72) instance count_off_RNI5H7Q11[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.count_off_RNI5H7Q11[3]/I2
    instance   POWERLED.count_off_RNI5H7Q11[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5H7Q11[3]/O
    net        POWERLED.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[2]
73) instance count_off_RNI3E6Q11[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI3666G/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI3666G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI3666G/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNI3E6Q11[2]/I1
    instance   POWERLED.count_off_RNI3E6Q11[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI3E6Q11[2]/O
    net        POWERLED.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[1]
74) instance count_off_RNIB56B11[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNIB56B11[1]/I2
    instance   POWERLED.count_off_RNIB56B11[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIB56B11[1]/O
    net        POWERLED.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[0]
75) instance count_off_RNIA46B11[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNICU5NF[0]/I1
    instance   POWERLED.count_off_RNICU5NF[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNICU5NF[0]/O
    net        POWERLED.count_off_1[0]
    input  pin POWERLED.count_off_RNIA46B11[0]/I1
    instance   POWERLED.count_off_RNIA46B11[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIA46B11[0]/O
    net        POWERLED.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[8]
76) instance count_off_RNIF0DQ11[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNI9IC6G/O
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_RNIF0DQ11[8]/I1
    instance   POWERLED.count_off_RNIF0DQ11[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIF0DQ11[8]/O
    net        POWERLED.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[13]
77) instance count_off_RNI7R2N11[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNIL0U4G/O
    net        POWERLED.count_off_1[13]
    input  pin POWERLED.count_off_RNI7R2N11[13]/I1
    instance   POWERLED.count_off_RNI7R2N11[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI7R2N11[13]/O
    net        POWERLED.count_off[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[12]
78) instance count_off_RNI5O1N11[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNIKUS4G/O
    net        POWERLED.count_off_1[12]
    input  pin POWERLED.count_off_RNI5O1N11[12]/I1
    instance   POWERLED.count_off_RNI5O1N11[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5O1N11[12]/O
    net        POWERLED.count_off[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[11]
79) instance count_off_RNI3L0N11[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[11]
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNIJSR4G/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNI3L0N11[11]/I1
    instance   POWERLED.count_off_RNI3L0N11[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI3L0N11[11]/O
    net        POWERLED.count_off[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[10]
80) instance count_off_RNIQDJO11[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNIBME6G/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNIBME6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNIBME6G/O
    net        POWERLED.count_off_1[10]
    input  pin POWERLED.count_off_RNIQDJO11[10]/I1
    instance   POWERLED.count_off_RNIQDJO11[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIQDJO11[10]/O
    net        POWERLED.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[9]
81) instance count_off_RNIH3EQ11[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[9]
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNIAKD6G/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNIH3EQ11[9]/I1
    instance   POWERLED.count_off_RNIH3EQ11[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIH3EQ11[9]/O
    net        POWERLED.count_off[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[14]
82) instance count_off_RNI9U3N11[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[14]
    input  pin POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G/I1
    instance   POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_13_c_RNIM2V4G/O
    net        POWERLED.count_off_1[14]
    input  pin POWERLED.count_off_RNI9U3N11[14]/I1
    instance   POWERLED.count_off_RNI9U3N11[14] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI9U3N11[14]/O
    net        POWERLED.count_off[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[15]
83) instance count_off_RNIB15N11[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[15]
    input  pin POWERLED.un3_count_off_1_cry_14_c_RNIN405G/I0
    instance   POWERLED.un3_count_off_1_cry_14_c_RNIN405G (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_14_c_RNIN405G/O
    net        POWERLED.un3_count_off_1_cry_14_c_RNIN405G
    input  pin POWERLED.count_off_RNIB15N11[15]/I1
    instance   POWERLED.count_off_RNIB15N11[15] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIB15N11[15]/O
    net        POWERLED.count_off[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_RNICOIT_0[12]
84) instance count_RNICOIT_0[12] (in view: work.powerled_block(netlist)), output net count_RNICOIT_0[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_RNICOIT_0[12]
    input  pin POWERLED.un85_clk_100khz_cry_12_c_inv/I1
    instance   POWERLED.un85_clk_100khz_cry_12_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_12_c_inv/O
    net        POWERLED.mult1_un82_sum_i[8]
    input  pin POWERLED.count_RNICOIT_0[12]/I0
    instance   POWERLED.count_RNICOIT_0[12] (cell SB_LUT4)
    output pin POWERLED.count_RNICOIT_0[12]/O
    net        POWERLED.count_RNICOIT_0[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_RNIGTVS_1[5]
85) instance count_RNIGTVS_1[5] (in view: work.powerled_block(netlist)), output net count_RNIGTVS_1[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_RNIGTVS_1[5]
    input  pin POWERLED.un85_clk_100khz_cry_5_c_inv/I1
    instance   POWERLED.un85_clk_100khz_cry_5_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_5_c_inv/O
    net        POWERLED.mult1_un131_sum_i[8]
    input  pin POWERLED.count_RNIGTVS_1[5]/I0
    instance   POWERLED.count_RNIGTVS_1[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIGTVS_1[5]/O
    net        POWERLED.count_RNIGTVS_1[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_RNIJEFE_0[4]
86) instance count_RNIJEFE_0[4] (in view: work.powerled_block(netlist)), output net count_RNIJEFE_0[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_RNIJEFE_0[4]
    input  pin POWERLED.un85_clk_100khz_cry_4_c_inv/I1
    instance   POWERLED.un85_clk_100khz_cry_4_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_4_c_inv/O
    net        POWERLED.mult1_un138_sum_i[8]
    input  pin POWERLED.count_RNIJEFE_0[4]/I0
    instance   POWERLED.count_RNIJEFE_0[4] (cell SB_LUT4)
    output pin POWERLED.count_RNIJEFE_0[4]/O
    net        POWERLED.count_RNIJEFE_0[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_RNIAKSS_0[2]
87) instance count_RNIAKSS_0[2] (in view: work.powerled_block(netlist)), output net count_RNIAKSS_0[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_RNIAKSS_0[2]
    input  pin POWERLED.un85_clk_100khz_cry_2_c_inv/I1
    instance   POWERLED.un85_clk_100khz_cry_2_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_2_c_inv/O
    net        POWERLED.mult1_un152_sum_i[8]
    input  pin POWERLED.count_RNIAKSS_0[2]/I0
    instance   POWERLED.count_RNIAKSS_0[2] (cell SB_LUT4)
    output pin POWERLED.count_RNIAKSS_0[2]/O
    net        POWERLED.count_RNIAKSS_0[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_RNIUGSJ_0[1]
88) instance count_RNIUGSJ_0[1] (in view: work.powerled_block(netlist)), output net count_RNIUGSJ_0[1] (in view: work.powerled_block(netlist))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]
89) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2226_i
90) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2226_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_670
91) instance curr_state_RNI3DJU[1] (in view: work.pch_pwrok_block(netlist)), output net N_670 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
92) instance curr_state_RNI1TUH1[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2244_i
93) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_2244_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[12]
94) instance count_RNIS4CH3[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[11]
95) instance count_RNIQ1BH3[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10
96) instance count_RNIHPOM3[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_9
97) instance count_RNIOV3T1[9] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[8]
98) instance count_RNI6A7E3[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_7
99) instance count_RNIMT3T1[7] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[6]
100) instance count_RNI245E3[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[5]
101) instance count_RNI014E3[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_4
102) instance count_RNIJQ3T1[4] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[3]
103) instance count_RNISQ1E3[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
104) instance count_RNIQN0E3[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1
105) instance count_RNIGN3T1[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_1_i_a2_11[0]
106) instance count_RNI9P6MA[2] (in view: work.pch_pwrok_block(netlist)), output net count_1_i_a2_11[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_13
107) instance count_RNIHI041[1] (in view: work.pch_pwrok_block(netlist)), output net count_rst_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_5
108) instance un2_count_1_cry_8_c_RNIGD4H1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_5 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_7
109) instance un2_count_1_cry_6_c_RNIE92H1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_10
110) instance un2_count_1_cry_3_c_RNIB3VG1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[0]
111) instance count_RNIHOJLA[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_386
112) instance count_RNIHFFK7_0[1] (in view: work.pch_pwrok_block(netlist)), output net N_386 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[14]
113) instance count_RNI0BEH3[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_13
114) instance count_RNIU7DH3[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
115) instance count_RNI2EFH3[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
116) instance curr_state_RNI2UUH1[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
117) instance curr_state_2_RNITHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_RNI[1]
118) instance curr_state_2_RNI[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2_RNI[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
119) instance count_2_RNIHA461[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
120) instance count_2_RNIF7361[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
121) instance count_2_RNID4261[2] (in view: work.vpp_vddq_block(netlist)), output net count_2[2] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1
122) instance count_2_RNIU2QU[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
123) instance count_2_RNIT1QU[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_RNIUIRH[1]
124) instance curr_state_2_RNIUIRH[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2_RNIUIRH[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1_i
125) instance count_2_RNIOUR33[1] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[6]
126) instance un1_count_2_1_cry_5_c_RNILG661_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
127) instance count_2_RNIJD561[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
128) instance count_2_RNIPM861[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
129) instance count_2_RNINJ761[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
130) instance count_2_RNI4TU51[10] (in view: work.vpp_vddq_block(netlist)), output net count_2[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
131) instance count_2_RNIRP961[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
132) instance count_2_RNIDR4C1[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
133) instance count_2_RNIFU5C1[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
134) instance count_2_RNIH17C1[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
135) instance count_2_RNIJ48C1[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
136) instance count_2_RNIL79C1[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 99.80ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jun 09 11:20:48 2022
#


Top view:               TOP
Requested Frequency:    10.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -17.611

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       10.0 MHz      8.5 MHz       99.798        117.410       -17.611     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  99.798      -17.611  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                                Starting                                              Arrival            
Instance                        Reference        Type        Pin     Net              Time        Slack  
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
COUNTER.counter[0]              TOP|FPGA_OSC     SB_DFF      Q       counter[0]       0.796       -17.611
COUNTER.counter[2]              TOP|FPGA_OSC     SB_DFF      Q       counter[2]       0.796       -17.539
COUNTER.counter[3]              TOP|FPGA_OSC     SB_DFF      Q       counter[3]       0.796       -17.508
COUNTER.counter[4]              TOP|FPGA_OSC     SB_DFF      Q       counter[4]       0.796       -17.415
COUNTER.counter[1]              TOP|FPGA_OSC     SB_DFF      Q       counter[1]       0.796       -17.412
COUNTER.counter[5]              TOP|FPGA_OSC     SB_DFF      Q       counter[5]       0.796       -17.339
COUNTER.counter[6]              TOP|FPGA_OSC     SB_DFF      Q       counter[6]       0.796       -17.308
COUNTER.counter[7]              TOP|FPGA_OSC     SB_DFF      Q       counter[7]       0.796       -17.215
COUNTER.counter[8]              TOP|FPGA_OSC     SB_DFF      Q       counter[8]       0.796       -17.212
RSMRST_PWRGD.RSMRSTn_2_rep1     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_rep1     0.796       -17.202
=========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                Required            
Instance                   Reference        Type        Pin     Net                Time         Slack  
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]     TOP|FPGA_OSC     SB_DFFE     D       N_437_rep1         99.643       -17.611
POWERLED.pwm_out           TOP|FPGA_OSC     SB_DFFR     D       pwm_out_0          99.643       -17.611
POWERLED.count_off[0]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[0]     99.643       64.443 
POWERLED.count_off[1]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[1]     99.643       64.443 
POWERLED.count_off[2]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[2]     99.643       64.443 
POWERLED.count_off[3]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[3]     99.643       64.443 
POWERLED.count_off[4]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[4]     99.643       64.443 
POWERLED.count_off[5]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[5]     99.643       64.443 
POWERLED.count_off[6]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[6]     99.643       64.443 
POWERLED.count_off[7]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[7]     99.643       64.443 
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      99.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.643

    - Propagation time:                      117.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.612

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           18        
POWERLED.G_141                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_141                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_141                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      I2       In      -         7.963       -         
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      O        Out     0.558     8.521       -         
dutycycle_RNIT70K5[8]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      I2       In      -         9.892       -         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      O        Out     0.558     10.450      -         
dutycycle_3                                                           Net          -        -       1.371     -           26        
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      I0       In      -         11.821      -         
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      O        Out     0.661     12.483      -         
dutycycle_RNI_2[8]                                                    Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         13.854      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     14.515      -         
N_8_2                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      I0       In      -         15.886      -         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      O        Out     0.569     16.455      -         
G_7_i_0                                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      I0       In      -         17.826      -         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      O        Out     0.661     18.487      -         
dutycycle_RNI_1[9]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      I1       In      -         19.858      -         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      O        Out     0.589     20.447      -         
dutycycle_RNI[14]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.352      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.732      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.746      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.932      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.946      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.132      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.146      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.332      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.718      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.183      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.554      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.215      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.587      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     27.176      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.547      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.208      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.113      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.493      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.507      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.693      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.707      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.893      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.093      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     32.068      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.100      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.385      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.399      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.585      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.785      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.799      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.985      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.999      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.185      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.571      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.036      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.407      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.069      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.974      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.353      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.367      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.553      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.753      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.767      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.953      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.967      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.153      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.539      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.004      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.375      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.037      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.942      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.321      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.335      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.521      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.721      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.735      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.921      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.935      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.121      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.507      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.972      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.343      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.005      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.910      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.289      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.303      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.489      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.689      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.703      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.889      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.903      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.089      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.475      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.940      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.311      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.973      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.878      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.257      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.271      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.457      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.471      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.657      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.671      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.857      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.871      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.057      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.443      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.908      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.279      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.941      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.846      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.225      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.239      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.425      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.625      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.639      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.825      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.839      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.025      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.411      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.877      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.909      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.814      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.194      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.207      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.394      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.407      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.594      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.793      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.808      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.993      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.379      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.845      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.877      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.782      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.162      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.176      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.362      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.562      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.576      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.762      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.776      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.962      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.813      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.845      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.750      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.130      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.144      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.330      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.344      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.530      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.544      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.730      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.744      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.930      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.781      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.813      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.098      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.112      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.298      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.312      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.498      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.512      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.698      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.712      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.898      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.749      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.781      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.066      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.080      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.266      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.280      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.466      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.666      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.680      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.866      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.717      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.749      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.034      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.048      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.234      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.434      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.448      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.634      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.834      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.685      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.718      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.002      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.016      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.202      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.402      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.416      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.602      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.802      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.653      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.686      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.970      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.984      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.170     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.184     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.370     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.384     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.570     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.584     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.770     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.156     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.621     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.992     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.654     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.559     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.938     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.952     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.138     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.152     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.338     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.352     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.538     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.552     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.738     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.124     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.589     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.960     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.622     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.993     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.654     -         
mult1_un166_sum_i[8]                                                  Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.559     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.897     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.911     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.097     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.111     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.297     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.311     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.497     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.511     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.697     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.711     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.897     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.911     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.097     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.111     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.297     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.311     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.497     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.511     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.697     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.711     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.897     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.911     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.097     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.111     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.297     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.311     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.497     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.511     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.697     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.711     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.897     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.283     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.748     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.255     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.410 is 51.526(43.9%) logic and 65.884(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      99.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.643

    - Propagation time:                      117.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.612

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           18        
POWERLED.G_141                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_141                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_141                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      I2       In      -         7.963       -         
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      O        Out     0.558     8.521       -         
dutycycle_RNIT70K5[8]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      I2       In      -         9.892       -         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      O        Out     0.558     10.450      -         
dutycycle_3                                                           Net          -        -       1.371     -           26        
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      I0       In      -         11.821      -         
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      O        Out     0.661     12.483      -         
dutycycle_RNI_2[8]                                                    Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         13.854      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     14.515      -         
N_8_2                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      I0       In      -         15.886      -         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      O        Out     0.569     16.455      -         
G_7_i_0                                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      I0       In      -         17.826      -         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      O        Out     0.661     18.487      -         
dutycycle_RNI_1[9]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      I1       In      -         19.858      -         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      O        Out     0.589     20.447      -         
dutycycle_RNI[14]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.352      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.732      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.746      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.932      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.946      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.132      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.146      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.332      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.718      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.183      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.554      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.215      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.587      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     27.176      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.547      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.208      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.113      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.493      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.507      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.693      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.707      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.893      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.093      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     32.068      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.100      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         35.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.385      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.399      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.585      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.785      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.799      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.985      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.999      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.185      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.571      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.036      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.407      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.069      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.974      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.353      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.367      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.553      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.753      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.767      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.953      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.967      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.153      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.539      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     42.004      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.375      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.037      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.942      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.321      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.335      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.521      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.721      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.735      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.921      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.935      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.121      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.507      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.972      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.343      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     49.005      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.910      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.289      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.303      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.489      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.689      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.703      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.889      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.903      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.089      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.475      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.940      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.311      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.973      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.878      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.257      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.271      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.457      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.471      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.657      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.671      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.857      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.871      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.057      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.443      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.908      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.279      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.941      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.846      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.225      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.239      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.425      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.625      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.639      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.825      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.839      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.025      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.411      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.877      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.909      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.814      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.194      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.207      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.394      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.407      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.594      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.608      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.793      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.808      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.993      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.379      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.845      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.877      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.782      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.162      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.176      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.362      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.562      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.576      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.762      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.776      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.962      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.813      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.845      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.750      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.130      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.144      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.330      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.344      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.530      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.544      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.730      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.744      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.930      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.781      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.813      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.098      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.112      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.298      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.312      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.498      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.512      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.698      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.712      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.898      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.749      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.781      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.066      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.080      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.266      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.280      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.466      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.666      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.680      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.866      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.717      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.749      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.034      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.048      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.234      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.434      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.448      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.634      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.834      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.685      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.718      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     95.002      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         95.016      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.202      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.402      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.416      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.602      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.802      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.653      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.686      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.970      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.984      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.170     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.184     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.370     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.384     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.570     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.584     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.770     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.156     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.621     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.992     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.654     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.559     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.938     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.952     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.138     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.152     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.338     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.352     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.538     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.552     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.738     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.124     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.589     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.960     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.622     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.993     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.654     -         
mult1_un166_sum_i[8]                                                  Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.559     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.897     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.911     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.097     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.111     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.297     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.311     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.497     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.511     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.697     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.711     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.897     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.911     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.097     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.111     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.297     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.311     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.497     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.511     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.697     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.711     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.897     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.911     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.097     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.111     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.297     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.311     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.497     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.511     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.697     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.711     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.897     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.283     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.748     -         
pwm_out_0                                                             Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.255     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.410 is 51.526(43.9%) logic and 65.884(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      99.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.643

    - Propagation time:                      117.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.587

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           18        
POWERLED.G_141                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_141                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_141                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      I2       In      -         7.963       -         
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      O        Out     0.558     8.521       -         
dutycycle_RNIT70K5[8]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      I2       In      -         9.892       -         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      O        Out     0.558     10.450      -         
dutycycle_3                                                           Net          -        -       1.371     -           26        
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      I0       In      -         11.821      -         
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      O        Out     0.661     12.483      -         
dutycycle_RNI_2[8]                                                    Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         13.854      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     14.515      -         
N_8_2                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      I0       In      -         15.886      -         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      O        Out     0.569     16.455      -         
G_7_i_0                                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      I0       In      -         17.826      -         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      O        Out     0.661     18.487      -         
dutycycle_RNI_1[9]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      I1       In      -         19.858      -         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      O        Out     0.589     20.447      -         
dutycycle_RNI[14]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.352      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.732      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.746      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.932      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.946      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.132      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.146      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.332      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.718      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.183      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.554      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.215      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         26.121      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     26.500      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.514      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.700      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.714      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.900      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         27.286      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     27.751      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         29.122      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.784      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.689      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     31.068      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     32.043      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.414      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.076      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.360      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.374      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.560      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.574      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.760      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.774      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.960      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.974      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.160      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.546      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.011      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.382      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.044      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.328      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.342      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.528      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.542      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.728      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.742      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.928      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.942      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.128      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.514      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.980      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.350      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.012      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.917      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.297      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.310      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.496      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.511      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.697      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.711      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.897      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.910      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.096      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.483      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.948      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.319      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.980      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.885      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.265      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.279      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.465      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.665      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.679      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.865      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.879      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.065      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.451      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.916      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.287      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.948      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.853      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.233      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.247      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.433      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.633      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.647      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.833      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.033      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.419      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.884      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.255      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.916      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.821      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.201      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.215      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.401      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.601      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.615      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.801      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.815      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.001      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.387      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.852      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.223      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.884      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.789      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.169      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.183      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.369      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.569      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.583      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.769      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.783      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.969      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.355      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.820      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.191      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.853      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.757      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.137      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.151      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.337      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.351      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.537      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.551      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.737      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.751      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.937      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.323      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.788      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.821      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.105      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.119      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.305      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.319      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.505      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.519      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.705      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.719      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.905      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.291      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.756      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.127      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.789      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.073      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.273      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.287      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.473      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.487      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.673      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.687      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.873      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.259      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.724      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.095      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.757      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.662      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.041      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.055      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.241      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.255      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.441      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.641      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.655      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.841      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.692      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.063      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.725      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.630      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.009      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.023      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.209      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.223      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.409      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.423      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.609      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.809      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.660      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.693      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.598      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.978      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.177      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.377      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.391      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.578      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.778      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.629      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.661      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.566      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.946      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.146     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.160     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.346     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.360     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.546     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.560     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.746     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.132     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.597     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.968     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.629     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.534     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.914     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.928     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.114     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.128     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.314     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.328     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.514     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.528     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.714     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.100     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.565     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.936     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.597     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.968     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.630     -         
mult1_un166_sum_i[8]                                                  Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.535     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.872     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.886     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.072     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.086     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.272     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.286     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.472     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.486     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.672     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.686     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.872     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.886     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.072     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.086     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.272     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.286     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.472     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.486     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.672     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.686     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.872     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.886     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.072     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.086     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.272     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.286     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.472     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.486     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.672     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.686     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.872     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.258     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.723     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.230     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.385 is 51.595(44.0%) logic and 65.790(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      99.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.643

    - Propagation time:                      117.230
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.587

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           18        
POWERLED.G_141                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_141                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_141                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      I2       In      -         7.963       -         
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      O        Out     0.558     8.521       -         
dutycycle_RNIT70K5[8]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      I2       In      -         9.892       -         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      O        Out     0.558     10.450      -         
dutycycle_3                                                           Net          -        -       1.371     -           26        
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      I0       In      -         11.821      -         
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      O        Out     0.661     12.483      -         
dutycycle_RNI_2[8]                                                    Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         13.854      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     14.515      -         
N_8_2                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      I0       In      -         15.886      -         
POWERLED.dutycycle_RNI[9]                                             SB_LUT4      O        Out     0.569     16.455      -         
G_7_i_0                                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      I0       In      -         17.826      -         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      O        Out     0.661     18.487      -         
dutycycle_RNI_1[9]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      I1       In      -         19.858      -         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      O        Out     0.589     20.447      -         
dutycycle_RNI[14]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.352      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.732      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.746      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.932      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.946      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.132      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.146      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.332      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.718      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.183      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.554      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.215      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         26.121      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     26.500      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.514      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.700      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.714      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.900      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         27.286      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     27.751      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         29.122      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.784      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.689      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     31.068      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     32.043      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.414      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.076      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.360      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.374      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.560      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.574      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.760      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.774      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.960      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.974      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.160      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.546      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     37.011      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.382      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.044      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.328      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.342      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.528      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.542      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.728      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.742      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.928      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.942      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.128      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.514      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.980      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.350      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     44.012      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.917      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.297      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.310      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.496      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.511      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.697      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.711      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.897      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.910      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.096      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.483      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.948      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.319      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.980      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.885      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.265      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.279      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.465      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.665      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.679      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.865      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.879      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.065      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.451      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.916      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.287      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.948      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.853      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.233      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.247      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.433      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.633      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.647      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.833      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.033      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.419      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.884      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.255      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.916      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.821      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.201      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.215      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.401      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.601      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.615      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.801      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.815      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     61.001      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.387      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.852      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.223      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.884      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.789      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.169      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.183      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.369      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.569      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.583      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.769      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.783      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.969      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.355      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.820      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.191      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.853      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.757      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.137      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.151      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.337      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.351      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.537      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.551      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.737      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.751      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.937      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.323      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.788      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.821      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.105      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.119      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.305      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.319      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.505      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.519      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.705      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.719      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.905      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.291      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.756      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.127      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.789      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.073      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.273      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.287      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.473      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.487      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.673      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.687      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.873      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.259      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.724      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.095      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.757      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.662      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.041      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.055      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.241      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.255      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.441      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.641      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.655      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.841      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.692      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.063      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.725      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.630      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     90.009      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         90.023      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.209      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.223      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.409      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.423      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.609      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.809      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.660      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.693      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.598      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.978      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.177      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.377      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.391      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.578      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.778      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.629      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         98.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.661      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.566      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.946      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.146     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.160     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.346     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.360     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.546     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.560     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.746     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.132     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.597     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.968     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.629     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.534     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.914     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.928     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.114     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.128     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.314     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.328     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.514     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.528     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.714     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.100     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.565     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.936     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.597     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.968     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.630     -         
mult1_un166_sum_i[8]                                                  Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.535     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.872     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.886     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.072     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.086     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.272     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.286     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.472     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.486     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.672     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.686     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.872     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.886     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.072     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.086     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.272     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.286     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.472     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.486     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.672     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.686     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.872     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.886     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.072     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.086     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.272     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.286     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.472     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.486     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.672     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.686     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.872     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.258     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.723     -         
pwm_out_0                                                             Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.230     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.385 is 51.595(44.0%) logic and 65.790(56.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      99.798
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.643

    - Propagation time:                      117.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.560

    Number of logic level(s):                154
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           18        
POWERLED.G_141                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_141                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_141                                                                 Net          -        -       1.371     -           19        
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      I2       In      -         7.963       -         
POWERLED.dutycycle_RNIT70K5[8]                                        SB_LUT4      O        Out     0.558     8.521       -         
dutycycle_RNIT70K5[8]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      I2       In      -         9.892       -         
POWERLED.dutycycle_RNIT1OR5[8]                                        SB_LUT4      O        Out     0.558     10.450      -         
dutycycle_3                                                           Net          -        -       1.371     -           26        
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      I0       In      -         11.821      -         
POWERLED.dutycycle_RNI_2[8]                                           SB_LUT4      O        Out     0.661     12.483      -         
dutycycle_RNI_2[8]                                                    Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_1[4]                                           SB_LUT4      I0       In      -         13.854      -         
POWERLED.dutycycle_RNI_1[4]                                           SB_LUT4      O        Out     0.661     14.515      -         
G_7_i_a5_1_1                                                          Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_6[10]                                          SB_LUT4      I0       In      -         15.886      -         
POWERLED.dutycycle_RNI_6[10]                                          SB_LUT4      O        Out     0.661     16.548      -         
N_16_1                                                                Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      I2       In      -         17.919      -         
POWERLED.dutycycle_RNI_1[9]                                           SB_LUT4      O        Out     0.517     18.436      -         
dutycycle_RNI_1[9]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      I1       In      -         19.807      -         
POWERLED.dutycycle_RNI[14]                                            SB_LUT4      O        Out     0.589     20.396      -         
dutycycle_RNI[14]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.301      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.680      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.694      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.880      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.894      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.080      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.094      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.280      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.666      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.131      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.502      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.164      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     27.124      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.495      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.157      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         30.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.441      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.641      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.655      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.841      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.855      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     31.041      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.427      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     32.016      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.387      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     34.049      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.954      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.333      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.347      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.533      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.547      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.733      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.747      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.933      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.947      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.133      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.519      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.984      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.355      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     39.017      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.922      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.301      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.315      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.501      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.515      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.701      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.715      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.901      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.915      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.101      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.487      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.952      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.323      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.985      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.890      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.269      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.283      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.469      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.483      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.669      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.683      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.869      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.883      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     46.069      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.920      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.291      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.953      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.858      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.237      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.438      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.452      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.638      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.651      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.837      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.852      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     51.038      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.423      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.889      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.921      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.826      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.206      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.406      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.420      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.606      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.620      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.806      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.820      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     56.006      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.857      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.889      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.794      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.174      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.374      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.574      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.588      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.774      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.788      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.974      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.360      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.825      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.196      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.857      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.762      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.142      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.342      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.356      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.542      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.556      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.742      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.756      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.942      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.328      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.793      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.825      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.730      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.110      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.310      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.324      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.510      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.524      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.710      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.724      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.910      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.296      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.761      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.132      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.793      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.698      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     75.078      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         75.092      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.278      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.478      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.492      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.678      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.692      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.878      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.729      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.100      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.762      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.667      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     80.046      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         80.060      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.246      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.446      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.460      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.646      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.660      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.846      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.697      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         83.068      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.730      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.635      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     85.014      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         85.028      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.214      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.414      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.428      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.614      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.628      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.814      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.200      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.665      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         88.036      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.698      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.603      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.982      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.996      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.182      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.196      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.382      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.396      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.582      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.596      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.782      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.633      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         93.004      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.666      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.571      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.950      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.964      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.150      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.350      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.364      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.550      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.564      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.750      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.602      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.972      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.634      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.539      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.918      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.119     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.132     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.319     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.333     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.519     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.533     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.719     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.105     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.570     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.941     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.602     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.507     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.887     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.901     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     105.087     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.101     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.287     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.301     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.487     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.501     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.687     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         106.073     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.538     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.909     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.570     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.941     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.603     -         
mult1_un166_sum_i[8]                                                  Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.508     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.845     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.859     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     112.045     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         112.059     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.245     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.259     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.445     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.459     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.645     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.659     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.845     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.859     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     113.045     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         113.059     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.245     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.259     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.445     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.459     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.645     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.659     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.845     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.859     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     114.045     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         114.059     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.245     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.259     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.445     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.459     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.645     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.659     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.845     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.231     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.696     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.203     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.358 is 51.474(43.9%) logic and 65.884(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 179MB peak: 183MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 179MB peak: 183MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             7 uses
SB_CARRY        310 uses
SB_DFF          39 uses
SB_DFFE         99 uses
SB_DFFER        16 uses
SB_DFFESR       2 uses
SB_DFFR         15 uses
SB_DFFS         3 uses
SB_DFFSR        30 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         907 uses

I/O Register bits:                  0
Register bits not including I/Os:   204 (15%)
Total load per clock:
   TOP|FPGA_OSC: 204

@S |Mapping Summary:
Total  LUTs: 907 (70%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 907 = 907 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 31MB peak: 183MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Thu Jun 09 11:20:49 2022

###########################################################]
