Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 24 16:19:46 2024
| Host         : ArchLaptop running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   254 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              70 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1436 |          722 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|    Clock Signal   |                              Enable Signal                             |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/parityBitRegister_i_1_n_0      | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/delayReg                                              | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/currentlyHaltingReg                                   | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/writeAddressBackEnReg                                 | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/writeFromALU_EnReg                                    | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/currentlyReceiving5_out        | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[0]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[1]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[2]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[3]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[4]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[5]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[6]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/softwareResetReg10_out                                | CPU_Core_inst/CU/AR[0] |                1 |              1 |         1.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveRegister[7]_i_1_n_0     | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/currentlyDebugging6_out                                 | CPU_Core_inst/CU/reset |                1 |              1 |         1.00 |
|  internalClk_BUFG | ClockGenerator/enable                                                  | resetBtn_IBUF          |                1 |              1 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_11[0]                          | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_3[0]                           | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/useCPSR_EnReg                                         | CPU_Core_inst/CU/AR[0] |                3 |              3 |         1.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[3]_0[0]                           | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_9[0]                           | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/procState                                             | CPU_Core_inst/CU/AR[0] |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_10[0]                          | CPU_Core_inst/CU/reset |                2 |              3 |         1.50 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_12[0]                          | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_13[0]                          | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_14[0]                          | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[5]_0[0]                           | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_1[0]                           | CPU_Core_inst/CU/reset |                1 |              3 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsReceived[3]_i_1_n_0   | CPU_Core_inst/CU/reset |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/sourceRegisterNumberReg                               | CPU_Core_inst/CU/AR[0] |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countBitsTransmitted           | CPU_Core_inst/CU/reset |                1 |              4 |         4.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/transmitFIFO_regReadPtr        | CPU_Core_inst/CU/reset |                2 |              4 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/CPSR_Reg                                              | CPU_Core_inst/CU/AR[0] |                2 |              4 |         2.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_writePtr       | CPU_Core_inst/CU/reset |                1 |              4 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/destinationRegisterNumberReg                          | CPU_Core_inst/CU/AR[0] |                2 |              5 |         2.50 |
|  internalClk_BUFG | CPU_Core_inst/CU/memOperationReg                                       | CPU_Core_inst/CU/AR[0] |                2 |              6 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand2SelReg                                        | CPU_Core_inst/CU/AR[0] |                4 |              9 |         2.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/receiveFIFO_reg[0][8]_i_1_n_0  | CPU_Core_inst/CU/reset |                3 |              9 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/bitManipulationValSelReg                              | CPU_Core_inst/CU/AR[0] |                4 |             12 |         3.00 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/debugPtr[12]_i_1_n_0           | CPU_Core_inst/CU/reset |                4 |             13 |         3.25 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countReceiveCycles[19]_i_1_n_0 | CPU_Core_inst/CU/reset |                3 |             20 |         6.67 |
|  internalClk_BUFG | CPU_Core_inst/CU/mmcm_inst[0]                                          | CPU_Core_inst/CU/AR[0] |               23 |             32 |         1.39 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_7[0]                  | CPU_Core_inst/CU/AR[0] |               31 |             32 |         1.03 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_6[0]                  | CPU_Core_inst/CU/AR[0] |               23 |             32 |         1.39 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_5[0]                  | CPU_Core_inst/CU/AR[0] |               25 |             32 |         1.28 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_4[0]                  | CPU_Core_inst/CU/AR[0] |               18 |             32 |         1.78 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_2[0]                  | CPU_Core_inst/CU/AR[0] |               24 |             32 |         1.33 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_1[0]                  | CPU_Core_inst/CU/AR[0] |               24 |             32 |         1.33 |
|  internalClk_BUFG | memoryMapping_inst/serialInterface_inst/countTransmitCycles            | CPU_Core_inst/CU/reset |                5 |             32 |         6.40 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_0[0]                  | CPU_Core_inst/CU/AR[0] |               18 |             32 |         1.78 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_1[0]                  | CPU_Core_inst/CU/AR[0] |               24 |             32 |         1.33 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_4[0]                           | CPU_Core_inst/CU/reset |               16 |             32 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_7[0]                           | CPU_Core_inst/CU/reset |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_3[0]                  | CPU_Core_inst/CU/AR[0] |               26 |             32 |         1.23 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_5[0]                           | CPU_Core_inst/CU/reset |               10 |             32 |         3.20 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_4[0]                           | CPU_Core_inst/CU/reset |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_2[0]                           | CPU_Core_inst/CU/reset |               12 |             32 |         2.67 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[2]_2[0]                           | CPU_Core_inst/CU/reset |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_9[0]                  | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_0[0]                           | CPU_Core_inst/CU/reset |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_1[0]                           | CPU_Core_inst/CU/reset |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_3[0]                           | CPU_Core_inst/CU/reset |               18 |             32 |         1.78 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_1[0]                           | CPU_Core_inst/CU/reset |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_0[0]                           | CPU_Core_inst/CU/reset |               16 |             32 |         2.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_2[0]                           | CPU_Core_inst/CU/reset |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_3[0]                           | CPU_Core_inst/CU/reset |               11 |             32 |         2.91 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_5                              |                        |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/instructionReg                                        | CPU_Core_inst/CU/AR[0] |               14 |             32 |         2.29 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[7]_0                              |                        |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[6]_4                              |                        |                8 |             32 |         4.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_2[0]                  | CPU_Core_inst/CU/AR[0] |               22 |             32 |         1.45 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[0]_3[0]                  | CPU_Core_inst/CU/AR[0] |               23 |             32 |         1.39 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_0[0]                  | CPU_Core_inst/CU/AR[0] |               17 |             32 |         1.88 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_10[0]                 | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | CPU_Core_inst/CU/addressRegisterNumberReg_reg[1]_8[0]                  | CPU_Core_inst/CU/AR[0] |               20 |             32 |         1.60 |
|  internalClk_BUFG | CPU_Core_inst/ALU_inst/resultReg_reg[4]_6[0]                           | CPU_Core_inst/CU/reset |               11 |             33 |         3.00 |
|  internalClk_BUFG | CPU_Core_inst/CU/E[0]                                                  | CPU_Core_inst/CU/AR[0] |               20 |             37 |         1.85 |
|  internalClk_BUFG | CPU_Core_inst/CU/operand1SelReg                                        | CPU_Core_inst/CU/AR[0] |               17 |             37 |         2.18 |
|  internalClk_BUFG | ClockGenerator/E[0]                                                    | CPU_Core_inst/CU/reset |               17 |             58 |         3.41 |
|  internalClk_BUFG |                                                                        | CPU_Core_inst/CU/reset |               33 |             70 |         2.12 |
|  internalClk_BUFG | ClockGenerator/enable                                                  | CPU_Core_inst/CU/reset |               41 |            128 |         3.12 |
+-------------------+------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


