v 4
file . "tb_d_flipflop.vhdl" "bb0b937f399e68cf76743387b6c7b89195c4d475" "20240208194742.879":
  entity tb_d_flipflop at 1( 0) + 0 on 13;
  architecture tb of tb_d_flipflop at 7( 88) + 0 on 14;
file . "d_flip_flop.vhdl" "310e37de52747c7cc4c66899d485d3763dc32c0c" "20240208194737.282":
  entity d_flipflop at 1( 0) + 0 on 11;
  architecture behavioral of d_flipflop at 14( 254) + 0 on 12;
