$date
	Thu Feb 22 13:22:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module q2tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RESET $end
$scope module U1 $end
$var wire 1 " CLK $end
$var wire 1 # RESET $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin initials $end
$upscope $end
$scope begin stimmychecks $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#10
1"
#15
b0 !
b0 $
0#
#20
b1 !
b1 $
1#
0"
#30
b10 !
b10 $
1"
#40
0"
#50
b11 !
b11 $
1"
#60
0"
#70
b100 !
b100 $
1"
#80
0"
#90
b101 !
b101 $
1"
#100
0"
#110
b110 !
b110 $
1"
#115
b0 !
b0 $
0#
#120
b1 !
b1 $
1#
0"
#130
b10 !
b10 $
1"
#140
0"
#150
b11 !
b11 $
1"
#160
0"
#170
b100 !
b100 $
1"
#180
0"
#190
b101 !
b101 $
1"
#200
0"
#210
b110 !
b110 $
1"
#220
0"
#230
b111 !
b111 $
1"
#240
0"
#250
b1000 !
b1000 $
1"
#260
0"
#270
b1001 !
b1001 $
1"
#280
0"
#290
b1010 !
b1010 $
1"
#300
0"
#310
b1011 !
b1011 $
1"
#320
0"
#330
b1100 !
b1100 $
1"
#340
0"
#350
b1101 !
b1101 $
1"
#360
0"
#370
b1110 !
b1110 $
1"
#380
0"
#390
b0 !
b0 $
1"
#400
0"
#410
b1 !
b1 $
1"
#420
0"
#430
b10 !
b10 $
1"
#440
0"
#450
b11 !
b11 $
1"
#460
0"
#470
b100 !
b100 $
1"
#480
0"
#490
b101 !
b101 $
1"
#500
0"
