
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grodvi_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015f0 <.init>:
  4015f0:	stp	x29, x30, [sp, #-16]!
  4015f4:	mov	x29, sp
  4015f8:	bl	402070 <sqrt@plt+0x690>
  4015fc:	ldp	x29, x30, [sp], #16
  401600:	ret

Disassembly of section .plt:

0000000000401610 <_Znam@plt-0x20>:
  401610:	stp	x16, x30, [sp, #-16]!
  401614:	adrp	x16, 42a000 <_ZdlPvm@@Base+0x16508>
  401618:	ldr	x17, [x16, #4088]
  40161c:	add	x16, x16, #0xff8
  401620:	br	x17
  401624:	nop
  401628:	nop
  40162c:	nop

0000000000401630 <_Znam@plt>:
  401630:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16]
  401638:	add	x16, x16, #0x0
  40163c:	br	x17

0000000000401640 <fputs@plt>:
  401640:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #8]
  401648:	add	x16, x16, #0x8
  40164c:	br	x17

0000000000401650 <memcpy@plt>:
  401650:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #16]
  401658:	add	x16, x16, #0x10
  40165c:	br	x17

0000000000401660 <ungetc@plt>:
  401660:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #24]
  401668:	add	x16, x16, #0x18
  40166c:	br	x17

0000000000401670 <_ZSt9terminatev@plt>:
  401670:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #32]
  401678:	add	x16, x16, #0x20
  40167c:	br	x17

0000000000401680 <isalnum@plt>:
  401680:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #40]
  401688:	add	x16, x16, #0x28
  40168c:	br	x17

0000000000401690 <strlen@plt>:
  401690:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #48]
  401698:	add	x16, x16, #0x30
  40169c:	br	x17

00000000004016a0 <fprintf@plt>:
  4016a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #56]
  4016a8:	add	x16, x16, #0x38
  4016ac:	br	x17

00000000004016b0 <__cxa_begin_catch@plt>:
  4016b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #64]
  4016b8:	add	x16, x16, #0x40
  4016bc:	br	x17

00000000004016c0 <putc@plt>:
  4016c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #72]
  4016c8:	add	x16, x16, #0x48
  4016cc:	br	x17

00000000004016d0 <islower@plt>:
  4016d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #80]
  4016d8:	add	x16, x16, #0x50
  4016dc:	br	x17

00000000004016e0 <fclose@plt>:
  4016e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #88]
  4016e8:	add	x16, x16, #0x58
  4016ec:	br	x17

00000000004016f0 <isspace@plt>:
  4016f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #96]
  4016f8:	add	x16, x16, #0x60
  4016fc:	br	x17

0000000000401700 <strtol@plt>:
  401700:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #104]
  401708:	add	x16, x16, #0x68
  40170c:	br	x17

0000000000401710 <free@plt>:
  401710:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #112]
  401718:	add	x16, x16, #0x70
  40171c:	br	x17

0000000000401720 <strchr@plt>:
  401720:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #120]
  401728:	add	x16, x16, #0x78
  40172c:	br	x17

0000000000401730 <_exit@plt>:
  401730:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #128]
  401738:	add	x16, x16, #0x80
  40173c:	br	x17

0000000000401740 <strcpy@plt>:
  401740:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #136]
  401748:	add	x16, x16, #0x88
  40174c:	br	x17

0000000000401750 <strtok@plt>:
  401750:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #144]
  401758:	add	x16, x16, #0x90
  40175c:	br	x17

0000000000401760 <sprintf@plt>:
  401760:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #152]
  401768:	add	x16, x16, #0x98
  40176c:	br	x17

0000000000401770 <isxdigit@plt>:
  401770:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #160]
  401778:	add	x16, x16, #0xa0
  40177c:	br	x17

0000000000401780 <atan2@plt>:
  401780:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #168]
  401788:	add	x16, x16, #0xa8
  40178c:	br	x17

0000000000401790 <__libc_start_main@plt>:
  401790:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #176]
  401798:	add	x16, x16, #0xb0
  40179c:	br	x17

00000000004017a0 <isgraph@plt>:
  4017a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #184]
  4017a8:	add	x16, x16, #0xb8
  4017ac:	br	x17

00000000004017b0 <setlocale@plt>:
  4017b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #192]
  4017b8:	add	x16, x16, #0xc0
  4017bc:	br	x17

00000000004017c0 <getc@plt>:
  4017c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #200]
  4017c8:	add	x16, x16, #0xc8
  4017cc:	br	x17

00000000004017d0 <strncmp@plt>:
  4017d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #208]
  4017d8:	add	x16, x16, #0xd0
  4017dc:	br	x17

00000000004017e0 <isprint@plt>:
  4017e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #216]
  4017e8:	add	x16, x16, #0xd8
  4017ec:	br	x17

00000000004017f0 <strncpy@plt>:
  4017f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #224]
  4017f8:	add	x16, x16, #0xe0
  4017fc:	br	x17

0000000000401800 <isupper@plt>:
  401800:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #232]
  401808:	add	x16, x16, #0xe8
  40180c:	br	x17

0000000000401810 <fputc@plt>:
  401810:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #240]
  401818:	add	x16, x16, #0xf0
  40181c:	br	x17

0000000000401820 <__isoc99_sscanf@plt>:
  401820:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #248]
  401828:	add	x16, x16, #0xf8
  40182c:	br	x17

0000000000401830 <__cxa_atexit@plt>:
  401830:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #256]
  401838:	add	x16, x16, #0x100
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #264]
  401848:	add	x16, x16, #0x108
  40184c:	br	x17

0000000000401850 <isalpha@plt>:
  401850:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #272]
  401858:	add	x16, x16, #0x110
  40185c:	br	x17

0000000000401860 <_ZdaPv@plt>:
  401860:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #280]
  401868:	add	x16, x16, #0x118
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #288]
  401878:	add	x16, x16, #0x120
  40187c:	br	x17

0000000000401880 <wcwidth@plt>:
  401880:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #296]
  401888:	add	x16, x16, #0x128
  40188c:	br	x17

0000000000401890 <fopen@plt>:
  401890:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #304]
  401898:	add	x16, x16, #0x130
  40189c:	br	x17

00000000004018a0 <strcmp@plt>:
  4018a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #312]
  4018a8:	add	x16, x16, #0x138
  4018ac:	br	x17

00000000004018b0 <fgets@plt>:
  4018b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #320]
  4018b8:	add	x16, x16, #0x140
  4018bc:	br	x17

00000000004018c0 <isdigit@plt>:
  4018c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #328]
  4018c8:	add	x16, x16, #0x148
  4018cc:	br	x17

00000000004018d0 <write@plt>:
  4018d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #336]
  4018d8:	add	x16, x16, #0x150
  4018dc:	br	x17

00000000004018e0 <malloc@plt>:
  4018e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #344]
  4018e8:	add	x16, x16, #0x158
  4018ec:	br	x17

00000000004018f0 <ispunct@plt>:
  4018f0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #352]
  4018f8:	add	x16, x16, #0x160
  4018fc:	br	x17

0000000000401900 <iscntrl@plt>:
  401900:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #360]
  401908:	add	x16, x16, #0x168
  40190c:	br	x17

0000000000401910 <abort@plt>:
  401910:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #368]
  401918:	add	x16, x16, #0x170
  40191c:	br	x17

0000000000401920 <getenv@plt>:
  401920:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #376]
  401928:	add	x16, x16, #0x178
  40192c:	br	x17

0000000000401930 <strcasecmp@plt>:
  401930:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #384]
  401938:	add	x16, x16, #0x180
  40193c:	br	x17

0000000000401940 <__gxx_personality_v0@plt>:
  401940:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #392]
  401948:	add	x16, x16, #0x188
  40194c:	br	x17

0000000000401950 <tan@plt>:
  401950:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #400]
  401958:	add	x16, x16, #0x190
  40195c:	br	x17

0000000000401960 <exit@plt>:
  401960:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #408]
  401968:	add	x16, x16, #0x198
  40196c:	br	x17

0000000000401970 <_Unwind_Resume@plt>:
  401970:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #416]
  401978:	add	x16, x16, #0x1a0
  40197c:	br	x17

0000000000401980 <ferror@plt>:
  401980:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #424]
  401988:	add	x16, x16, #0x1a8
  40198c:	br	x17

0000000000401990 <__gmon_start__@plt>:
  401990:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #432]
  401998:	add	x16, x16, #0x1b0
  40199c:	br	x17

00000000004019a0 <__cxa_pure_virtual@plt>:
  4019a0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #440]
  4019a8:	add	x16, x16, #0x1b8
  4019ac:	br	x17

00000000004019b0 <setbuf@plt>:
  4019b0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #448]
  4019b8:	add	x16, x16, #0x1c0
  4019bc:	br	x17

00000000004019c0 <strcat@plt>:
  4019c0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #456]
  4019c8:	add	x16, x16, #0x1c8
  4019cc:	br	x17

00000000004019d0 <printf@plt>:
  4019d0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #464]
  4019d8:	add	x16, x16, #0x1d0
  4019dc:	br	x17

00000000004019e0 <sqrt@plt>:
  4019e0:	adrp	x16, 42b000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #472]
  4019e8:	add	x16, x16, #0x1d8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <_Znwm@@Base-0x12004>:
  4019f0:	stp	x29, x30, [sp, #-16]!
  4019f4:	mov	x29, sp
  4019f8:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019fc:	add	x0, x0, #0xee8
  401a00:	bl	413b28 <_ZdlPvm@@Base+0x30>
  401a04:	ldp	x29, x30, [sp], #16
  401a08:	ret
  401a0c:	stp	x29, x30, [sp, #-16]!
  401a10:	mov	x29, sp
  401a14:	bl	4019f0 <sqrt@plt+0x10>
  401a18:	ldp	x29, x30, [sp], #16
  401a1c:	ret
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1128>
  401a2c:	add	x0, x0, #0xf48
  401a30:	bl	40a5cc <sqrt@plt+0x8bec>
  401a34:	ldp	x29, x30, [sp], #16
  401a38:	ret
  401a3c:	sub	sp, sp, #0x30
  401a40:	stp	x29, x30, [sp, #32]
  401a44:	add	x29, sp, #0x20
  401a48:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  401a4c:	add	x8, x8, #0xfd0
  401a50:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1128>
  401a54:	add	x9, x9, #0xf50
  401a58:	adrp	x0, 409000 <sqrt@plt+0x7620>
  401a5c:	add	x0, x0, #0x258
  401a60:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401a64:	add	x2, x2, #0x1e8
  401a68:	ldr	x8, [x8]
  401a6c:	stur	x8, [x29, #-8]
  401a70:	ldur	x1, [x29, #-8]
  401a74:	str	x0, [sp, #16]
  401a78:	mov	x0, x9
  401a7c:	str	x9, [sp, #8]
  401a80:	str	x2, [sp]
  401a84:	bl	40511c <sqrt@plt+0x373c>
  401a88:	ldr	x0, [sp, #16]
  401a8c:	ldr	x1, [sp, #8]
  401a90:	ldr	x2, [sp]
  401a94:	bl	401830 <__cxa_atexit@plt>
  401a98:	ldp	x29, x30, [sp, #32]
  401a9c:	add	sp, sp, #0x30
  401aa0:	ret
  401aa4:	stp	x29, x30, [sp, #-16]!
  401aa8:	mov	x29, sp
  401aac:	bl	401a20 <sqrt@plt+0x40>
  401ab0:	bl	401a3c <sqrt@plt+0x5c>
  401ab4:	ldp	x29, x30, [sp], #16
  401ab8:	ret
  401abc:	stp	x29, x30, [sp, #-16]!
  401ac0:	mov	x29, sp
  401ac4:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1128>
  401ac8:	add	x0, x0, #0xf78
  401acc:	adrp	x8, 40a000 <sqrt@plt+0x8620>
  401ad0:	add	x8, x8, #0x5cc
  401ad4:	blr	x8
  401ad8:	ldp	x29, x30, [sp], #16
  401adc:	ret
  401ae0:	stp	x29, x30, [sp, #-16]!
  401ae4:	mov	x29, sp
  401ae8:	adrp	x0, 42e000 <stderr@@GLIBC_2.17+0x1128>
  401aec:	add	x0, x0, #0xf79
  401af0:	mov	w8, wzr
  401af4:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401af8:	add	x9, x9, #0x550
  401afc:	mov	w1, w8
  401b00:	blr	x9
  401b04:	ldp	x29, x30, [sp], #16
  401b08:	ret
  401b0c:	stp	x29, x30, [sp, #-16]!
  401b10:	mov	x29, sp
  401b14:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401b18:	add	x0, x0, #0x79
  401b1c:	mov	w8, wzr
  401b20:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401b24:	add	x9, x9, #0x550
  401b28:	mov	w1, w8
  401b2c:	blr	x9
  401b30:	ldp	x29, x30, [sp], #16
  401b34:	ret
  401b38:	stp	x29, x30, [sp, #-16]!
  401b3c:	mov	x29, sp
  401b40:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401b44:	add	x0, x0, #0x179
  401b48:	mov	w8, wzr
  401b4c:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401b50:	add	x9, x9, #0x550
  401b54:	mov	w1, w8
  401b58:	blr	x9
  401b5c:	ldp	x29, x30, [sp], #16
  401b60:	ret
  401b64:	stp	x29, x30, [sp, #-16]!
  401b68:	mov	x29, sp
  401b6c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401b70:	add	x0, x0, #0x279
  401b74:	mov	w8, wzr
  401b78:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401b7c:	add	x9, x9, #0x550
  401b80:	mov	w1, w8
  401b84:	blr	x9
  401b88:	ldp	x29, x30, [sp], #16
  401b8c:	ret
  401b90:	stp	x29, x30, [sp, #-16]!
  401b94:	mov	x29, sp
  401b98:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401b9c:	add	x0, x0, #0x379
  401ba0:	mov	w8, wzr
  401ba4:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401ba8:	add	x9, x9, #0x550
  401bac:	mov	w1, w8
  401bb0:	blr	x9
  401bb4:	ldp	x29, x30, [sp], #16
  401bb8:	ret
  401bbc:	stp	x29, x30, [sp, #-16]!
  401bc0:	mov	x29, sp
  401bc4:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401bc8:	add	x0, x0, #0x479
  401bcc:	mov	w8, wzr
  401bd0:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401bd4:	add	x9, x9, #0x550
  401bd8:	mov	w1, w8
  401bdc:	blr	x9
  401be0:	ldp	x29, x30, [sp], #16
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-16]!
  401bec:	mov	x29, sp
  401bf0:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401bf4:	add	x0, x0, #0x579
  401bf8:	mov	w8, wzr
  401bfc:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401c00:	add	x9, x9, #0x550
  401c04:	mov	w1, w8
  401c08:	blr	x9
  401c0c:	ldp	x29, x30, [sp], #16
  401c10:	ret
  401c14:	stp	x29, x30, [sp, #-16]!
  401c18:	mov	x29, sp
  401c1c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401c20:	add	x0, x0, #0x679
  401c24:	mov	w8, wzr
  401c28:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401c2c:	add	x9, x9, #0x550
  401c30:	mov	w1, w8
  401c34:	blr	x9
  401c38:	ldp	x29, x30, [sp], #16
  401c3c:	ret
  401c40:	stp	x29, x30, [sp, #-16]!
  401c44:	mov	x29, sp
  401c48:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401c4c:	add	x0, x0, #0x779
  401c50:	mov	w8, wzr
  401c54:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401c58:	add	x9, x9, #0x550
  401c5c:	mov	w1, w8
  401c60:	blr	x9
  401c64:	ldp	x29, x30, [sp], #16
  401c68:	ret
  401c6c:	stp	x29, x30, [sp, #-16]!
  401c70:	mov	x29, sp
  401c74:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401c78:	add	x0, x0, #0x879
  401c7c:	mov	w8, wzr
  401c80:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401c84:	add	x9, x9, #0x550
  401c88:	mov	w1, w8
  401c8c:	blr	x9
  401c90:	ldp	x29, x30, [sp], #16
  401c94:	ret
  401c98:	stp	x29, x30, [sp, #-16]!
  401c9c:	mov	x29, sp
  401ca0:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401ca4:	add	x0, x0, #0x979
  401ca8:	mov	w8, wzr
  401cac:	adrp	x9, 40a000 <sqrt@plt+0x8620>
  401cb0:	add	x9, x9, #0x550
  401cb4:	mov	w1, w8
  401cb8:	blr	x9
  401cbc:	ldp	x29, x30, [sp], #16
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-16]!
  401cc8:	mov	x29, sp
  401ccc:	bl	401abc <sqrt@plt+0xdc>
  401cd0:	bl	401ae0 <sqrt@plt+0x100>
  401cd4:	bl	401b0c <sqrt@plt+0x12c>
  401cd8:	bl	401b38 <sqrt@plt+0x158>
  401cdc:	bl	401b64 <sqrt@plt+0x184>
  401ce0:	bl	401b90 <sqrt@plt+0x1b0>
  401ce4:	bl	401bbc <sqrt@plt+0x1dc>
  401ce8:	bl	401be8 <sqrt@plt+0x208>
  401cec:	bl	401c14 <sqrt@plt+0x234>
  401cf0:	bl	401c40 <sqrt@plt+0x260>
  401cf4:	bl	401c6c <sqrt@plt+0x28c>
  401cf8:	bl	401c98 <sqrt@plt+0x2b8>
  401cfc:	ldp	x29, x30, [sp], #16
  401d00:	ret
  401d04:	stp	x29, x30, [sp, #-16]!
  401d08:	mov	x29, sp
  401d0c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401d10:	add	x0, x0, #0xa80
  401d14:	adrp	x8, 40a000 <sqrt@plt+0x8620>
  401d18:	add	x8, x8, #0x968
  401d1c:	blr	x8
  401d20:	ldp	x29, x30, [sp], #16
  401d24:	ret
  401d28:	stp	x29, x30, [sp, #-16]!
  401d2c:	mov	x29, sp
  401d30:	bl	401d04 <sqrt@plt+0x324>
  401d34:	ldp	x29, x30, [sp], #16
  401d38:	ret
  401d3c:	stp	x29, x30, [sp, #-16]!
  401d40:	mov	x29, sp
  401d44:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401d48:	add	x0, x0, #0xa90
  401d4c:	bl	40a5cc <sqrt@plt+0x8bec>
  401d50:	ldp	x29, x30, [sp], #16
  401d54:	ret
  401d58:	stp	x29, x30, [sp, #-16]!
  401d5c:	mov	x29, sp
  401d60:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401d64:	add	x0, x0, #0xa91
  401d68:	bl	413b28 <_ZdlPvm@@Base+0x30>
  401d6c:	ldp	x29, x30, [sp], #16
  401d70:	ret
  401d74:	stp	x29, x30, [sp, #-16]!
  401d78:	mov	x29, sp
  401d7c:	bl	401d3c <sqrt@plt+0x35c>
  401d80:	bl	401d58 <sqrt@plt+0x378>
  401d84:	ldp	x29, x30, [sp], #16
  401d88:	ret
  401d8c:	sub	sp, sp, #0x30
  401d90:	stp	x29, x30, [sp, #32]
  401d94:	add	x29, sp, #0x20
  401d98:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401d9c:	add	x8, x8, #0xa98
  401da0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  401da4:	add	x1, x1, #0xeee
  401da8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  401dac:	add	x2, x2, #0xefe
  401db0:	mov	w9, wzr
  401db4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x508>
  401db8:	add	x0, x0, #0x218
  401dbc:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  401dc0:	add	x10, x10, #0x1e8
  401dc4:	stur	x0, [x29, #-8]
  401dc8:	mov	x0, x8
  401dcc:	mov	w3, w9
  401dd0:	mov	w4, w9
  401dd4:	str	x8, [sp, #16]
  401dd8:	str	x10, [sp, #8]
  401ddc:	bl	413fe0 <_ZdlPvm@@Base+0x4e8>
  401de0:	ldur	x0, [x29, #-8]
  401de4:	ldr	x1, [sp, #16]
  401de8:	ldr	x2, [sp, #8]
  401dec:	bl	401830 <__cxa_atexit@plt>
  401df0:	ldp	x29, x30, [sp, #32]
  401df4:	add	sp, sp, #0x30
  401df8:	ret
  401dfc:	stp	x29, x30, [sp, #-16]!
  401e00:	mov	x29, sp
  401e04:	bl	401d8c <sqrt@plt+0x3ac>
  401e08:	ldp	x29, x30, [sp], #16
  401e0c:	ret
  401e10:	sub	sp, sp, #0x30
  401e14:	stp	x29, x30, [sp, #32]
  401e18:	add	x29, sp, #0x20
  401e1c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401e20:	add	x8, x8, #0xb48
  401e24:	adrp	x9, 411000 <sqrt@plt+0xf620>
  401e28:	add	x9, x9, #0x66c
  401e2c:	adrp	x0, 411000 <sqrt@plt+0xf620>
  401e30:	add	x0, x0, #0x714
  401e34:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401e38:	add	x2, x2, #0x1e8
  401e3c:	stur	x0, [x29, #-8]
  401e40:	mov	x0, x8
  401e44:	str	x8, [sp, #16]
  401e48:	str	x2, [sp, #8]
  401e4c:	blr	x9
  401e50:	ldur	x0, [x29, #-8]
  401e54:	ldr	x1, [sp, #16]
  401e58:	ldr	x2, [sp, #8]
  401e5c:	bl	401830 <__cxa_atexit@plt>
  401e60:	ldp	x29, x30, [sp, #32]
  401e64:	add	sp, sp, #0x30
  401e68:	ret
  401e6c:	stp	x29, x30, [sp, #-16]!
  401e70:	mov	x29, sp
  401e74:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401e78:	add	x0, x0, #0xb58
  401e7c:	adrp	x8, 412000 <sqrt@plt+0x10620>
  401e80:	add	x8, x8, #0x0
  401e84:	blr	x8
  401e88:	ldp	x29, x30, [sp], #16
  401e8c:	ret
  401e90:	stp	x29, x30, [sp, #-16]!
  401e94:	mov	x29, sp
  401e98:	bl	401e10 <sqrt@plt+0x430>
  401e9c:	bl	401e6c <sqrt@plt+0x48c>
  401ea0:	ldp	x29, x30, [sp], #16
  401ea4:	ret
  401ea8:	sub	sp, sp, #0x30
  401eac:	stp	x29, x30, [sp, #32]
  401eb0:	add	x29, sp, #0x20
  401eb4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  401eb8:	add	x8, x8, #0xb88
  401ebc:	adrp	x9, 413000 <sqrt@plt+0x11620>
  401ec0:	add	x9, x9, #0x3fc
  401ec4:	adrp	x0, 413000 <sqrt@plt+0x11620>
  401ec8:	add	x0, x0, #0x500
  401ecc:	adrp	x2, 42b000 <_Znam@GLIBCXX_3.4>
  401ed0:	add	x2, x2, #0x1e8
  401ed4:	stur	x0, [x29, #-8]
  401ed8:	mov	x0, x8
  401edc:	str	x8, [sp, #16]
  401ee0:	str	x2, [sp, #8]
  401ee4:	blr	x9
  401ee8:	ldur	x0, [x29, #-8]
  401eec:	ldr	x1, [sp, #16]
  401ef0:	ldr	x2, [sp, #8]
  401ef4:	bl	401830 <__cxa_atexit@plt>
  401ef8:	ldp	x29, x30, [sp, #32]
  401efc:	add	sp, sp, #0x30
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-16]!
  401f08:	mov	x29, sp
  401f0c:	bl	401ea8 <sqrt@plt+0x4c8>
  401f10:	ldp	x29, x30, [sp], #16
  401f14:	ret
  401f18:	stp	x29, x30, [sp, #-16]!
  401f1c:	mov	x29, sp
  401f20:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3128>
  401f24:	add	x0, x0, #0xbb0
  401f28:	adrp	x8, 413000 <sqrt@plt+0x11620>
  401f2c:	add	x8, x8, #0xb28
  401f30:	blr	x8
  401f34:	ldp	x29, x30, [sp], #16
  401f38:	ret
  401f3c:	stp	x29, x30, [sp, #-16]!
  401f40:	mov	x29, sp
  401f44:	bl	401f18 <sqrt@plt+0x538>
  401f48:	ldp	x29, x30, [sp], #16
  401f4c:	ret
  401f50:	stp	x29, x30, [sp, #-16]!
  401f54:	mov	x29, sp
  401f58:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3128>
  401f5c:	add	x0, x0, #0xfc0
  401f60:	bl	40a3d8 <sqrt@plt+0x89f8>
  401f64:	ldp	x29, x30, [sp], #16
  401f68:	ret
  401f6c:	stp	x29, x30, [sp, #-16]!
  401f70:	mov	x29, sp
  401f74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3128>
  401f78:	add	x0, x0, #0xfc8
  401f7c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  401f80:	add	x1, x1, #0x1d
  401f84:	mov	w8, wzr
  401f88:	adrp	x9, 414000 <_ZdlPvm@@Base+0x508>
  401f8c:	add	x9, x9, #0xa0c
  401f90:	mov	w2, w8
  401f94:	blr	x9
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3128>
  401fac:	add	x0, x0, #0xfd0
  401fb0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  401fb4:	add	x1, x1, #0x6f8
  401fb8:	mov	w8, wzr
  401fbc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x508>
  401fc0:	add	x9, x9, #0xa0c
  401fc4:	mov	w2, w8
  401fc8:	blr	x9
  401fcc:	ldp	x29, x30, [sp], #16
  401fd0:	ret
  401fd4:	stp	x29, x30, [sp, #-16]!
  401fd8:	mov	x29, sp
  401fdc:	bl	401f50 <sqrt@plt+0x570>
  401fe0:	bl	401f6c <sqrt@plt+0x58c>
  401fe4:	bl	401fa0 <sqrt@plt+0x5c0>
  401fe8:	ldp	x29, x30, [sp], #16
  401fec:	ret
  401ff0:	stp	x29, x30, [sp, #-16]!
  401ff4:	mov	x29, sp
  401ff8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x3128>
  401ffc:	add	x0, x0, #0xfd8
  402000:	bl	40a5cc <sqrt@plt+0x8bec>
  402004:	ldp	x29, x30, [sp], #16
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-16]!
  402010:	mov	x29, sp
  402014:	bl	401ff0 <sqrt@plt+0x610>
  402018:	ldp	x29, x30, [sp], #16
  40201c:	ret
  402020:	mov	x29, #0x0                   	// #0
  402024:	mov	x30, #0x0                   	// #0
  402028:	mov	x5, x0
  40202c:	ldr	x1, [sp]
  402030:	add	x2, sp, #0x8
  402034:	mov	x6, sp
  402038:	movz	x0, #0x0, lsl #48
  40203c:	movk	x0, #0x0, lsl #32
  402040:	movk	x0, #0x40, lsl #16
  402044:	movk	x0, #0x4d68
  402048:	movz	x3, #0x0, lsl #48
  40204c:	movk	x3, #0x0, lsl #32
  402050:	movk	x3, #0x41, lsl #16
  402054:	movk	x3, #0x53b0
  402058:	movz	x4, #0x0, lsl #48
  40205c:	movk	x4, #0x0, lsl #32
  402060:	movk	x4, #0x41, lsl #16
  402064:	movk	x4, #0x5430
  402068:	bl	401790 <__libc_start_main@plt>
  40206c:	bl	401910 <abort@plt>
  402070:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x16508>
  402074:	ldr	x0, [x0, #4064]
  402078:	cbz	x0, 402080 <sqrt@plt+0x6a0>
  40207c:	b	401990 <__gmon_start__@plt>
  402080:	ret
  402084:	nop
  402088:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40208c:	add	x0, x0, #0xec8
  402090:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402094:	add	x1, x1, #0xec8
  402098:	cmp	x1, x0
  40209c:	b.eq	4020b4 <sqrt@plt+0x6d4>  // b.none
  4020a0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  4020a4:	ldr	x1, [x1, #1104]
  4020a8:	cbz	x1, 4020b4 <sqrt@plt+0x6d4>
  4020ac:	mov	x16, x1
  4020b0:	br	x16
  4020b4:	ret
  4020b8:	adrp	x0, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020bc:	add	x0, x0, #0xec8
  4020c0:	adrp	x1, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020c4:	add	x1, x1, #0xec8
  4020c8:	sub	x1, x1, x0
  4020cc:	lsr	x2, x1, #63
  4020d0:	add	x1, x2, x1, asr #3
  4020d4:	cmp	xzr, x1, asr #1
  4020d8:	asr	x1, x1, #1
  4020dc:	b.eq	4020f4 <sqrt@plt+0x714>  // b.none
  4020e0:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  4020e4:	ldr	x2, [x2, #1112]
  4020e8:	cbz	x2, 4020f4 <sqrt@plt+0x714>
  4020ec:	mov	x16, x2
  4020f0:	br	x16
  4020f4:	ret
  4020f8:	stp	x29, x30, [sp, #-32]!
  4020fc:	mov	x29, sp
  402100:	str	x19, [sp, #16]
  402104:	adrp	x19, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402108:	ldrb	w0, [x19, #3808]
  40210c:	cbnz	w0, 40211c <sqrt@plt+0x73c>
  402110:	bl	402088 <sqrt@plt+0x6a8>
  402114:	mov	w0, #0x1                   	// #1
  402118:	strb	w0, [x19, #3808]
  40211c:	ldr	x19, [sp, #16]
  402120:	ldp	x29, x30, [sp], #32
  402124:	ret
  402128:	b	4020b8 <sqrt@plt+0x6d8>
  40212c:	sub	sp, sp, #0x50
  402130:	stp	x29, x30, [sp, #64]
  402134:	add	x29, sp, #0x40
  402138:	mov	x8, #0x70                  	// #112
  40213c:	adrp	x9, 402000 <sqrt@plt+0x620>
  402140:	add	x9, x9, #0x1ec
  402144:	stur	x0, [x29, #-16]
  402148:	mov	x0, x8
  40214c:	str	x9, [sp, #16]
  402150:	bl	4139f4 <_Znwm@@Base>
  402154:	ldur	x1, [x29, #-16]
  402158:	str	x0, [sp, #8]
  40215c:	ldr	x8, [sp, #16]
  402160:	blr	x8
  402164:	b	402168 <sqrt@plt+0x788>
  402168:	ldr	x8, [sp, #8]
  40216c:	stur	x8, [x29, #-24]
  402170:	ldur	x0, [x29, #-24]
  402174:	mov	x9, xzr
  402178:	mov	x1, x9
  40217c:	mov	w10, wzr
  402180:	mov	w2, w10
  402184:	bl	40d2ac <sqrt@plt+0xb8cc>
  402188:	cbnz	w0, 4021cc <sqrt@plt+0x7ec>
  40218c:	ldur	x8, [x29, #-24]
  402190:	str	x8, [sp]
  402194:	cbz	x8, 4021ac <sqrt@plt+0x7cc>
  402198:	ldr	x8, [sp]
  40219c:	ldr	x9, [x8]
  4021a0:	ldr	x9, [x9, #8]
  4021a4:	mov	x0, x8
  4021a8:	blr	x9
  4021ac:	mov	x8, xzr
  4021b0:	stur	x8, [x29, #-8]
  4021b4:	b	4021d4 <sqrt@plt+0x7f4>
  4021b8:	str	x0, [sp, #32]
  4021bc:	str	w1, [sp, #28]
  4021c0:	ldr	x0, [sp, #8]
  4021c4:	bl	413acc <_ZdlPv@@Base>
  4021c8:	b	4021e4 <sqrt@plt+0x804>
  4021cc:	ldur	x8, [x29, #-24]
  4021d0:	stur	x8, [x29, #-8]
  4021d4:	ldur	x0, [x29, #-8]
  4021d8:	ldp	x29, x30, [sp, #64]
  4021dc:	add	sp, sp, #0x50
  4021e0:	ret
  4021e4:	ldr	x0, [sp, #32]
  4021e8:	bl	401970 <_Unwind_Resume@plt>
  4021ec:	sub	sp, sp, #0x30
  4021f0:	stp	x29, x30, [sp, #32]
  4021f4:	add	x29, sp, #0x20
  4021f8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  4021fc:	add	x8, x8, #0x568
  402200:	add	x8, x8, #0x10
  402204:	stur	x0, [x29, #-8]
  402208:	str	x1, [sp, #16]
  40220c:	ldur	x9, [x29, #-8]
  402210:	ldr	x1, [sp, #16]
  402214:	mov	x0, x9
  402218:	str	x8, [sp, #8]
  40221c:	str	x9, [sp]
  402220:	bl	40b694 <sqrt@plt+0x9cb4>
  402224:	ldr	x8, [sp, #8]
  402228:	ldr	x9, [sp]
  40222c:	str	x8, [x9]
  402230:	str	wzr, [x9, #104]
  402234:	str	wzr, [x9, #108]
  402238:	ldp	x29, x30, [sp, #32]
  40223c:	add	sp, sp, #0x30
  402240:	ret
  402244:	sub	sp, sp, #0x20
  402248:	stp	x29, x30, [sp, #16]
  40224c:	add	x29, sp, #0x10
  402250:	str	x0, [sp, #8]
  402254:	ldr	x0, [sp, #8]
  402258:	bl	40b740 <sqrt@plt+0x9d60>
  40225c:	ldp	x29, x30, [sp, #16]
  402260:	add	sp, sp, #0x20
  402264:	ret
  402268:	sub	sp, sp, #0x20
  40226c:	stp	x29, x30, [sp, #16]
  402270:	add	x29, sp, #0x10
  402274:	adrp	x8, 402000 <sqrt@plt+0x620>
  402278:	add	x8, x8, #0x244
  40227c:	str	x0, [sp, #8]
  402280:	ldr	x9, [sp, #8]
  402284:	mov	x0, x9
  402288:	str	x9, [sp]
  40228c:	blr	x8
  402290:	ldr	x0, [sp]
  402294:	bl	413acc <_ZdlPv@@Base>
  402298:	ldp	x29, x30, [sp, #16]
  40229c:	add	sp, sp, #0x20
  4022a0:	ret
  4022a4:	sub	sp, sp, #0x50
  4022a8:	stp	x29, x30, [sp, #64]
  4022ac:	add	x29, sp, #0x40
  4022b0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  4022b4:	add	x8, x8, #0x78c
  4022b8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4022bc:	add	x9, x9, #0xa80
  4022c0:	stur	x0, [x29, #-8]
  4022c4:	stur	x1, [x29, #-16]
  4022c8:	stur	x2, [x29, #-24]
  4022cc:	str	x3, [sp, #32]
  4022d0:	str	w4, [sp, #28]
  4022d4:	ldur	x10, [x29, #-8]
  4022d8:	ldur	x0, [x29, #-16]
  4022dc:	mov	x1, x8
  4022e0:	str	x9, [sp, #8]
  4022e4:	str	x10, [sp]
  4022e8:	bl	4018a0 <strcmp@plt>
  4022ec:	cbnz	w0, 40236c <sqrt@plt+0x98c>
  4022f0:	ldur	x8, [x29, #-24]
  4022f4:	cbnz	x8, 402318 <sqrt@plt+0x938>
  4022f8:	ldr	x0, [sp, #32]
  4022fc:	ldr	w1, [sp, #28]
  402300:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  402304:	add	x2, x2, #0x760
  402308:	ldr	x3, [sp, #8]
  40230c:	ldr	x4, [sp, #8]
  402310:	ldr	x5, [sp, #8]
  402314:	bl	40b0d4 <sqrt@plt+0x96f4>
  402318:	ldur	x0, [x29, #-24]
  40231c:	add	x1, sp, #0x10
  402320:	mov	w2, #0xa                   	// #10
  402324:	bl	401700 <strtol@plt>
  402328:	ldr	x8, [sp]
  40232c:	str	w0, [x8, #104]
  402330:	ldr	w9, [x8, #104]
  402334:	cbnz	w9, 402368 <sqrt@plt+0x988>
  402338:	ldr	x8, [sp, #16]
  40233c:	ldur	x9, [x29, #-24]
  402340:	cmp	x8, x9
  402344:	b.ne	402368 <sqrt@plt+0x988>  // b.any
  402348:	ldr	x0, [sp, #32]
  40234c:	ldr	w1, [sp, #28]
  402350:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  402354:	add	x2, x2, #0x788
  402358:	ldr	x3, [sp, #8]
  40235c:	ldr	x4, [sp, #8]
  402360:	ldr	x5, [sp, #8]
  402364:	bl	40b0d4 <sqrt@plt+0x96f4>
  402368:	b	4023f8 <sqrt@plt+0xa18>
  40236c:	ldur	x0, [x29, #-16]
  402370:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  402374:	add	x1, x1, #0x795
  402378:	bl	4018a0 <strcmp@plt>
  40237c:	cbnz	w0, 4023f8 <sqrt@plt+0xa18>
  402380:	ldur	x8, [x29, #-24]
  402384:	cbnz	x8, 4023a8 <sqrt@plt+0x9c8>
  402388:	ldr	x0, [sp, #32]
  40238c:	ldr	w1, [sp, #28]
  402390:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  402394:	add	x2, x2, #0x7a0
  402398:	ldr	x3, [sp, #8]
  40239c:	ldr	x4, [sp, #8]
  4023a0:	ldr	x5, [sp, #8]
  4023a4:	bl	40b0d4 <sqrt@plt+0x96f4>
  4023a8:	ldur	x0, [x29, #-24]
  4023ac:	add	x1, sp, #0x10
  4023b0:	mov	w2, #0xa                   	// #10
  4023b4:	bl	401700 <strtol@plt>
  4023b8:	ldr	x8, [sp]
  4023bc:	str	w0, [x8, #108]
  4023c0:	ldr	w9, [x8, #108]
  4023c4:	cbnz	w9, 4023f8 <sqrt@plt+0xa18>
  4023c8:	ldr	x8, [sp, #16]
  4023cc:	ldur	x9, [x29, #-24]
  4023d0:	cmp	x8, x9
  4023d4:	b.ne	4023f8 <sqrt@plt+0xa18>  // b.any
  4023d8:	ldr	x0, [sp, #32]
  4023dc:	ldr	w1, [sp, #28]
  4023e0:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  4023e4:	add	x2, x2, #0x7ca
  4023e8:	ldr	x3, [sp, #8]
  4023ec:	ldr	x4, [sp, #8]
  4023f0:	ldr	x5, [sp, #8]
  4023f4:	bl	40b0d4 <sqrt@plt+0x96f4>
  4023f8:	ldp	x29, x30, [sp, #64]
  4023fc:	add	sp, sp, #0x50
  402400:	ret
  402404:	sub	sp, sp, #0xb0
  402408:	stp	x29, x30, [sp, #160]
  40240c:	add	x29, sp, #0xa0
  402410:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  402414:	add	x8, x8, #0x590
  402418:	add	x8, x8, #0x10
  40241c:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402420:	add	x9, x9, #0xed0
  402424:	mov	w10, #0xffffffff            	// #-1
  402428:	adrp	x11, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40242c:	add	x11, x11, #0xa80
  402430:	stur	x0, [x29, #-8]
  402434:	ldur	x12, [x29, #-8]
  402438:	mov	x0, x12
  40243c:	str	x8, [sp, #72]
  402440:	str	x9, [sp, #64]
  402444:	str	w10, [sp, #60]
  402448:	str	x11, [sp, #48]
  40244c:	str	x12, [sp, #40]
  402450:	bl	4085e8 <sqrt@plt+0x6c08>
  402454:	ldr	x8, [sp, #72]
  402458:	ldr	x9, [sp, #40]
  40245c:	str	x8, [x9]
  402460:	ldr	x11, [sp, #64]
  402464:	ldr	x12, [x11]
  402468:	str	x12, [x9, #56]
  40246c:	str	wzr, [x9, #68]
  402470:	ldr	w10, [sp, #60]
  402474:	str	w10, [x9, #72]
  402478:	str	wzr, [x9, #76]
  40247c:	str	wzr, [x9, #92]
  402480:	str	wzr, [x9, #96]
  402484:	add	x12, x9, #0x68
  402488:	mov	x13, #0x1068                	// #4200
  40248c:	add	x13, x9, x13
  402490:	str	x13, [sp, #32]
  402494:	str	x12, [sp, #24]
  402498:	ldr	x8, [sp, #24]
  40249c:	mov	x0, x8
  4024a0:	str	x8, [sp, #16]
  4024a4:	bl	405100 <sqrt@plt+0x3720>
  4024a8:	b	4024ac <sqrt@plt+0xacc>
  4024ac:	ldr	x8, [sp, #16]
  4024b0:	add	x9, x8, #0x10
  4024b4:	ldr	x10, [sp, #32]
  4024b8:	cmp	x9, x10
  4024bc:	str	x9, [sp, #24]
  4024c0:	b.ne	402498 <sqrt@plt+0xab8>  // b.any
  4024c4:	mov	x8, xzr
  4024c8:	ldr	x9, [sp, #40]
  4024cc:	str	x8, [x9, #4200]
  4024d0:	mov	w10, #0xffffffff            	// #-1
  4024d4:	str	w10, [x9, #4208]
  4024d8:	mov	x8, #0x1078                	// #4216
  4024dc:	add	x8, x9, x8
  4024e0:	adrp	x11, 430000 <stderr@@GLIBC_2.17+0x3128>
  4024e4:	add	x11, x11, #0xfd0
  4024e8:	ldr	x11, [x11]
  4024ec:	stur	x11, [x29, #-32]
  4024f0:	ldur	x1, [x29, #-32]
  4024f4:	mov	x0, x8
  4024f8:	str	x8, [sp, #8]
  4024fc:	bl	40511c <sqrt@plt+0x373c>
  402500:	b	402504 <sqrt@plt+0xb24>
  402504:	ldr	x8, [sp, #40]
  402508:	str	wzr, [x8, #4256]
  40250c:	mov	w9, #0xffffffff            	// #-1
  402510:	str	w9, [x8, #4272]
  402514:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  402518:	add	x10, x10, #0xaa8
  40251c:	ldr	w9, [x10]
  402520:	mov	w11, #0xe1d8                	// #57816
  402524:	cmp	w9, w11
  402528:	b.eq	40257c <sqrt@plt+0xb9c>  // b.none
  40252c:	sub	x0, x29, #0x30
  402530:	mov	w1, #0xe1d8                	// #57816
  402534:	bl	40a980 <sqrt@plt+0x8fa0>
  402538:	b	40253c <sqrt@plt+0xb5c>
  40253c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  402540:	add	x0, x0, #0x7da
  402544:	sub	x1, x29, #0x30
  402548:	ldr	x2, [sp, #48]
  40254c:	ldr	x3, [sp, #48]
  402550:	bl	40ade0 <sqrt@plt+0x9400>
  402554:	b	402558 <sqrt@plt+0xb78>
  402558:	b	40257c <sqrt@plt+0xb9c>
  40255c:	stur	x0, [x29, #-16]
  402560:	stur	w1, [x29, #-20]
  402564:	b	402690 <sqrt@plt+0xcb0>
  402568:	stur	x0, [x29, #-16]
  40256c:	stur	w1, [x29, #-20]
  402570:	ldr	x0, [sp, #8]
  402574:	bl	409258 <sqrt@plt+0x7878>
  402578:	b	402690 <sqrt@plt+0xcb0>
  40257c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  402580:	add	x8, x8, #0xaac
  402584:	ldr	w9, [x8]
  402588:	cmp	w9, #0x20, lsl #12
  40258c:	b.eq	4025bc <sqrt@plt+0xbdc>  // b.none
  402590:	sub	x0, x29, #0x40
  402594:	mov	w1, #0x20000               	// #131072
  402598:	bl	40a980 <sqrt@plt+0x8fa0>
  40259c:	b	4025a0 <sqrt@plt+0xbc0>
  4025a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  4025a4:	add	x0, x0, #0x7f0
  4025a8:	sub	x1, x29, #0x40
  4025ac:	ldr	x2, [sp, #48]
  4025b0:	ldr	x3, [sp, #48]
  4025b4:	bl	40ade0 <sqrt@plt+0x9400>
  4025b8:	b	4025bc <sqrt@plt+0xbdc>
  4025bc:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  4025c0:	add	x8, x8, #0x298
  4025c4:	ldr	w9, [x8]
  4025c8:	cmp	w9, #0x1
  4025cc:	b.eq	4025ec <sqrt@plt+0xc0c>  // b.none
  4025d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  4025d4:	add	x0, x0, #0x805
  4025d8:	ldr	x1, [sp, #48]
  4025dc:	ldr	x2, [sp, #48]
  4025e0:	ldr	x3, [sp, #48]
  4025e4:	bl	40ade0 <sqrt@plt+0x9400>
  4025e8:	b	4025ec <sqrt@plt+0xc0c>
  4025ec:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  4025f0:	add	x8, x8, #0x29c
  4025f4:	ldr	w9, [x8]
  4025f8:	cmp	w9, #0x1
  4025fc:	b.eq	40261c <sqrt@plt+0xc3c>  // b.none
  402600:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  402604:	add	x0, x0, #0x81c
  402608:	ldr	x1, [sp, #48]
  40260c:	ldr	x2, [sp, #48]
  402610:	ldr	x3, [sp, #48]
  402614:	bl	40ade0 <sqrt@plt+0x9400>
  402618:	b	40261c <sqrt@plt+0xc3c>
  40261c:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  402620:	add	x8, x8, #0x2a0
  402624:	ldr	w9, [x8]
  402628:	cmp	w9, #0x64
  40262c:	b.eq	40265c <sqrt@plt+0xc7c>  // b.none
  402630:	add	x0, sp, #0x50
  402634:	mov	w1, #0x64                  	// #100
  402638:	bl	40a980 <sqrt@plt+0x8fa0>
  40263c:	b	402640 <sqrt@plt+0xc60>
  402640:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  402644:	add	x0, x0, #0x834
  402648:	add	x1, sp, #0x50
  40264c:	ldr	x2, [sp, #48]
  402650:	ldr	x3, [sp, #48]
  402654:	bl	40ade0 <sqrt@plt+0x9400>
  402658:	b	40265c <sqrt@plt+0xc7c>
  40265c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  402660:	add	x8, x8, #0xaa8
  402664:	ldr	w9, [x8]
  402668:	mov	w10, #0x3e8                 	// #1000
  40266c:	sdiv	w9, w9, w10
  402670:	ldr	x8, [sp, #40]
  402674:	str	w9, [x8, #64]
  402678:	mov	x0, x8
  40267c:	bl	4026a0 <sqrt@plt+0xcc0>
  402680:	b	402684 <sqrt@plt+0xca4>
  402684:	ldp	x29, x30, [sp, #160]
  402688:	add	sp, sp, #0xb0
  40268c:	ret
  402690:	ldr	x0, [sp, #40]
  402694:	bl	40861c <sqrt@plt+0x6c3c>
  402698:	ldur	x0, [x29, #-16]
  40269c:	bl	401970 <_Unwind_Resume@plt>
  4026a0:	sub	sp, sp, #0x40
  4026a4:	stp	x29, x30, [sp, #48]
  4026a8:	add	x29, sp, #0x30
  4026ac:	mov	w1, #0xf7                  	// #247
  4026b0:	mov	w8, #0x2                   	// #2
  4026b4:	mov	w9, #0xe030                	// #57392
  4026b8:	movk	w9, #0x3, lsl #16
  4026bc:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4026c0:	add	x10, x10, #0xaa8
  4026c4:	mov	w11, #0x3e8                 	// #1000
  4026c8:	mov	w12, wzr
  4026cc:	stur	x0, [x29, #-8]
  4026d0:	ldur	x13, [x29, #-8]
  4026d4:	mov	x0, x13
  4026d8:	stur	w8, [x29, #-12]
  4026dc:	stur	w9, [x29, #-16]
  4026e0:	str	x10, [sp, #24]
  4026e4:	str	w11, [sp, #20]
  4026e8:	str	w12, [sp, #16]
  4026ec:	str	x13, [sp, #8]
  4026f0:	bl	402a74 <sqrt@plt+0x1094>
  4026f4:	ldr	x0, [sp, #8]
  4026f8:	ldur	w1, [x29, #-12]
  4026fc:	bl	402a74 <sqrt@plt+0x1094>
  402700:	ldr	x0, [sp, #8]
  402704:	ldur	w1, [x29, #-16]
  402708:	bl	402b90 <sqrt@plt+0x11b0>
  40270c:	ldr	x10, [sp, #24]
  402710:	ldr	w1, [x10]
  402714:	ldr	x0, [sp, #8]
  402718:	bl	402b90 <sqrt@plt+0x11b0>
  40271c:	ldr	x0, [sp, #8]
  402720:	ldr	w1, [sp, #20]
  402724:	bl	402b90 <sqrt@plt+0x11b0>
  402728:	ldr	x0, [sp, #8]
  40272c:	ldr	w1, [sp, #16]
  402730:	bl	402a74 <sqrt@plt+0x1094>
  402734:	ldp	x29, x30, [sp, #48]
  402738:	add	sp, sp, #0x40
  40273c:	ret
  402740:	sub	sp, sp, #0x30
  402744:	stp	x29, x30, [sp, #32]
  402748:	add	x29, sp, #0x20
  40274c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  402750:	add	x8, x8, #0x590
  402754:	add	x8, x8, #0x10
  402758:	stur	x0, [x29, #-8]
  40275c:	ldur	x9, [x29, #-8]
  402760:	str	x8, [x9]
  402764:	mov	x0, x9
  402768:	str	x9, [sp]
  40276c:	bl	4027c0 <sqrt@plt+0xde0>
  402770:	b	402774 <sqrt@plt+0xd94>
  402774:	mov	x8, #0x1078                	// #4216
  402778:	ldr	x9, [sp]
  40277c:	add	x0, x9, x8
  402780:	bl	409258 <sqrt@plt+0x7878>
  402784:	ldr	x0, [sp]
  402788:	bl	40861c <sqrt@plt+0x6c3c>
  40278c:	ldp	x29, x30, [sp, #32]
  402790:	add	sp, sp, #0x30
  402794:	ret
  402798:	str	x0, [sp, #16]
  40279c:	str	w1, [sp, #12]
  4027a0:	mov	x8, #0x1078                	// #4216
  4027a4:	ldr	x9, [sp]
  4027a8:	add	x0, x9, x8
  4027ac:	bl	409258 <sqrt@plt+0x7878>
  4027b0:	ldr	x0, [sp]
  4027b4:	bl	40861c <sqrt@plt+0x6c3c>
  4027b8:	ldr	x0, [sp, #16]
  4027bc:	bl	405140 <sqrt@plt+0x3760>
  4027c0:	sub	sp, sp, #0x50
  4027c4:	stp	x29, x30, [sp, #64]
  4027c8:	add	x29, sp, #0x40
  4027cc:	mov	w1, #0xf8                  	// #248
  4027d0:	mov	w8, #0xe030                	// #57392
  4027d4:	movk	w8, #0x3, lsl #16
  4027d8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4027dc:	add	x9, x9, #0xaa8
  4027e0:	mov	w10, #0x3e8                 	// #1000
  4027e4:	stur	x0, [x29, #-8]
  4027e8:	ldur	x11, [x29, #-8]
  4027ec:	ldr	w12, [x11, #68]
  4027f0:	stur	w12, [x29, #-12]
  4027f4:	mov	x0, x11
  4027f8:	stur	w8, [x29, #-20]
  4027fc:	str	x9, [sp, #32]
  402800:	str	w10, [sp, #28]
  402804:	str	x11, [sp, #16]
  402808:	bl	402a74 <sqrt@plt+0x1094>
  40280c:	ldr	x9, [sp, #16]
  402810:	ldr	w1, [x9, #72]
  402814:	mov	x0, x9
  402818:	bl	402b90 <sqrt@plt+0x11b0>
  40281c:	ldr	x0, [sp, #16]
  402820:	ldur	w1, [x29, #-20]
  402824:	bl	402b90 <sqrt@plt+0x11b0>
  402828:	ldr	x9, [sp, #32]
  40282c:	ldr	w1, [x9]
  402830:	ldr	x0, [sp, #16]
  402834:	bl	402b90 <sqrt@plt+0x11b0>
  402838:	ldr	x0, [sp, #16]
  40283c:	ldr	w1, [sp, #28]
  402840:	bl	402b90 <sqrt@plt+0x11b0>
  402844:	ldr	x9, [sp, #16]
  402848:	ldr	w1, [x9, #96]
  40284c:	mov	x0, x9
  402850:	bl	402b90 <sqrt@plt+0x11b0>
  402854:	ldr	x9, [sp, #16]
  402858:	ldr	w1, [x9, #92]
  40285c:	mov	x0, x9
  402860:	bl	402b90 <sqrt@plt+0x11b0>
  402864:	ldr	x9, [sp, #16]
  402868:	ldr	w1, [x9, #4268]
  40286c:	mov	x0, x9
  402870:	bl	402ab4 <sqrt@plt+0x10d4>
  402874:	ldr	x9, [sp, #16]
  402878:	ldr	w1, [x9, #76]
  40287c:	mov	x0, x9
  402880:	bl	402ab4 <sqrt@plt+0x10d4>
  402884:	stur	wzr, [x29, #-16]
  402888:	ldur	w8, [x29, #-16]
  40288c:	mov	w9, #0x0                   	// #0
  402890:	cmp	w8, #0x100
  402894:	str	w9, [sp, #12]
  402898:	b.ge	4028c4 <sqrt@plt+0xee4>  // b.tcont
  40289c:	ldr	x8, [sp, #16]
  4028a0:	add	x9, x8, #0x68
  4028a4:	ldursw	x10, [x29, #-16]
  4028a8:	mov	x11, #0x10                  	// #16
  4028ac:	mul	x10, x11, x10
  4028b0:	add	x9, x9, x10
  4028b4:	ldr	x9, [x9]
  4028b8:	cmp	x9, #0x0
  4028bc:	cset	w12, ne  // ne = any
  4028c0:	str	w12, [sp, #12]
  4028c4:	ldr	w8, [sp, #12]
  4028c8:	tbnz	w8, #0, 4028d0 <sqrt@plt+0xef0>
  4028cc:	b	4028ec <sqrt@plt+0xf0c>
  4028d0:	ldur	w1, [x29, #-16]
  4028d4:	ldr	x0, [sp, #16]
  4028d8:	bl	403468 <sqrt@plt+0x1a88>
  4028dc:	ldur	w8, [x29, #-16]
  4028e0:	add	w8, w8, #0x1
  4028e4:	stur	w8, [x29, #-16]
  4028e8:	b	402888 <sqrt@plt+0xea8>
  4028ec:	ldr	x0, [sp, #16]
  4028f0:	mov	w1, #0xf9                  	// #249
  4028f4:	bl	402a74 <sqrt@plt+0x1094>
  4028f8:	ldur	w1, [x29, #-12]
  4028fc:	ldr	x0, [sp, #16]
  402900:	bl	402b90 <sqrt@plt+0x11b0>
  402904:	ldr	x0, [sp, #16]
  402908:	mov	w1, #0x2                   	// #2
  40290c:	bl	402a74 <sqrt@plt+0x1094>
  402910:	stur	wzr, [x29, #-16]
  402914:	ldur	w8, [x29, #-16]
  402918:	mov	w9, #0x1                   	// #1
  40291c:	cmp	w8, #0x4
  402920:	str	w9, [sp, #8]
  402924:	b.lt	40294c <sqrt@plt+0xf6c>  // b.tstop
  402928:	ldr	x8, [sp, #16]
  40292c:	ldr	w9, [x8, #68]
  402930:	mov	w10, #0x4                   	// #4
  402934:	sdiv	w11, w9, w10
  402938:	mul	w10, w11, w10
  40293c:	subs	w9, w9, w10
  402940:	cmp	w9, #0x0
  402944:	cset	w9, ne  // ne = any
  402948:	str	w9, [sp, #8]
  40294c:	ldr	w8, [sp, #8]
  402950:	tbnz	w8, #0, 402958 <sqrt@plt+0xf78>
  402954:	b	402974 <sqrt@plt+0xf94>
  402958:	ldr	x0, [sp, #16]
  40295c:	mov	w1, #0xdf                  	// #223
  402960:	bl	402a74 <sqrt@plt+0x1094>
  402964:	ldur	w8, [x29, #-16]
  402968:	add	w8, w8, #0x1
  40296c:	stur	w8, [x29, #-16]
  402970:	b	402914 <sqrt@plt+0xf34>
  402974:	ldp	x29, x30, [sp, #64]
  402978:	add	sp, sp, #0x50
  40297c:	ret
  402980:	sub	sp, sp, #0x20
  402984:	stp	x29, x30, [sp, #16]
  402988:	add	x29, sp, #0x10
  40298c:	adrp	x8, 402000 <sqrt@plt+0x620>
  402990:	add	x8, x8, #0x740
  402994:	str	x0, [sp, #8]
  402998:	ldr	x9, [sp, #8]
  40299c:	mov	x0, x9
  4029a0:	str	x9, [sp]
  4029a4:	blr	x8
  4029a8:	ldr	x0, [sp]
  4029ac:	bl	413acc <_ZdlPv@@Base>
  4029b0:	ldp	x29, x30, [sp, #16]
  4029b4:	add	sp, sp, #0x20
  4029b8:	ret
  4029bc:	sub	sp, sp, #0x30
  4029c0:	stp	x29, x30, [sp, #32]
  4029c4:	add	x29, sp, #0x20
  4029c8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  4029cc:	add	x8, x8, #0x608
  4029d0:	add	x8, x8, #0x10
  4029d4:	mov	w9, #0xffffffff            	// #-1
  4029d8:	stur	x0, [x29, #-8]
  4029dc:	ldur	x10, [x29, #-8]
  4029e0:	mov	x0, x10
  4029e4:	str	x8, [sp, #16]
  4029e8:	str	w9, [sp, #12]
  4029ec:	str	x10, [sp]
  4029f0:	bl	402404 <sqrt@plt+0xa24>
  4029f4:	ldr	x8, [sp, #16]
  4029f8:	ldr	x10, [sp]
  4029fc:	str	x8, [x10]
  402a00:	ldr	w9, [sp, #12]
  402a04:	str	w9, [x10, #4276]
  402a08:	ldp	x29, x30, [sp, #32]
  402a0c:	add	sp, sp, #0x30
  402a10:	ret
  402a14:	sub	sp, sp, #0x20
  402a18:	stp	x29, x30, [sp, #16]
  402a1c:	add	x29, sp, #0x10
  402a20:	str	x0, [sp, #8]
  402a24:	ldr	x0, [sp, #8]
  402a28:	bl	402740 <sqrt@plt+0xd60>
  402a2c:	ldp	x29, x30, [sp, #16]
  402a30:	add	sp, sp, #0x20
  402a34:	ret
  402a38:	sub	sp, sp, #0x20
  402a3c:	stp	x29, x30, [sp, #16]
  402a40:	add	x29, sp, #0x10
  402a44:	adrp	x8, 402000 <sqrt@plt+0x620>
  402a48:	add	x8, x8, #0xa14
  402a4c:	str	x0, [sp, #8]
  402a50:	ldr	x9, [sp, #8]
  402a54:	mov	x0, x9
  402a58:	str	x9, [sp]
  402a5c:	blr	x8
  402a60:	ldr	x0, [sp]
  402a64:	bl	413acc <_ZdlPv@@Base>
  402a68:	ldp	x29, x30, [sp, #16]
  402a6c:	add	sp, sp, #0x20
  402a70:	ret
  402a74:	sub	sp, sp, #0x20
  402a78:	stp	x29, x30, [sp, #16]
  402a7c:	add	x29, sp, #0x10
  402a80:	str	x0, [sp, #8]
  402a84:	str	w1, [sp, #4]
  402a88:	ldr	x8, [sp, #8]
  402a8c:	ldr	w9, [x8, #68]
  402a90:	add	w9, w9, #0x1
  402a94:	str	w9, [x8, #68]
  402a98:	ldr	w9, [sp, #4]
  402a9c:	and	w0, w9, #0xff
  402aa0:	ldr	x1, [x8, #56]
  402aa4:	bl	4016c0 <putc@plt>
  402aa8:	ldp	x29, x30, [sp, #16]
  402aac:	add	sp, sp, #0x20
  402ab0:	ret
  402ab4:	sub	sp, sp, #0x30
  402ab8:	stp	x29, x30, [sp, #32]
  402abc:	add	x29, sp, #0x20
  402ac0:	stur	x0, [x29, #-8]
  402ac4:	stur	w1, [x29, #-12]
  402ac8:	ldur	x8, [x29, #-8]
  402acc:	ldr	w9, [x8, #68]
  402ad0:	add	w9, w9, #0x2
  402ad4:	str	w9, [x8, #68]
  402ad8:	ldur	w9, [x29, #-12]
  402adc:	asr	w9, w9, #8
  402ae0:	and	w0, w9, #0xff
  402ae4:	ldr	x1, [x8, #56]
  402ae8:	str	x8, [sp, #8]
  402aec:	bl	4016c0 <putc@plt>
  402af0:	ldur	w9, [x29, #-12]
  402af4:	and	w9, w9, #0xff
  402af8:	ldr	x8, [sp, #8]
  402afc:	ldr	x1, [x8, #56]
  402b00:	mov	w0, w9
  402b04:	bl	4016c0 <putc@plt>
  402b08:	ldp	x29, x30, [sp, #32]
  402b0c:	add	sp, sp, #0x30
  402b10:	ret
  402b14:	sub	sp, sp, #0x30
  402b18:	stp	x29, x30, [sp, #32]
  402b1c:	add	x29, sp, #0x20
  402b20:	stur	x0, [x29, #-8]
  402b24:	stur	w1, [x29, #-12]
  402b28:	ldur	x8, [x29, #-8]
  402b2c:	ldr	w9, [x8, #68]
  402b30:	add	w9, w9, #0x3
  402b34:	str	w9, [x8, #68]
  402b38:	ldur	w9, [x29, #-12]
  402b3c:	asr	w9, w9, #16
  402b40:	and	w0, w9, #0xff
  402b44:	ldr	x1, [x8, #56]
  402b48:	str	x8, [sp, #8]
  402b4c:	bl	4016c0 <putc@plt>
  402b50:	ldur	w9, [x29, #-12]
  402b54:	asr	w9, w9, #8
  402b58:	and	w9, w9, #0xff
  402b5c:	ldr	x8, [sp, #8]
  402b60:	ldr	x1, [x8, #56]
  402b64:	mov	w0, w9
  402b68:	bl	4016c0 <putc@plt>
  402b6c:	ldur	w9, [x29, #-12]
  402b70:	and	w9, w9, #0xff
  402b74:	ldr	x8, [sp, #8]
  402b78:	ldr	x1, [x8, #56]
  402b7c:	mov	w0, w9
  402b80:	bl	4016c0 <putc@plt>
  402b84:	ldp	x29, x30, [sp, #32]
  402b88:	add	sp, sp, #0x30
  402b8c:	ret
  402b90:	sub	sp, sp, #0x30
  402b94:	stp	x29, x30, [sp, #32]
  402b98:	add	x29, sp, #0x20
  402b9c:	stur	x0, [x29, #-8]
  402ba0:	stur	w1, [x29, #-12]
  402ba4:	ldur	x8, [x29, #-8]
  402ba8:	ldr	w9, [x8, #68]
  402bac:	add	w9, w9, #0x4
  402bb0:	str	w9, [x8, #68]
  402bb4:	ldur	w9, [x29, #-12]
  402bb8:	asr	w9, w9, #24
  402bbc:	and	w0, w9, #0xff
  402bc0:	ldr	x1, [x8, #56]
  402bc4:	str	x8, [sp, #8]
  402bc8:	bl	4016c0 <putc@plt>
  402bcc:	ldur	w9, [x29, #-12]
  402bd0:	asr	w9, w9, #16
  402bd4:	and	w9, w9, #0xff
  402bd8:	ldr	x8, [sp, #8]
  402bdc:	ldr	x1, [x8, #56]
  402be0:	mov	w0, w9
  402be4:	bl	4016c0 <putc@plt>
  402be8:	ldur	w9, [x29, #-12]
  402bec:	asr	w9, w9, #8
  402bf0:	and	w9, w9, #0xff
  402bf4:	ldr	x8, [sp, #8]
  402bf8:	ldr	x1, [x8, #56]
  402bfc:	mov	w0, w9
  402c00:	bl	4016c0 <putc@plt>
  402c04:	ldur	w9, [x29, #-12]
  402c08:	and	w9, w9, #0xff
  402c0c:	ldr	x8, [sp, #8]
  402c10:	ldr	x1, [x8, #56]
  402c14:	mov	w0, w9
  402c18:	bl	4016c0 <putc@plt>
  402c1c:	ldp	x29, x30, [sp, #32]
  402c20:	add	sp, sp, #0x30
  402c24:	ret
  402c28:	sub	sp, sp, #0x30
  402c2c:	stp	x29, x30, [sp, #32]
  402c30:	add	x29, sp, #0x20
  402c34:	stur	x0, [x29, #-8]
  402c38:	str	x1, [sp, #16]
  402c3c:	ldur	x8, [x29, #-8]
  402c40:	ldr	x0, [sp, #16]
  402c44:	str	x8, [sp, #8]
  402c48:	bl	401690 <strlen@plt>
  402c4c:	ldr	x8, [sp, #8]
  402c50:	str	w0, [sp, #4]
  402c54:	mov	x0, x8
  402c58:	ldr	w1, [sp, #4]
  402c5c:	bl	402a74 <sqrt@plt+0x1094>
  402c60:	ldr	x8, [sp, #16]
  402c64:	ldrb	w9, [x8]
  402c68:	cbz	w9, 402c88 <sqrt@plt+0x12a8>
  402c6c:	ldr	x8, [sp, #16]
  402c70:	add	x9, x8, #0x1
  402c74:	str	x9, [sp, #16]
  402c78:	ldrb	w1, [x8]
  402c7c:	ldr	x0, [sp, #8]
  402c80:	bl	402a74 <sqrt@plt+0x1094>
  402c84:	b	402c60 <sqrt@plt+0x1280>
  402c88:	ldp	x29, x30, [sp, #32]
  402c8c:	add	sp, sp, #0x30
  402c90:	ret
  402c94:	sub	sp, sp, #0x20
  402c98:	stp	x29, x30, [sp, #16]
  402c9c:	add	x29, sp, #0x10
  402ca0:	str	x0, [sp, #8]
  402ca4:	ldr	x8, [sp, #8]
  402ca8:	ldr	w9, [x8, #4256]
  402cac:	str	x8, [sp]
  402cb0:	cbz	w9, 402cd8 <sqrt@plt+0x12f8>
  402cb4:	ldr	x0, [sp]
  402cb8:	mov	w1, #0x8e                  	// #142
  402cbc:	bl	402a74 <sqrt@plt+0x1094>
  402cc0:	ldr	x8, [sp]
  402cc4:	str	wzr, [x8, #4256]
  402cc8:	ldr	w9, [x8, #4260]
  402ccc:	str	w9, [x8, #80]
  402cd0:	ldr	w9, [x8, #4264]
  402cd4:	str	w9, [x8, #84]
  402cd8:	ldp	x29, x30, [sp, #16]
  402cdc:	add	sp, sp, #0x20
  402ce0:	ret
  402ce4:	sub	sp, sp, #0x20
  402ce8:	stp	x29, x30, [sp, #16]
  402cec:	add	x29, sp, #0x10
  402cf0:	str	x0, [sp, #8]
  402cf4:	ldr	x8, [sp, #8]
  402cf8:	ldr	w9, [x8, #4256]
  402cfc:	str	x8, [sp]
  402d00:	cbnz	w9, 402d30 <sqrt@plt+0x1350>
  402d04:	mov	w8, #0x1                   	// #1
  402d08:	ldr	x9, [sp]
  402d0c:	str	w8, [x9, #4256]
  402d10:	str	w8, [x9, #4268]
  402d14:	ldr	w8, [x9, #80]
  402d18:	str	w8, [x9, #4260]
  402d1c:	ldr	w8, [x9, #84]
  402d20:	str	w8, [x9, #4264]
  402d24:	mov	x0, x9
  402d28:	mov	w1, #0x8d                  	// #141
  402d2c:	bl	402a74 <sqrt@plt+0x1094>
  402d30:	ldp	x29, x30, [sp, #16]
  402d34:	add	sp, sp, #0x20
  402d38:	ret
  402d3c:	sub	sp, sp, #0x40
  402d40:	stp	x29, x30, [sp, #48]
  402d44:	add	x29, sp, #0x30
  402d48:	mov	w8, #0x10                  	// #16
  402d4c:	stur	w0, [x29, #-4]
  402d50:	stur	w1, [x29, #-8]
  402d54:	ldur	w9, [x29, #-8]
  402d58:	mul	w9, w8, w9
  402d5c:	str	w9, [sp, #16]
  402d60:	str	w8, [sp, #12]
  402d64:	ldursw	x8, [x29, #-8]
  402d68:	cmp	x8, #0x800, lsl #12
  402d6c:	b.lt	402d90 <sqrt@plt+0x13b0>  // b.tstop
  402d70:	ldur	w8, [x29, #-8]
  402d74:	mov	w9, #0x2                   	// #2
  402d78:	sdiv	w8, w8, w9
  402d7c:	stur	w8, [x29, #-8]
  402d80:	ldr	w8, [sp, #12]
  402d84:	sdiv	w8, w8, w9
  402d88:	str	w8, [sp, #12]
  402d8c:	b	402d64 <sqrt@plt+0x1384>
  402d90:	ldur	w8, [x29, #-4]
  402d94:	and	w8, w8, #0xff
  402d98:	str	w8, [sp, #20]
  402d9c:	ldur	w8, [x29, #-4]
  402da0:	asr	w8, w8, #8
  402da4:	and	w8, w8, #0xff
  402da8:	str	w8, [sp, #24]
  402dac:	ldur	w8, [x29, #-4]
  402db0:	asr	w8, w8, #16
  402db4:	and	w8, w8, #0xff
  402db8:	stur	w8, [x29, #-20]
  402dbc:	ldur	w8, [x29, #-4]
  402dc0:	asr	w8, w8, #24
  402dc4:	and	w8, w8, #0xff
  402dc8:	stur	w8, [x29, #-16]
  402dcc:	ldr	w8, [sp, #20]
  402dd0:	ldur	w9, [x29, #-8]
  402dd4:	mul	w8, w8, w9
  402dd8:	mov	w9, #0x100                 	// #256
  402ddc:	sdiv	w8, w8, w9
  402de0:	ldr	w10, [sp, #24]
  402de4:	ldur	w11, [x29, #-8]
  402de8:	mul	w10, w10, w11
  402dec:	add	w8, w8, w10
  402df0:	sdiv	w8, w8, w9
  402df4:	ldur	w9, [x29, #-20]
  402df8:	ldur	w10, [x29, #-8]
  402dfc:	mul	w9, w9, w10
  402e00:	add	w8, w8, w9
  402e04:	ldr	w9, [sp, #12]
  402e08:	sdiv	w8, w8, w9
  402e0c:	stur	w8, [x29, #-12]
  402e10:	ldur	w8, [x29, #-16]
  402e14:	cmp	w8, #0xff
  402e18:	b.ne	402e30 <sqrt@plt+0x1450>  // b.any
  402e1c:	ldr	w8, [sp, #16]
  402e20:	ldur	w9, [x29, #-12]
  402e24:	subs	w8, w9, w8
  402e28:	stur	w8, [x29, #-12]
  402e2c:	b	402e50 <sqrt@plt+0x1470>
  402e30:	ldur	w8, [x29, #-16]
  402e34:	cmp	w8, #0x0
  402e38:	cset	w8, eq  // eq = none
  402e3c:	and	w0, w8, #0x1
  402e40:	mov	w1, #0x12f                 	// #303
  402e44:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  402e48:	add	x2, x2, #0x852
  402e4c:	bl	40514c <sqrt@plt+0x376c>
  402e50:	ldur	w0, [x29, #-12]
  402e54:	ldp	x29, x30, [sp, #48]
  402e58:	add	sp, sp, #0x40
  402e5c:	ret
  402e60:	sub	sp, sp, #0x170
  402e64:	stp	x29, x30, [sp, #336]
  402e68:	str	x28, [sp, #352]
  402e6c:	add	x29, sp, #0x150
  402e70:	sub	x8, x29, #0x10
  402e74:	mov	x2, #0x28                  	// #40
  402e78:	add	x9, sp, #0x30
  402e7c:	str	x0, [x8, #8]
  402e80:	str	x1, [x8]
  402e84:	ldr	x10, [x8, #8]
  402e88:	ldr	x1, [x8]
  402e8c:	mov	x11, #0x1078                	// #4216
  402e90:	add	x0, x10, x11
  402e94:	str	x8, [sp, #32]
  402e98:	str	x9, [sp, #24]
  402e9c:	str	x10, [sp, #16]
  402ea0:	bl	401650 <memcpy@plt>
  402ea4:	ldr	x8, [sp, #32]
  402ea8:	ldr	x0, [x8]
  402eac:	ldr	x1, [sp, #24]
  402eb0:	bl	409458 <sqrt@plt+0x7a78>
  402eb4:	str	w0, [sp, #44]
  402eb8:	ldr	w12, [sp, #44]
  402ebc:	subs	w12, w12, #0x0
  402ec0:	mov	w8, w12
  402ec4:	ubfx	x8, x8, #0, #32
  402ec8:	cmp	x8, #0x4
  402ecc:	str	x8, [sp, #8]
  402ed0:	b.hi	403000 <sqrt@plt+0x1620>  // b.pmore
  402ed4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  402ed8:	add	x8, x8, #0x460
  402edc:	ldr	x11, [sp, #8]
  402ee0:	ldrsw	x10, [x8, x11, lsl #2]
  402ee4:	add	x9, x8, x10
  402ee8:	br	x9
  402eec:	add	x0, sp, #0x40
  402ef0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  402ef4:	add	x1, x1, #0x86d
  402ef8:	bl	401760 <sprintf@plt>
  402efc:	b	403000 <sqrt@plt+0x1620>
  402f00:	ldr	s0, [sp, #48]
  402f04:	mov	v1.16b, v0.16b
  402f08:	ucvtf	d1, d1
  402f0c:	mov	x8, #0xffe000000000        	// #281337537757184
  402f10:	movk	x8, #0x40ef, lsl #48
  402f14:	fmov	d2, x8
  402f18:	fdiv	d0, d1, d2
  402f1c:	ldr	s3, [sp, #52]
  402f20:	mov	v1.16b, v3.16b
  402f24:	ucvtf	d1, d1
  402f28:	fdiv	d1, d1, d2
  402f2c:	ldr	s3, [sp, #56]
  402f30:	mov	v4.16b, v3.16b
  402f34:	ucvtf	d4, d4
  402f38:	fdiv	d2, d4, d2
  402f3c:	add	x0, sp, #0x40
  402f40:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  402f44:	add	x1, x1, #0x87a
  402f48:	bl	401760 <sprintf@plt>
  402f4c:	b	403000 <sqrt@plt+0x1620>
  402f50:	ldr	x8, [sp, #32]
  402f54:	ldr	x0, [x8]
  402f58:	add	x9, sp, #0x30
  402f5c:	add	x2, x9, #0x4
  402f60:	add	x3, x9, #0x8
  402f64:	add	x4, x9, #0xc
  402f68:	mov	x1, x9
  402f6c:	bl	409da0 <sqrt@plt+0x83c0>
  402f70:	ldr	s0, [sp, #48]
  402f74:	mov	v1.16b, v0.16b
  402f78:	ucvtf	d1, d1
  402f7c:	mov	x8, #0xffe000000000        	// #281337537757184
  402f80:	movk	x8, #0x40ef, lsl #48
  402f84:	fmov	d2, x8
  402f88:	fdiv	d0, d1, d2
  402f8c:	ldr	s3, [sp, #52]
  402f90:	mov	v1.16b, v3.16b
  402f94:	ucvtf	d1, d1
  402f98:	fdiv	d1, d1, d2
  402f9c:	ldr	s3, [sp, #56]
  402fa0:	mov	v4.16b, v3.16b
  402fa4:	ucvtf	d4, d4
  402fa8:	fdiv	d4, d4, d2
  402fac:	ldr	s3, [sp, #60]
  402fb0:	mov	v5.16b, v3.16b
  402fb4:	ucvtf	d5, d5
  402fb8:	fdiv	d3, d5, d2
  402fbc:	add	x0, sp, #0x40
  402fc0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  402fc4:	add	x1, x1, #0x893
  402fc8:	mov	v2.16b, v4.16b
  402fcc:	bl	401760 <sprintf@plt>
  402fd0:	b	403000 <sqrt@plt+0x1620>
  402fd4:	ldr	s0, [sp, #48]
  402fd8:	mov	v1.16b, v0.16b
  402fdc:	ucvtf	d1, d1
  402fe0:	mov	x8, #0xffe000000000        	// #281337537757184
  402fe4:	movk	x8, #0x40ef, lsl #48
  402fe8:	fmov	d2, x8
  402fec:	fdiv	d0, d1, d2
  402ff0:	add	x0, sp, #0x40
  402ff4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  402ff8:	add	x1, x1, #0x8b2
  402ffc:	bl	401760 <sprintf@plt>
  403000:	ldr	x0, [sp, #16]
  403004:	add	x1, sp, #0x40
  403008:	bl	40301c <sqrt@plt+0x163c>
  40300c:	ldr	x28, [sp, #352]
  403010:	ldp	x29, x30, [sp, #336]
  403014:	add	sp, sp, #0x170
  403018:	ret
  40301c:	sub	sp, sp, #0x30
  403020:	stp	x29, x30, [sp, #32]
  403024:	add	x29, sp, #0x20
  403028:	stur	x0, [x29, #-8]
  40302c:	str	x1, [sp, #16]
  403030:	ldur	x8, [x29, #-8]
  403034:	ldr	x0, [sp, #16]
  403038:	str	x8, [sp]
  40303c:	bl	401690 <strlen@plt>
  403040:	str	w0, [sp, #12]
  403044:	ldr	w9, [sp, #12]
  403048:	cbnz	w9, 403050 <sqrt@plt+0x1670>
  40304c:	b	403090 <sqrt@plt+0x16b0>
  403050:	ldr	x0, [sp]
  403054:	bl	402ce4 <sqrt@plt+0x1304>
  403058:	ldr	w2, [sp, #12]
  40305c:	ldr	x0, [sp]
  403060:	mov	w1, #0xffffffef            	// #-17
  403064:	bl	4036f4 <sqrt@plt+0x1d14>
  403068:	ldr	x8, [sp, #16]
  40306c:	ldrb	w9, [x8]
  403070:	cbz	w9, 403090 <sqrt@plt+0x16b0>
  403074:	ldr	x8, [sp, #16]
  403078:	add	x9, x8, #0x1
  40307c:	str	x9, [sp, #16]
  403080:	ldrb	w1, [x8]
  403084:	ldr	x0, [sp]
  403088:	bl	402a74 <sqrt@plt+0x1094>
  40308c:	b	403068 <sqrt@plt+0x1688>
  403090:	ldp	x29, x30, [sp, #32]
  403094:	add	sp, sp, #0x30
  403098:	ret
  40309c:	sub	sp, sp, #0x60
  4030a0:	stp	x29, x30, [sp, #80]
  4030a4:	add	x29, sp, #0x50
  4030a8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4030ac:	add	x8, x8, #0xa80
  4030b0:	stur	x0, [x29, #-8]
  4030b4:	stur	x1, [x29, #-16]
  4030b8:	stur	x2, [x29, #-24]
  4030bc:	stur	x3, [x29, #-32]
  4030c0:	stur	w4, [x29, #-36]
  4030c4:	str	x5, [sp, #32]
  4030c8:	ldur	x9, [x29, #-8]
  4030cc:	ldur	x10, [x29, #-32]
  4030d0:	ldr	x0, [x10, #24]
  4030d4:	mov	x10, #0x1078                	// #4216
  4030d8:	add	x1, x9, x10
  4030dc:	str	x8, [sp, #8]
  4030e0:	str	x9, [sp]
  4030e4:	bl	40941c <sqrt@plt+0x7a3c>
  4030e8:	cbz	w0, 4030fc <sqrt@plt+0x171c>
  4030ec:	ldur	x8, [x29, #-32]
  4030f0:	ldr	x1, [x8, #24]
  4030f4:	ldr	x0, [sp]
  4030f8:	bl	402e60 <sqrt@plt+0x1480>
  4030fc:	ldur	x0, [x29, #-24]
  403100:	ldur	x1, [x29, #-16]
  403104:	bl	40c1e8 <sqrt@plt+0xa808>
  403108:	str	w0, [sp, #28]
  40310c:	ldur	x8, [x29, #-32]
  403110:	ldr	w9, [x8, #4]
  403114:	ldr	x8, [sp]
  403118:	ldr	w10, [x8, #4208]
  40311c:	cmp	w9, w10
  403120:	b.ne	403138 <sqrt@plt+0x1758>  // b.any
  403124:	ldur	x8, [x29, #-24]
  403128:	ldr	x9, [sp]
  40312c:	ldr	x10, [x9, #4200]
  403130:	cmp	x8, x10
  403134:	b.eq	40324c <sqrt@plt+0x186c>  // b.none
  403138:	ldur	x8, [x29, #-24]
  40313c:	ldr	x9, [sp]
  403140:	str	x8, [x9, #4200]
  403144:	ldur	x8, [x29, #-32]
  403148:	ldr	w10, [x8, #4]
  40314c:	str	w10, [x9, #4208]
  403150:	str	wzr, [sp, #24]
  403154:	ldr	w8, [sp, #24]
  403158:	cmp	w8, #0x100
  40315c:	b.lt	403178 <sqrt@plt+0x1798>  // b.tstop
  403160:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  403164:	add	x0, x0, #0x8c2
  403168:	ldr	x1, [sp, #8]
  40316c:	ldr	x2, [sp, #8]
  403170:	ldr	x3, [sp, #8]
  403174:	bl	40ade0 <sqrt@plt+0x9400>
  403178:	ldr	x8, [sp]
  40317c:	add	x9, x8, #0x68
  403180:	ldrsw	x10, [sp, #24]
  403184:	mov	x11, #0x10                  	// #16
  403188:	mul	x10, x11, x10
  40318c:	add	x9, x9, x10
  403190:	ldr	x9, [x9]
  403194:	cbnz	x9, 4031dc <sqrt@plt+0x17fc>
  403198:	ldr	x8, [sp]
  40319c:	ldr	x9, [x8, #4200]
  4031a0:	add	x10, x8, #0x68
  4031a4:	ldrsw	x11, [sp, #24]
  4031a8:	mov	x12, #0x10                  	// #16
  4031ac:	mul	x11, x12, x11
  4031b0:	add	x10, x10, x11
  4031b4:	str	x9, [x10]
  4031b8:	ldr	w13, [x8, #4208]
  4031bc:	add	x9, x8, #0x68
  4031c0:	ldrsw	x10, [sp, #24]
  4031c4:	mul	x10, x12, x10
  4031c8:	add	x9, x9, x10
  4031cc:	str	w13, [x9, #8]
  4031d0:	ldr	w1, [sp, #24]
  4031d4:	mov	x0, x8
  4031d8:	bl	403468 <sqrt@plt+0x1a88>
  4031dc:	ldr	x8, [sp]
  4031e0:	add	x9, x8, #0x68
  4031e4:	ldrsw	x10, [sp, #24]
  4031e8:	mov	x11, #0x10                  	// #16
  4031ec:	mul	x10, x11, x10
  4031f0:	add	x9, x9, x10
  4031f4:	ldr	x9, [x9]
  4031f8:	ldr	x10, [x8, #4200]
  4031fc:	cmp	x9, x10
  403200:	b.ne	403230 <sqrt@plt+0x1850>  // b.any
  403204:	ldr	x8, [sp]
  403208:	add	x9, x8, #0x68
  40320c:	ldrsw	x10, [sp, #24]
  403210:	mov	x11, #0x10                  	// #16
  403214:	mul	x10, x11, x10
  403218:	add	x9, x9, x10
  40321c:	ldr	w12, [x9, #8]
  403220:	ldr	w13, [x8, #4208]
  403224:	cmp	w12, w13
  403228:	b.ne	403230 <sqrt@plt+0x1850>  // b.any
  40322c:	b	403240 <sqrt@plt+0x1860>
  403230:	ldr	w8, [sp, #24]
  403234:	add	w8, w8, #0x1
  403238:	str	w8, [sp, #24]
  40323c:	b	403154 <sqrt@plt+0x1774>
  403240:	ldr	w1, [sp, #24]
  403244:	ldr	x0, [sp]
  403248:	bl	403594 <sqrt@plt+0x1bb4>
  40324c:	ldur	x8, [x29, #-32]
  403250:	ldr	w9, [x8, #8]
  403254:	ldr	x8, [sp]
  403258:	ldr	w10, [x8, #80]
  40325c:	subs	w9, w9, w10
  403260:	str	w9, [sp, #20]
  403264:	ldur	x11, [x29, #-32]
  403268:	ldr	w9, [x11, #8]
  40326c:	ldr	w10, [x8, #88]
  403270:	cmp	w9, w10
  403274:	b.eq	4032a4 <sqrt@plt+0x18c4>  // b.none
  403278:	ldr	w8, [sp, #20]
  40327c:	cbz	w8, 4032a4 <sqrt@plt+0x18c4>
  403280:	ldr	w2, [sp, #20]
  403284:	ldr	x0, [sp]
  403288:	mov	w1, #0xffffff8f            	// #-113
  40328c:	bl	4035fc <sqrt@plt+0x1c1c>
  403290:	ldur	x8, [x29, #-32]
  403294:	ldr	w9, [x8, #8]
  403298:	ldr	x8, [sp]
  40329c:	str	w9, [x8, #80]
  4032a0:	b	403340 <sqrt@plt+0x1960>
  4032a4:	ldr	w8, [sp, #20]
  4032a8:	ldr	x9, [sp]
  4032ac:	ldr	w10, [x9, #64]
  4032b0:	cmp	w8, w10
  4032b4:	b.le	4032f0 <sqrt@plt+0x1910>
  4032b8:	ldr	w8, [sp, #20]
  4032bc:	ldr	x9, [sp]
  4032c0:	ldr	w10, [x9, #64]
  4032c4:	subs	w2, w8, w10
  4032c8:	mov	x0, x9
  4032cc:	mov	w1, #0xffffff8f            	// #-113
  4032d0:	bl	4035fc <sqrt@plt+0x1c1c>
  4032d4:	ldur	x9, [x29, #-32]
  4032d8:	ldr	w8, [x9, #8]
  4032dc:	ldr	x9, [sp]
  4032e0:	ldr	w10, [x9, #64]
  4032e4:	subs	w8, w8, w10
  4032e8:	str	w8, [x9, #80]
  4032ec:	b	403340 <sqrt@plt+0x1960>
  4032f0:	ldr	w8, [sp, #20]
  4032f4:	ldr	x9, [sp]
  4032f8:	ldr	w10, [x9, #64]
  4032fc:	mov	w11, wzr
  403300:	subs	w10, w11, w10
  403304:	cmp	w8, w10
  403308:	b.ge	403340 <sqrt@plt+0x1960>  // b.tcont
  40330c:	ldr	w8, [sp, #20]
  403310:	ldr	x9, [sp]
  403314:	ldr	w10, [x9, #64]
  403318:	add	w2, w8, w10
  40331c:	mov	x0, x9
  403320:	mov	w1, #0xffffff8f            	// #-113
  403324:	bl	4035fc <sqrt@plt+0x1c1c>
  403328:	ldur	x9, [x29, #-32]
  40332c:	ldr	w8, [x9, #8]
  403330:	ldr	x9, [sp]
  403334:	ldr	w10, [x9, #64]
  403338:	add	w8, w8, w10
  40333c:	str	w8, [x9, #80]
  403340:	ldur	x8, [x29, #-32]
  403344:	ldr	w9, [x8, #12]
  403348:	ldr	x8, [sp]
  40334c:	ldr	w10, [x8, #84]
  403350:	cmp	w9, w10
  403354:	b.eq	403388 <sqrt@plt+0x19a8>  // b.none
  403358:	ldur	x8, [x29, #-32]
  40335c:	ldr	w9, [x8, #12]
  403360:	ldr	x8, [sp]
  403364:	ldr	w10, [x8, #84]
  403368:	subs	w2, w9, w10
  40336c:	mov	x0, x8
  403370:	mov	w1, #0xffffff9d            	// #-99
  403374:	bl	4035fc <sqrt@plt+0x1c1c>
  403378:	ldur	x8, [x29, #-32]
  40337c:	ldr	w9, [x8, #12]
  403380:	ldr	x8, [sp]
  403384:	str	w9, [x8, #84]
  403388:	ldr	x0, [sp]
  40338c:	bl	402ce4 <sqrt@plt+0x1304>
  403390:	ldur	x8, [x29, #-32]
  403394:	ldr	w9, [x8, #8]
  403398:	ldur	w10, [x29, #-36]
  40339c:	add	w9, w9, w10
  4033a0:	ldr	x8, [sp]
  4033a4:	str	w9, [x8, #88]
  4033a8:	ldur	x0, [x29, #-24]
  4033ac:	ldur	x1, [x29, #-16]
  4033b0:	mov	w2, #0x20000               	// #131072
  4033b4:	bl	40bdf0 <sqrt@plt+0xa410>
  4033b8:	mov	w9, #0x1                   	// #1
  4033bc:	sdiv	w0, w0, w9
  4033c0:	ldr	x8, [sp]
  4033c4:	ldr	w9, [x8, #4208]
  4033c8:	mov	w10, #0x8                   	// #8
  4033cc:	mul	w1, w9, w10
  4033d0:	bl	402d3c <sqrt@plt+0x135c>
  4033d4:	ldr	x8, [sp]
  4033d8:	ldr	w9, [x8, #80]
  4033dc:	add	w9, w9, w0
  4033e0:	str	w9, [x8, #80]
  4033e4:	ldr	w9, [x8, #80]
  4033e8:	ldr	w10, [x8, #92]
  4033ec:	cmp	w9, w10
  4033f0:	b.le	403400 <sqrt@plt+0x1a20>
  4033f4:	ldr	x8, [sp]
  4033f8:	ldr	w9, [x8, #80]
  4033fc:	str	w9, [x8, #92]
  403400:	ldr	x8, [sp]
  403404:	ldr	w9, [x8, #84]
  403408:	ldr	w10, [x8, #96]
  40340c:	cmp	w9, w10
  403410:	b.le	403420 <sqrt@plt+0x1a40>
  403414:	ldr	x8, [sp]
  403418:	ldr	w9, [x8, #84]
  40341c:	str	w9, [x8, #96]
  403420:	ldr	w8, [sp, #28]
  403424:	cmp	w8, #0x0
  403428:	cset	w8, lt  // lt = tstop
  40342c:	tbnz	w8, #0, 40344c <sqrt@plt+0x1a6c>
  403430:	ldr	w8, [sp, #28]
  403434:	cmp	w8, #0x7f
  403438:	b.gt	40344c <sqrt@plt+0x1a6c>
  40343c:	ldr	w1, [sp, #28]
  403440:	ldr	x0, [sp]
  403444:	bl	402a74 <sqrt@plt+0x1094>
  403448:	b	40345c <sqrt@plt+0x1a7c>
  40344c:	ldr	w2, [sp, #28]
  403450:	ldr	x0, [sp]
  403454:	mov	w1, #0xffffff80            	// #-128
  403458:	bl	4036f4 <sqrt@plt+0x1d14>
  40345c:	ldp	x29, x30, [sp, #80]
  403460:	add	sp, sp, #0x60
  403464:	ret
  403468:	sub	sp, sp, #0x70
  40346c:	stp	x29, x30, [sp, #96]
  403470:	add	x29, sp, #0x60
  403474:	mov	w8, #0x8                   	// #8
  403478:	mov	x9, #0x4130000000000000    	// #4697254411347427328
  40347c:	fmov	d0, x9
  403480:	fmov	d1, #8.000000000000000000e+00
  403484:	mov	x9, #0x4059000000000000    	// #4636737291354636288
  403488:	fmov	d2, x9
  40348c:	fmov	d3, #5.000000000000000000e-01
  403490:	mov	w10, wzr
  403494:	stur	x0, [x29, #-8]
  403498:	stur	w1, [x29, #-12]
  40349c:	ldur	x9, [x29, #-8]
  4034a0:	ldur	w2, [x29, #-12]
  4034a4:	mov	x0, x9
  4034a8:	mov	w1, #0xfffffff3            	// #-13
  4034ac:	stur	w8, [x29, #-36]
  4034b0:	str	d0, [sp, #48]
  4034b4:	str	d1, [sp, #40]
  4034b8:	str	d2, [sp, #32]
  4034bc:	str	d3, [sp, #24]
  4034c0:	str	w10, [sp, #20]
  4034c4:	str	x9, [sp, #8]
  4034c8:	bl	4036f4 <sqrt@plt+0x1d14>
  4034cc:	ldr	x9, [sp, #8]
  4034d0:	add	x11, x9, #0x68
  4034d4:	ldursw	x12, [x29, #-12]
  4034d8:	mov	x13, #0x10                  	// #16
  4034dc:	mul	x12, x13, x12
  4034e0:	add	x11, x11, x12
  4034e4:	ldr	x11, [x11]
  4034e8:	stur	x11, [x29, #-24]
  4034ec:	ldur	x11, [x29, #-24]
  4034f0:	ldr	w1, [x11, #104]
  4034f4:	mov	x0, x9
  4034f8:	str	x13, [sp]
  4034fc:	bl	402b90 <sqrt@plt+0x11b0>
  403500:	ldr	x9, [sp, #8]
  403504:	add	x11, x9, #0x68
  403508:	ldursw	x12, [x29, #-12]
  40350c:	ldr	x13, [sp]
  403510:	mul	x12, x13, x12
  403514:	add	x11, x11, x12
  403518:	ldr	w8, [x11, #8]
  40351c:	ldur	w10, [x29, #-36]
  403520:	mul	w1, w8, w10
  403524:	mov	x0, x9
  403528:	bl	402b90 <sqrt@plt+0x11b0>
  40352c:	ldur	x9, [x29, #-24]
  403530:	ldr	w8, [x9, #108]
  403534:	scvtf	d0, w8
  403538:	ldr	d1, [sp, #48]
  40353c:	fdiv	d0, d0, d1
  403540:	ldr	d2, [sp, #40]
  403544:	fmul	d0, d0, d2
  403548:	ldr	d3, [sp, #32]
  40354c:	fmul	d0, d0, d3
  403550:	ldr	d4, [sp, #24]
  403554:	fadd	d0, d0, d4
  403558:	fcvtzs	w1, d0
  40355c:	ldr	x0, [sp, #8]
  403560:	bl	402b90 <sqrt@plt+0x11b0>
  403564:	ldur	x0, [x29, #-24]
  403568:	bl	40cacc <sqrt@plt+0xb0ec>
  40356c:	stur	x0, [x29, #-32]
  403570:	ldr	x0, [sp, #8]
  403574:	ldr	w1, [sp, #20]
  403578:	bl	402a74 <sqrt@plt+0x1094>
  40357c:	ldur	x1, [x29, #-32]
  403580:	ldr	x0, [sp, #8]
  403584:	bl	402c28 <sqrt@plt+0x1248>
  403588:	ldp	x29, x30, [sp, #96]
  40358c:	add	sp, sp, #0x70
  403590:	ret
  403594:	sub	sp, sp, #0x30
  403598:	stp	x29, x30, [sp, #32]
  40359c:	add	x29, sp, #0x20
  4035a0:	stur	x0, [x29, #-8]
  4035a4:	stur	w1, [x29, #-12]
  4035a8:	ldur	x8, [x29, #-8]
  4035ac:	ldur	w9, [x29, #-12]
  4035b0:	cmp	w9, #0x0
  4035b4:	cset	w9, lt  // lt = tstop
  4035b8:	str	x8, [sp, #8]
  4035bc:	tbnz	w9, #0, 4035e0 <sqrt@plt+0x1c00>
  4035c0:	ldur	w8, [x29, #-12]
  4035c4:	cmp	w8, #0x3f
  4035c8:	b.gt	4035e0 <sqrt@plt+0x1c00>
  4035cc:	ldur	w8, [x29, #-12]
  4035d0:	add	w1, w8, #0xab
  4035d4:	ldr	x0, [sp, #8]
  4035d8:	bl	402a74 <sqrt@plt+0x1094>
  4035dc:	b	4035f0 <sqrt@plt+0x1c10>
  4035e0:	ldur	w2, [x29, #-12]
  4035e4:	ldr	x0, [sp, #8]
  4035e8:	mov	w1, #0xffffffeb            	// #-21
  4035ec:	bl	4036f4 <sqrt@plt+0x1d14>
  4035f0:	ldp	x29, x30, [sp, #32]
  4035f4:	add	sp, sp, #0x30
  4035f8:	ret
  4035fc:	sub	sp, sp, #0x30
  403600:	stp	x29, x30, [sp, #32]
  403604:	add	x29, sp, #0x20
  403608:	mov	w8, #0xffffff80            	// #-128
  40360c:	stur	x0, [x29, #-8]
  403610:	sturb	w1, [x29, #-9]
  403614:	str	w2, [sp, #16]
  403618:	ldur	x9, [x29, #-8]
  40361c:	ldr	w10, [sp, #16]
  403620:	cmp	w8, w10
  403624:	str	x9, [sp, #8]
  403628:	b.gt	403654 <sqrt@plt+0x1c74>
  40362c:	ldr	w8, [sp, #16]
  403630:	cmp	w8, #0x80
  403634:	b.ge	403654 <sqrt@plt+0x1c74>  // b.tcont
  403638:	ldurb	w1, [x29, #-9]
  40363c:	ldr	x0, [sp, #8]
  403640:	bl	402a74 <sqrt@plt+0x1094>
  403644:	ldr	w1, [sp, #16]
  403648:	ldr	x0, [sp, #8]
  40364c:	bl	402a74 <sqrt@plt+0x1094>
  403650:	b	4036e8 <sqrt@plt+0x1d08>
  403654:	ldr	w8, [sp, #16]
  403658:	mov	w9, #0xffff8000            	// #-32768
  40365c:	cmp	w9, w8
  403660:	b.gt	403690 <sqrt@plt+0x1cb0>
  403664:	ldr	w8, [sp, #16]
  403668:	cmp	w8, #0x8, lsl #12
  40366c:	b.ge	403690 <sqrt@plt+0x1cb0>  // b.tcont
  403670:	ldurb	w8, [x29, #-9]
  403674:	add	w1, w8, #0x1
  403678:	ldr	x0, [sp, #8]
  40367c:	bl	402a74 <sqrt@plt+0x1094>
  403680:	ldr	w1, [sp, #16]
  403684:	ldr	x0, [sp, #8]
  403688:	bl	402ab4 <sqrt@plt+0x10d4>
  40368c:	b	4036e8 <sqrt@plt+0x1d08>
  403690:	ldr	w8, [sp, #16]
  403694:	mov	w9, #0xff800000            	// #-8388608
  403698:	cmp	w9, w8
  40369c:	b.gt	4036cc <sqrt@plt+0x1cec>
  4036a0:	ldr	w8, [sp, #16]
  4036a4:	cmp	w8, #0x800, lsl #12
  4036a8:	b.ge	4036cc <sqrt@plt+0x1cec>  // b.tcont
  4036ac:	ldurb	w8, [x29, #-9]
  4036b0:	add	w1, w8, #0x2
  4036b4:	ldr	x0, [sp, #8]
  4036b8:	bl	402a74 <sqrt@plt+0x1094>
  4036bc:	ldr	w1, [sp, #16]
  4036c0:	ldr	x0, [sp, #8]
  4036c4:	bl	402b14 <sqrt@plt+0x1134>
  4036c8:	b	4036e8 <sqrt@plt+0x1d08>
  4036cc:	ldurb	w8, [x29, #-9]
  4036d0:	add	w1, w8, #0x3
  4036d4:	ldr	x0, [sp, #8]
  4036d8:	bl	402a74 <sqrt@plt+0x1094>
  4036dc:	ldr	w1, [sp, #16]
  4036e0:	ldr	x0, [sp, #8]
  4036e4:	bl	402b90 <sqrt@plt+0x11b0>
  4036e8:	ldp	x29, x30, [sp, #32]
  4036ec:	add	sp, sp, #0x30
  4036f0:	ret
  4036f4:	sub	sp, sp, #0x30
  4036f8:	stp	x29, x30, [sp, #32]
  4036fc:	add	x29, sp, #0x20
  403700:	stur	x0, [x29, #-8]
  403704:	sturb	w1, [x29, #-9]
  403708:	str	w2, [sp, #16]
  40370c:	ldur	x8, [x29, #-8]
  403710:	ldr	w9, [sp, #16]
  403714:	cmp	w9, #0x0
  403718:	cset	w9, lt  // lt = tstop
  40371c:	str	x8, [sp, #8]
  403720:	tbnz	w9, #0, 4037c8 <sqrt@plt+0x1de8>
  403724:	ldr	w8, [sp, #16]
  403728:	cmp	w8, #0x100
  40372c:	b.ge	40374c <sqrt@plt+0x1d6c>  // b.tcont
  403730:	ldurb	w1, [x29, #-9]
  403734:	ldr	x0, [sp, #8]
  403738:	bl	402a74 <sqrt@plt+0x1094>
  40373c:	ldr	w1, [sp, #16]
  403740:	ldr	x0, [sp, #8]
  403744:	bl	402a74 <sqrt@plt+0x1094>
  403748:	b	4037c4 <sqrt@plt+0x1de4>
  40374c:	ldr	w8, [sp, #16]
  403750:	cmp	w8, #0x10, lsl #12
  403754:	b.ge	403778 <sqrt@plt+0x1d98>  // b.tcont
  403758:	ldurb	w8, [x29, #-9]
  40375c:	add	w1, w8, #0x1
  403760:	ldr	x0, [sp, #8]
  403764:	bl	402a74 <sqrt@plt+0x1094>
  403768:	ldr	w1, [sp, #16]
  40376c:	ldr	x0, [sp, #8]
  403770:	bl	402ab4 <sqrt@plt+0x10d4>
  403774:	b	4037c4 <sqrt@plt+0x1de4>
  403778:	ldr	w8, [sp, #16]
  40377c:	mov	w9, #0x1000000             	// #16777216
  403780:	cmp	w8, w9
  403784:	b.ge	4037a8 <sqrt@plt+0x1dc8>  // b.tcont
  403788:	ldurb	w8, [x29, #-9]
  40378c:	add	w1, w8, #0x2
  403790:	ldr	x0, [sp, #8]
  403794:	bl	402a74 <sqrt@plt+0x1094>
  403798:	ldr	w1, [sp, #16]
  40379c:	ldr	x0, [sp, #8]
  4037a0:	bl	402b14 <sqrt@plt+0x1134>
  4037a4:	b	4037c4 <sqrt@plt+0x1de4>
  4037a8:	ldurb	w8, [x29, #-9]
  4037ac:	add	w1, w8, #0x3
  4037b0:	ldr	x0, [sp, #8]
  4037b4:	bl	402a74 <sqrt@plt+0x1094>
  4037b8:	ldr	w1, [sp, #16]
  4037bc:	ldr	x0, [sp, #8]
  4037c0:	bl	402b90 <sqrt@plt+0x11b0>
  4037c4:	b	4037e4 <sqrt@plt+0x1e04>
  4037c8:	ldurb	w8, [x29, #-9]
  4037cc:	add	w1, w8, #0x3
  4037d0:	ldr	x0, [sp, #8]
  4037d4:	bl	402a74 <sqrt@plt+0x1094>
  4037d8:	ldr	w1, [sp, #16]
  4037dc:	ldr	x0, [sp, #8]
  4037e0:	bl	402b90 <sqrt@plt+0x11b0>
  4037e4:	ldp	x29, x30, [sp, #32]
  4037e8:	add	sp, sp, #0x30
  4037ec:	ret
  4037f0:	sub	sp, sp, #0x190
  4037f4:	stp	x29, x30, [sp, #368]
  4037f8:	str	x28, [sp, #384]
  4037fc:	add	x29, sp, #0x170
  403800:	mov	w8, #0x1                   	// #1
  403804:	mov	w9, #0x8b                  	// #139
  403808:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40380c:	add	x10, x10, #0xaa8
  403810:	stur	x0, [x29, #-8]
  403814:	stur	w1, [x29, #-12]
  403818:	ldur	x11, [x29, #-8]
  40381c:	ldr	w12, [x11, #76]
  403820:	add	w12, w12, #0x1
  403824:	str	w12, [x11, #76]
  403828:	ldr	w12, [x11, #68]
  40382c:	stur	w12, [x29, #-16]
  403830:	mov	x0, x11
  403834:	mov	w1, w9
  403838:	str	w8, [sp, #68]
  40383c:	str	x10, [sp, #56]
  403840:	str	x11, [sp, #48]
  403844:	bl	402a74 <sqrt@plt+0x1094>
  403848:	ldur	w1, [x29, #-12]
  40384c:	ldr	x0, [sp, #48]
  403850:	bl	402b90 <sqrt@plt+0x11b0>
  403854:	ldr	w8, [sp, #68]
  403858:	stur	w8, [x29, #-20]
  40385c:	ldur	w8, [x29, #-20]
  403860:	cmp	w8, #0xa
  403864:	b.ge	403888 <sqrt@plt+0x1ea8>  // b.tcont
  403868:	ldr	x0, [sp, #48]
  40386c:	mov	w8, wzr
  403870:	mov	w1, w8
  403874:	bl	402b90 <sqrt@plt+0x11b0>
  403878:	ldur	w8, [x29, #-20]
  40387c:	add	w8, w8, #0x1
  403880:	stur	w8, [x29, #-20]
  403884:	b	40385c <sqrt@plt+0x1e7c>
  403888:	ldr	x8, [sp, #48]
  40388c:	ldr	w1, [x8, #72]
  403890:	mov	x0, x8
  403894:	bl	402b90 <sqrt@plt+0x11b0>
  403898:	ldur	w9, [x29, #-16]
  40389c:	ldr	x8, [sp, #48]
  4038a0:	str	w9, [x8, #72]
  4038a4:	ldr	x10, [sp, #56]
  4038a8:	ldr	w9, [x10]
  4038ac:	str	w9, [x8, #80]
  4038b0:	ldr	w9, [x10]
  4038b4:	str	w9, [x8, #84]
  4038b8:	str	wzr, [x8, #88]
  4038bc:	ldr	w9, [x8, #76]
  4038c0:	cmp	w9, #0x1
  4038c4:	b.ne	403a38 <sqrt@plt+0x2058>  // b.any
  4038c8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4038cc:	add	x8, x8, #0xef0
  4038d0:	ldr	d0, [x8]
  4038d4:	fcmp	d0, #0.0
  4038d8:	cset	w9, ne  // ne = any
  4038dc:	tbnz	w9, #0, 4038e4 <sqrt@plt+0x1f04>
  4038e0:	b	4038f8 <sqrt@plt+0x1f18>
  4038e4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4038e8:	add	x8, x8, #0xef0
  4038ec:	ldr	x8, [x8]
  4038f0:	str	x8, [sp, #40]
  4038f4:	b	403920 <sqrt@plt+0x1f40>
  4038f8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4038fc:	add	x8, x8, #0xab4
  403900:	ldr	w9, [x8]
  403904:	scvtf	d0, w9
  403908:	ldr	x8, [sp, #56]
  40390c:	ldr	w9, [x8]
  403910:	scvtf	d1, w9
  403914:	fdiv	d0, d0, d1
  403918:	fmov	x10, d0
  40391c:	str	x10, [sp, #40]
  403920:	ldr	x8, [sp, #40]
  403924:	str	x8, [sp, #80]
  403928:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40392c:	add	x8, x8, #0xef8
  403930:	ldr	d0, [x8]
  403934:	fcmp	d0, #0.0
  403938:	cset	w9, ne  // ne = any
  40393c:	tbnz	w9, #0, 403944 <sqrt@plt+0x1f64>
  403940:	b	403958 <sqrt@plt+0x1f78>
  403944:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403948:	add	x8, x8, #0xef8
  40394c:	ldr	x8, [x8]
  403950:	str	x8, [sp, #32]
  403954:	b	403980 <sqrt@plt+0x1fa0>
  403958:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40395c:	add	x8, x8, #0xab0
  403960:	ldr	w9, [x8]
  403964:	scvtf	d0, w9
  403968:	ldr	x8, [sp, #56]
  40396c:	ldr	w9, [x8]
  403970:	scvtf	d1, w9
  403974:	fdiv	d0, d0, d1
  403978:	fmov	x10, d0
  40397c:	str	x10, [sp, #32]
  403980:	ldr	x8, [sp, #32]
  403984:	str	x8, [sp, #72]
  403988:	ldr	d0, [sp, #72]
  40398c:	fcmp	d0, #0.0
  403990:	cset	w9, gt
  403994:	tbnz	w9, #0, 40399c <sqrt@plt+0x1fbc>
  403998:	b	403a38 <sqrt@plt+0x2058>
  40399c:	ldr	d0, [sp, #80]
  4039a0:	fcmp	d0, #0.0
  4039a4:	cset	w8, gt
  4039a8:	tbnz	w8, #0, 4039b0 <sqrt@plt+0x1fd0>
  4039ac:	b	403a38 <sqrt@plt+0x2058>
  4039b0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4039b4:	add	x8, x8, #0xf00
  4039b8:	ldr	w9, [x8]
  4039bc:	cbz	w9, 4039cc <sqrt@plt+0x1fec>
  4039c0:	ldr	x8, [sp, #80]
  4039c4:	str	x8, [sp, #24]
  4039c8:	b	4039d4 <sqrt@plt+0x1ff4>
  4039cc:	ldr	x8, [sp, #72]
  4039d0:	str	x8, [sp, #24]
  4039d4:	ldr	x8, [sp, #24]
  4039d8:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4039dc:	add	x9, x9, #0xf00
  4039e0:	ldr	w10, [x9]
  4039e4:	str	x8, [sp, #16]
  4039e8:	cbz	w10, 4039f8 <sqrt@plt+0x2018>
  4039ec:	ldr	x8, [sp, #72]
  4039f0:	str	x8, [sp, #8]
  4039f4:	b	403a00 <sqrt@plt+0x2020>
  4039f8:	ldr	x8, [sp, #80]
  4039fc:	str	x8, [sp, #8]
  403a00:	ldr	x8, [sp, #8]
  403a04:	add	x9, sp, #0x5c
  403a08:	mov	x0, x9
  403a0c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  403a10:	add	x1, x1, #0x8e1
  403a14:	ldr	x10, [sp, #16]
  403a18:	fmov	d0, x10
  403a1c:	fmov	d1, x8
  403a20:	str	x9, [sp]
  403a24:	bl	401760 <sprintf@plt>
  403a28:	ldr	x8, [sp, #48]
  403a2c:	mov	x0, x8
  403a30:	ldr	x1, [sp]
  403a34:	bl	40301c <sqrt@plt+0x163c>
  403a38:	mov	x8, #0x1078                	// #4216
  403a3c:	ldr	x9, [sp, #48]
  403a40:	add	x0, x9, x8
  403a44:	adrp	x1, 42e000 <stderr@@GLIBC_2.17+0x1128>
  403a48:	add	x1, x1, #0xf50
  403a4c:	bl	40941c <sqrt@plt+0x7a3c>
  403a50:	cbz	w0, 403a68 <sqrt@plt+0x2088>
  403a54:	mov	x8, #0x1078                	// #4216
  403a58:	ldr	x9, [sp, #48]
  403a5c:	add	x1, x9, x8
  403a60:	mov	x0, x9
  403a64:	bl	402e60 <sqrt@plt+0x1480>
  403a68:	ldr	x28, [sp, #384]
  403a6c:	ldp	x29, x30, [sp, #368]
  403a70:	add	sp, sp, #0x190
  403a74:	ret
  403a78:	sub	sp, sp, #0x30
  403a7c:	stp	x29, x30, [sp, #32]
  403a80:	add	x29, sp, #0x20
  403a84:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  403a88:	add	x8, x8, #0xf50
  403a8c:	stur	x0, [x29, #-8]
  403a90:	stur	w1, [x29, #-12]
  403a94:	ldur	x9, [x29, #-8]
  403a98:	mov	x0, x9
  403a9c:	mov	x1, x8
  403aa0:	str	x9, [sp, #8]
  403aa4:	bl	402e60 <sqrt@plt+0x1480>
  403aa8:	ldr	x8, [sp, #8]
  403aac:	ldr	w10, [x8, #4256]
  403ab0:	cbz	w10, 403ac8 <sqrt@plt+0x20e8>
  403ab4:	ldr	x8, [sp, #8]
  403ab8:	ldr	x9, [x8]
  403abc:	ldr	x9, [x9, #72]
  403ac0:	mov	x0, x8
  403ac4:	blr	x9
  403ac8:	ldr	x0, [sp, #8]
  403acc:	mov	w1, #0x8c                  	// #140
  403ad0:	bl	402a74 <sqrt@plt+0x1094>
  403ad4:	mov	x8, xzr
  403ad8:	ldr	x9, [sp, #8]
  403adc:	str	x8, [x9, #4200]
  403ae0:	ldp	x29, x30, [sp, #32]
  403ae4:	add	sp, sp, #0x30
  403ae8:	ret
  403aec:	sub	sp, sp, #0x30
  403af0:	stp	x29, x30, [sp, #32]
  403af4:	add	x29, sp, #0x20
  403af8:	mov	w8, #0xffffffff            	// #-1
  403afc:	stur	x0, [x29, #-8]
  403b00:	stur	w1, [x29, #-12]
  403b04:	ldur	x9, [x29, #-8]
  403b08:	ldur	w1, [x29, #-12]
  403b0c:	mov	x0, x9
  403b10:	str	w8, [sp, #16]
  403b14:	str	x9, [sp, #8]
  403b18:	bl	403a78 <sqrt@plt+0x2098>
  403b1c:	ldr	w8, [sp, #16]
  403b20:	ldr	x9, [sp, #8]
  403b24:	str	w8, [x9, #4276]
  403b28:	ldp	x29, x30, [sp, #32]
  403b2c:	add	sp, sp, #0x30
  403b30:	ret
  403b34:	sub	sp, sp, #0x40
  403b38:	stp	x29, x30, [sp, #48]
  403b3c:	add	x29, sp, #0x30
  403b40:	stur	x0, [x29, #-8]
  403b44:	stur	x1, [x29, #-16]
  403b48:	str	x2, [sp, #24]
  403b4c:	strb	w3, [sp, #23]
  403b50:	ldur	x8, [x29, #-8]
  403b54:	ldrb	w9, [sp, #23]
  403b58:	cmp	w9, #0x70
  403b5c:	str	x8, [sp, #8]
  403b60:	b.eq	403b68 <sqrt@plt+0x2188>  // b.none
  403b64:	b	403b8c <sqrt@plt+0x21ac>
  403b68:	ldr	x8, [sp, #24]
  403b6c:	ldr	w1, [x8, #8]
  403b70:	ldr	x8, [sp, #24]
  403b74:	ldr	w2, [x8, #12]
  403b78:	ldr	x0, [sp, #8]
  403b7c:	bl	403b98 <sqrt@plt+0x21b8>
  403b80:	ldur	x1, [x29, #-16]
  403b84:	ldr	x0, [sp, #8]
  403b88:	bl	40301c <sqrt@plt+0x163c>
  403b8c:	ldp	x29, x30, [sp, #48]
  403b90:	add	sp, sp, #0x40
  403b94:	ret
  403b98:	sub	sp, sp, #0x30
  403b9c:	stp	x29, x30, [sp, #32]
  403ba0:	add	x29, sp, #0x20
  403ba4:	stur	x0, [x29, #-8]
  403ba8:	stur	w1, [x29, #-12]
  403bac:	str	w2, [sp, #16]
  403bb0:	ldur	x8, [x29, #-8]
  403bb4:	ldur	w9, [x29, #-12]
  403bb8:	ldr	w10, [x8, #80]
  403bbc:	cmp	w9, w10
  403bc0:	str	x8, [sp, #8]
  403bc4:	b.eq	403c0c <sqrt@plt+0x222c>  // b.none
  403bc8:	ldur	w8, [x29, #-12]
  403bcc:	ldr	x9, [sp, #8]
  403bd0:	ldr	w10, [x9, #80]
  403bd4:	subs	w2, w8, w10
  403bd8:	mov	x0, x9
  403bdc:	mov	w1, #0xffffff8f            	// #-113
  403be0:	bl	4035fc <sqrt@plt+0x1c1c>
  403be4:	ldur	w8, [x29, #-12]
  403be8:	ldr	x9, [sp, #8]
  403bec:	str	w8, [x9, #80]
  403bf0:	ldr	w8, [x9, #80]
  403bf4:	ldr	w10, [x9, #92]
  403bf8:	cmp	w8, w10
  403bfc:	b.le	403c0c <sqrt@plt+0x222c>
  403c00:	ldr	x8, [sp, #8]
  403c04:	ldr	w9, [x8, #80]
  403c08:	str	w9, [x8, #92]
  403c0c:	ldr	w8, [sp, #16]
  403c10:	ldr	x9, [sp, #8]
  403c14:	ldr	w10, [x9, #84]
  403c18:	cmp	w8, w10
  403c1c:	b.eq	403c64 <sqrt@plt+0x2284>  // b.none
  403c20:	ldr	w8, [sp, #16]
  403c24:	ldr	x9, [sp, #8]
  403c28:	ldr	w10, [x9, #84]
  403c2c:	subs	w2, w8, w10
  403c30:	mov	x0, x9
  403c34:	mov	w1, #0xffffff9d            	// #-99
  403c38:	bl	4035fc <sqrt@plt+0x1c1c>
  403c3c:	ldr	w8, [sp, #16]
  403c40:	ldr	x9, [sp, #8]
  403c44:	str	w8, [x9, #84]
  403c48:	ldr	w8, [x9, #84]
  403c4c:	ldr	w10, [x9, #96]
  403c50:	cmp	w8, w10
  403c54:	b.le	403c64 <sqrt@plt+0x2284>
  403c58:	ldr	x8, [sp, #8]
  403c5c:	ldr	w9, [x8, #84]
  403c60:	str	w9, [x8, #96]
  403c64:	ldr	x8, [sp, #8]
  403c68:	str	wzr, [x8, #88]
  403c6c:	ldp	x29, x30, [sp, #32]
  403c70:	add	sp, sp, #0x30
  403c74:	ret
  403c78:	sub	sp, sp, #0x70
  403c7c:	stp	x29, x30, [sp, #96]
  403c80:	add	x29, sp, #0x60
  403c84:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  403c88:	add	x8, x8, #0xa80
  403c8c:	stur	x0, [x29, #-8]
  403c90:	stur	w1, [x29, #-12]
  403c94:	stur	x2, [x29, #-24]
  403c98:	stur	w3, [x29, #-28]
  403c9c:	stur	x4, [x29, #-40]
  403ca0:	ldur	x9, [x29, #-8]
  403ca4:	ldur	w10, [x29, #-12]
  403ca8:	cmp	w10, #0x6c
  403cac:	str	x8, [sp, #8]
  403cb0:	str	x9, [sp]
  403cb4:	b.ne	403f6c <sqrt@plt+0x258c>  // b.any
  403cb8:	stur	wzr, [x29, #-44]
  403cbc:	str	wzr, [sp, #48]
  403cc0:	str	wzr, [sp, #44]
  403cc4:	str	wzr, [sp, #40]
  403cc8:	ldr	x8, [sp]
  403ccc:	ldr	w9, [x8, #4272]
  403cd0:	cmp	w9, #0x0
  403cd4:	cset	w9, ge  // ge = tcont
  403cd8:	tbnz	w9, #0, 403d0c <sqrt@plt+0x232c>
  403cdc:	ldur	x8, [x29, #-40]
  403ce0:	ldr	w9, [x8, #4]
  403ce4:	mov	w10, #0x8                   	// #8
  403ce8:	mul	w9, w9, w10
  403cec:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  403cf0:	add	x8, x8, #0x1f0
  403cf4:	ldr	w10, [x8]
  403cf8:	mul	w9, w9, w10
  403cfc:	mov	w10, #0x3e8                 	// #1000
  403d00:	sdiv	w9, w9, w10
  403d04:	str	w9, [sp, #36]
  403d08:	b	403d38 <sqrt@plt+0x2358>
  403d0c:	ldr	x8, [sp]
  403d10:	ldr	w9, [x8, #4272]
  403d14:	cmp	w9, #0x0
  403d18:	cset	w9, le
  403d1c:	tbnz	w9, #0, 403d30 <sqrt@plt+0x2350>
  403d20:	ldr	x8, [sp]
  403d24:	ldr	w9, [x8, #4272]
  403d28:	str	w9, [sp, #36]
  403d2c:	b	403d38 <sqrt@plt+0x2358>
  403d30:	mov	w8, #0x1                   	// #1
  403d34:	str	w8, [sp, #36]
  403d38:	ldur	w8, [x29, #-28]
  403d3c:	cmp	w8, #0x2
  403d40:	b.eq	403d60 <sqrt@plt+0x2380>  // b.none
  403d44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  403d48:	add	x0, x0, #0x8f9
  403d4c:	ldr	x1, [sp, #8]
  403d50:	ldr	x2, [sp, #8]
  403d54:	ldr	x3, [sp, #8]
  403d58:	bl	40acf0 <sqrt@plt+0x9310>
  403d5c:	b	403f2c <sqrt@plt+0x254c>
  403d60:	ldur	x8, [x29, #-24]
  403d64:	ldr	w9, [x8]
  403d68:	cbnz	w9, 403e48 <sqrt@plt+0x2468>
  403d6c:	ldur	x8, [x29, #-24]
  403d70:	ldr	w9, [x8, #4]
  403d74:	cmp	w9, #0x0
  403d78:	cset	w9, le
  403d7c:	tbnz	w9, #0, 403de0 <sqrt@plt+0x2400>
  403d80:	ldur	x8, [x29, #-40]
  403d84:	ldr	w9, [x8, #8]
  403d88:	ldr	w10, [sp, #36]
  403d8c:	mov	w11, #0x2                   	// #2
  403d90:	sdiv	w10, w10, w11
  403d94:	subs	w9, w9, w10
  403d98:	stur	w9, [x29, #-44]
  403d9c:	ldur	x8, [x29, #-40]
  403da0:	ldr	w9, [x8, #12]
  403da4:	ldur	x8, [x29, #-24]
  403da8:	ldr	w10, [x8, #4]
  403dac:	add	w9, w9, w10
  403db0:	ldr	w10, [sp, #36]
  403db4:	sdiv	w10, w10, w11
  403db8:	add	w9, w9, w10
  403dbc:	str	w9, [sp, #48]
  403dc0:	ldur	x8, [x29, #-24]
  403dc4:	ldr	w9, [x8, #4]
  403dc8:	ldr	w10, [sp, #36]
  403dcc:	add	w9, w9, w10
  403dd0:	str	w9, [sp, #44]
  403dd4:	ldr	w9, [sp, #36]
  403dd8:	str	w9, [sp, #40]
  403ddc:	b	403e44 <sqrt@plt+0x2464>
  403de0:	ldur	x8, [x29, #-24]
  403de4:	ldr	w9, [x8, #4]
  403de8:	cmp	w9, #0x0
  403dec:	cset	w9, ge  // ge = tcont
  403df0:	tbnz	w9, #0, 403e44 <sqrt@plt+0x2464>
  403df4:	ldur	x8, [x29, #-40]
  403df8:	ldr	w9, [x8, #8]
  403dfc:	ldr	w10, [sp, #36]
  403e00:	mov	w11, #0x2                   	// #2
  403e04:	sdiv	w10, w10, w11
  403e08:	subs	w9, w9, w10
  403e0c:	stur	w9, [x29, #-44]
  403e10:	ldur	x8, [x29, #-40]
  403e14:	ldr	w9, [x8, #12]
  403e18:	ldr	w10, [sp, #36]
  403e1c:	sdiv	w10, w10, w11
  403e20:	add	w9, w9, w10
  403e24:	str	w9, [sp, #48]
  403e28:	ldr	w9, [sp, #36]
  403e2c:	ldur	x8, [x29, #-24]
  403e30:	ldr	w10, [x8, #4]
  403e34:	subs	w9, w9, w10
  403e38:	str	w9, [sp, #44]
  403e3c:	ldr	w9, [sp, #36]
  403e40:	str	w9, [sp, #40]
  403e44:	b	403f2c <sqrt@plt+0x254c>
  403e48:	ldur	x8, [x29, #-24]
  403e4c:	ldr	w9, [x8, #4]
  403e50:	cbnz	w9, 403f2c <sqrt@plt+0x254c>
  403e54:	ldur	x8, [x29, #-24]
  403e58:	ldr	w9, [x8]
  403e5c:	cmp	w9, #0x0
  403e60:	cset	w9, le
  403e64:	tbnz	w9, #0, 403ebc <sqrt@plt+0x24dc>
  403e68:	ldur	x8, [x29, #-40]
  403e6c:	ldr	w9, [x8, #8]
  403e70:	ldr	w10, [sp, #36]
  403e74:	mov	w11, #0x2                   	// #2
  403e78:	sdiv	w10, w10, w11
  403e7c:	subs	w9, w9, w10
  403e80:	stur	w9, [x29, #-44]
  403e84:	ldur	x8, [x29, #-40]
  403e88:	ldr	w9, [x8, #12]
  403e8c:	ldr	w10, [sp, #36]
  403e90:	sdiv	w10, w10, w11
  403e94:	add	w9, w9, w10
  403e98:	str	w9, [sp, #48]
  403e9c:	ldr	w9, [sp, #36]
  403ea0:	str	w9, [sp, #44]
  403ea4:	ldur	x8, [x29, #-24]
  403ea8:	ldr	w9, [x8]
  403eac:	ldr	w10, [sp, #36]
  403eb0:	add	w9, w9, w10
  403eb4:	str	w9, [sp, #40]
  403eb8:	b	403f2c <sqrt@plt+0x254c>
  403ebc:	ldur	x8, [x29, #-24]
  403ec0:	ldr	w9, [x8]
  403ec4:	cmp	w9, #0x0
  403ec8:	cset	w9, ge  // ge = tcont
  403ecc:	tbnz	w9, #0, 403f2c <sqrt@plt+0x254c>
  403ed0:	ldur	x8, [x29, #-40]
  403ed4:	ldr	w9, [x8, #8]
  403ed8:	ldur	x8, [x29, #-24]
  403edc:	ldr	w10, [x8]
  403ee0:	subs	w9, w9, w10
  403ee4:	ldr	w10, [sp, #36]
  403ee8:	mov	w11, #0x2                   	// #2
  403eec:	sdiv	w10, w10, w11
  403ef0:	subs	w9, w9, w10
  403ef4:	stur	w9, [x29, #-44]
  403ef8:	ldur	x8, [x29, #-40]
  403efc:	ldr	w9, [x8, #12]
  403f00:	ldr	w10, [sp, #36]
  403f04:	sdiv	w10, w10, w11
  403f08:	add	w9, w9, w10
  403f0c:	str	w9, [sp, #48]
  403f10:	ldr	w9, [sp, #36]
  403f14:	str	w9, [sp, #44]
  403f18:	ldr	w9, [sp, #36]
  403f1c:	ldur	x8, [x29, #-24]
  403f20:	ldr	w10, [x8]
  403f24:	subs	w9, w9, w10
  403f28:	str	w9, [sp, #40]
  403f2c:	ldr	w8, [sp, #44]
  403f30:	cbz	w8, 403f68 <sqrt@plt+0x2588>
  403f34:	ldur	w1, [x29, #-44]
  403f38:	ldr	w2, [sp, #48]
  403f3c:	ldr	x0, [sp]
  403f40:	bl	403b98 <sqrt@plt+0x21b8>
  403f44:	ldr	x0, [sp]
  403f48:	mov	w1, #0x89                  	// #137
  403f4c:	bl	402a74 <sqrt@plt+0x1094>
  403f50:	ldr	w1, [sp, #44]
  403f54:	ldr	x0, [sp]
  403f58:	bl	402b90 <sqrt@plt+0x11b0>
  403f5c:	ldr	w1, [sp, #40]
  403f60:	ldr	x0, [sp]
  403f64:	bl	402b90 <sqrt@plt+0x11b0>
  403f68:	b	4040f0 <sqrt@plt+0x2710>
  403f6c:	ldur	w8, [x29, #-12]
  403f70:	cmp	w8, #0x74
  403f74:	b.ne	403fd8 <sqrt@plt+0x25f8>  // b.any
  403f78:	ldur	w8, [x29, #-28]
  403f7c:	cbnz	w8, 403f90 <sqrt@plt+0x25b0>
  403f80:	mov	w8, #0xffffffff            	// #-1
  403f84:	ldr	x9, [sp]
  403f88:	str	w8, [x9, #4272]
  403f8c:	b	403fd4 <sqrt@plt+0x25f4>
  403f90:	ldur	w8, [x29, #-28]
  403f94:	cmp	w8, #0x1
  403f98:	b.eq	403fc4 <sqrt@plt+0x25e4>  // b.none
  403f9c:	ldur	w8, [x29, #-28]
  403fa0:	cmp	w8, #0x2
  403fa4:	b.eq	403fc4 <sqrt@plt+0x25e4>  // b.none
  403fa8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  403fac:	add	x0, x0, #0x917
  403fb0:	ldr	x1, [sp, #8]
  403fb4:	ldr	x2, [sp, #8]
  403fb8:	ldr	x3, [sp, #8]
  403fbc:	bl	40acf0 <sqrt@plt+0x9310>
  403fc0:	b	403fd4 <sqrt@plt+0x25f4>
  403fc4:	ldur	x8, [x29, #-24]
  403fc8:	ldr	w9, [x8]
  403fcc:	ldr	x8, [sp]
  403fd0:	str	w9, [x8, #4272]
  403fd4:	b	4040f0 <sqrt@plt+0x2710>
  403fd8:	ldur	w8, [x29, #-12]
  403fdc:	cmp	w8, #0x52
  403fe0:	b.ne	4040f0 <sqrt@plt+0x2710>  // b.any
  403fe4:	ldur	w8, [x29, #-28]
  403fe8:	cmp	w8, #0x2
  403fec:	b.eq	40400c <sqrt@plt+0x262c>  // b.none
  403ff0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  403ff4:	add	x0, x0, #0x93e
  403ff8:	ldr	x1, [sp, #8]
  403ffc:	ldr	x2, [sp, #8]
  404000:	ldr	x3, [sp, #8]
  404004:	bl	40acf0 <sqrt@plt+0x9310>
  404008:	b	4040f0 <sqrt@plt+0x2710>
  40400c:	ldur	x8, [x29, #-24]
  404010:	ldr	w9, [x8]
  404014:	cbnz	w9, 404024 <sqrt@plt+0x2644>
  404018:	ldur	x8, [x29, #-24]
  40401c:	ldr	w9, [x8, #4]
  404020:	cbz	w9, 4040f0 <sqrt@plt+0x2710>
  404024:	ldur	x8, [x29, #-24]
  404028:	ldr	w9, [x8]
  40402c:	str	w9, [sp, #32]
  404030:	ldur	x8, [x29, #-24]
  404034:	ldr	w9, [x8, #4]
  404038:	str	w9, [sp, #28]
  40403c:	ldur	x8, [x29, #-40]
  404040:	ldr	w9, [x8, #8]
  404044:	str	w9, [sp, #24]
  404048:	ldur	x8, [x29, #-40]
  40404c:	ldr	w9, [x8, #12]
  404050:	str	w9, [sp, #20]
  404054:	ldr	w9, [sp, #28]
  404058:	cmp	w9, #0x0
  40405c:	cset	w9, le
  404060:	tbnz	w9, #0, 404084 <sqrt@plt+0x26a4>
  404064:	ldr	w8, [sp, #28]
  404068:	ldr	w9, [sp, #20]
  40406c:	add	w8, w9, w8
  404070:	str	w8, [sp, #20]
  404074:	ldr	w8, [sp, #28]
  404078:	mov	w9, wzr
  40407c:	subs	w8, w9, w8
  404080:	str	w8, [sp, #28]
  404084:	ldr	w8, [sp, #32]
  404088:	cmp	w8, #0x0
  40408c:	cset	w8, ge  // ge = tcont
  404090:	tbnz	w8, #0, 4040b4 <sqrt@plt+0x26d4>
  404094:	ldr	w8, [sp, #32]
  404098:	ldr	w9, [sp, #24]
  40409c:	add	w8, w9, w8
  4040a0:	str	w8, [sp, #24]
  4040a4:	ldr	w8, [sp, #32]
  4040a8:	mov	w9, wzr
  4040ac:	subs	w8, w9, w8
  4040b0:	str	w8, [sp, #32]
  4040b4:	ldr	w1, [sp, #24]
  4040b8:	ldr	w2, [sp, #20]
  4040bc:	ldr	x0, [sp]
  4040c0:	bl	403b98 <sqrt@plt+0x21b8>
  4040c4:	ldr	x0, [sp]
  4040c8:	mov	w1, #0x89                  	// #137
  4040cc:	bl	402a74 <sqrt@plt+0x1094>
  4040d0:	ldr	w8, [sp, #28]
  4040d4:	mov	w9, wzr
  4040d8:	subs	w1, w9, w8
  4040dc:	ldr	x0, [sp]
  4040e0:	bl	402b90 <sqrt@plt+0x11b0>
  4040e4:	ldr	w1, [sp, #32]
  4040e8:	ldr	x0, [sp]
  4040ec:	bl	402b90 <sqrt@plt+0x11b0>
  4040f0:	ldp	x29, x30, [sp, #96]
  4040f4:	add	sp, sp, #0x70
  4040f8:	ret
  4040fc:	sub	sp, sp, #0x160
  404100:	stp	x29, x30, [sp, #320]
  404104:	str	x28, [sp, #336]
  404108:	add	x29, sp, #0x140
  40410c:	sub	x8, x29, #0x10
  404110:	str	x0, [x8, #8]
  404114:	str	x1, [x8]
  404118:	ldr	x9, [x8, #8]
  40411c:	ldr	w10, [x9, #4272]
  404120:	cmp	w10, #0x0
  404124:	cset	w10, ge  // ge = tcont
  404128:	str	x8, [sp, #32]
  40412c:	str	x9, [sp, #24]
  404130:	tbnz	w10, #0, 404168 <sqrt@plt+0x2788>
  404134:	ldr	x8, [sp, #32]
  404138:	ldr	x9, [x8]
  40413c:	ldr	w10, [x9, #4]
  404140:	mov	w11, #0x8                   	// #8
  404144:	mul	w10, w10, w11
  404148:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  40414c:	add	x9, x9, #0x1f0
  404150:	ldr	w11, [x9]
  404154:	mul	w10, w10, w11
  404158:	mov	w11, #0x3e8                 	// #1000
  40415c:	sdiv	w10, w10, w11
  404160:	str	w10, [sp, #20]
  404164:	b	404174 <sqrt@plt+0x2794>
  404168:	ldr	x8, [sp, #24]
  40416c:	ldr	w9, [x8, #4272]
  404170:	str	w9, [sp, #20]
  404174:	ldr	w8, [sp, #20]
  404178:	mov	w0, w8
  40417c:	bl	405184 <sqrt@plt+0x37a4>
  404180:	stur	w0, [x29, #-20]
  404184:	ldur	w8, [x29, #-20]
  404188:	ldr	x9, [sp, #24]
  40418c:	ldr	w10, [x9, #4276]
  404190:	cmp	w8, w10
  404194:	b.eq	4041d0 <sqrt@plt+0x27f0>  // b.none
  404198:	ldur	w2, [x29, #-20]
  40419c:	add	x8, sp, #0x2c
  4041a0:	mov	x0, x8
  4041a4:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  4041a8:	add	x1, x1, #0x95c
  4041ac:	str	x8, [sp, #8]
  4041b0:	bl	401760 <sprintf@plt>
  4041b4:	ldr	x8, [sp, #24]
  4041b8:	mov	x0, x8
  4041bc:	ldr	x1, [sp, #8]
  4041c0:	bl	40301c <sqrt@plt+0x163c>
  4041c4:	ldur	w9, [x29, #-20]
  4041c8:	ldr	x8, [sp, #24]
  4041cc:	str	w9, [x8, #4276]
  4041d0:	ldr	x28, [sp, #336]
  4041d4:	ldp	x29, x30, [sp, #320]
  4041d8:	add	sp, sp, #0x160
  4041dc:	ret
  4041e0:	sub	sp, sp, #0x150
  4041e4:	stp	x29, x30, [sp, #304]
  4041e8:	str	x28, [sp, #320]
  4041ec:	add	x29, sp, #0x130
  4041f0:	sub	x8, x29, #0x10
  4041f4:	str	x0, [x8, #8]
  4041f8:	str	x1, [x8]
  4041fc:	ldr	x0, [x8, #8]
  404200:	ldr	x9, [x8]
  404204:	ldr	x9, [x9, #32]
  404208:	str	x0, [sp, #16]
  40420c:	mov	x0, x9
  404210:	str	x8, [sp, #8]
  404214:	bl	4051c0 <sqrt@plt+0x37e0>
  404218:	cbz	w0, 404224 <sqrt@plt+0x2844>
  40421c:	stur	wzr, [x29, #-20]
  404220:	b	404238 <sqrt@plt+0x2858>
  404224:	ldr	x8, [sp, #8]
  404228:	ldr	x9, [x8]
  40422c:	ldr	x0, [x9, #32]
  404230:	sub	x1, x29, #0x14
  404234:	bl	40a0a4 <sqrt@plt+0x86c4>
  404238:	ldur	s0, [x29, #-20]
  40423c:	mov	v1.16b, v0.16b
  404240:	ucvtf	d1, d1
  404244:	mov	x8, #0xffe000000000        	// #281337537757184
  404248:	movk	x8, #0x40ef, lsl #48
  40424c:	fmov	d2, x8
  404250:	fdiv	d1, d1, d2
  404254:	fmov	d2, #1.000000000000000000e+00
  404258:	fsub	d0, d2, d1
  40425c:	add	x8, sp, #0x1c
  404260:	mov	x0, x8
  404264:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  404268:	add	x1, x1, #0x962
  40426c:	str	x8, [sp]
  404270:	bl	401760 <sprintf@plt>
  404274:	ldr	x8, [sp, #16]
  404278:	mov	x0, x8
  40427c:	ldr	x1, [sp]
  404280:	bl	40301c <sqrt@plt+0x163c>
  404284:	ldr	x28, [sp, #320]
  404288:	ldp	x29, x30, [sp, #304]
  40428c:	add	sp, sp, #0x150
  404290:	ret
  404294:	stp	x29, x30, [sp, #-32]!
  404298:	str	x28, [sp, #16]
  40429c:	mov	x29, sp
  4042a0:	sub	sp, sp, #0x550
  4042a4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4042a8:	add	x8, x8, #0xa80
  4042ac:	adrp	x9, 415000 <_ZdlPvm@@Base+0x1508>
  4042b0:	add	x9, x9, #0x9a3
  4042b4:	adrp	x10, 415000 <_ZdlPvm@@Base+0x1508>
  4042b8:	add	x10, x10, #0x9aa
  4042bc:	adrp	x11, 415000 <_ZdlPvm@@Base+0x1508>
  4042c0:	add	x11, x11, #0x9b3
  4042c4:	stur	x0, [x29, #-8]
  4042c8:	stur	w1, [x29, #-12]
  4042cc:	stur	x2, [x29, #-24]
  4042d0:	stur	w3, [x29, #-28]
  4042d4:	stur	x4, [x29, #-40]
  4042d8:	ldur	x12, [x29, #-8]
  4042dc:	str	wzr, [sp, #292]
  4042e0:	ldur	w13, [x29, #-12]
  4042e4:	subs	w13, w13, #0x43
  4042e8:	mov	w14, w13
  4042ec:	ubfx	x14, x14, #0, #32
  4042f0:	cmp	x14, #0x3b
  4042f4:	str	x8, [sp, #184]
  4042f8:	str	x9, [sp, #176]
  4042fc:	str	x10, [sp, #168]
  404300:	str	x11, [sp, #160]
  404304:	str	x12, [sp, #152]
  404308:	str	x14, [sp, #144]
  40430c:	b.hi	404c54 <sqrt@plt+0x3274>  // b.pmore
  404310:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  404314:	add	x8, x8, #0x474
  404318:	ldr	x11, [sp, #144]
  40431c:	ldrsw	x10, [x8, x11, lsl #2]
  404320:	add	x9, x8, x10
  404324:	br	x9
  404328:	mov	w8, #0x1                   	// #1
  40432c:	str	w8, [sp, #292]
  404330:	ldur	w8, [x29, #-28]
  404334:	cmp	w8, #0x1
  404338:	b.eq	404370 <sqrt@plt+0x2990>  // b.none
  40433c:	ldur	w8, [x29, #-12]
  404340:	cmp	w8, #0x43
  404344:	b.ne	404354 <sqrt@plt+0x2974>  // b.any
  404348:	ldur	w8, [x29, #-28]
  40434c:	cmp	w8, #0x2
  404350:	b.eq	404370 <sqrt@plt+0x2990>  // b.none
  404354:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404358:	add	x0, x0, #0x96a
  40435c:	ldr	x1, [sp, #184]
  404360:	ldr	x2, [sp, #184]
  404364:	ldr	x3, [sp, #184]
  404368:	bl	40acf0 <sqrt@plt+0x9310>
  40436c:	b	404c84 <sqrt@plt+0x32a4>
  404370:	ldur	x8, [x29, #-40]
  404374:	ldr	w9, [x8, #8]
  404378:	ldur	x8, [x29, #-24]
  40437c:	ldr	w10, [x8]
  404380:	mov	w11, #0x2                   	// #2
  404384:	sdiv	w10, w10, w11
  404388:	add	w1, w9, w10
  40438c:	ldur	x8, [x29, #-40]
  404390:	ldr	w2, [x8, #12]
  404394:	ldr	x0, [sp, #152]
  404398:	bl	403b98 <sqrt@plt+0x21b8>
  40439c:	ldr	w9, [sp, #292]
  4043a0:	cbz	w9, 4043b4 <sqrt@plt+0x29d4>
  4043a4:	ldur	x1, [x29, #-40]
  4043a8:	ldr	x0, [sp, #152]
  4043ac:	bl	4041e0 <sqrt@plt+0x2800>
  4043b0:	b	4043c0 <sqrt@plt+0x29e0>
  4043b4:	ldur	x1, [x29, #-40]
  4043b8:	ldr	x0, [sp, #152]
  4043bc:	bl	4040fc <sqrt@plt+0x271c>
  4043c0:	ldur	x8, [x29, #-24]
  4043c4:	ldr	w9, [x8]
  4043c8:	mov	w10, #0x2                   	// #2
  4043cc:	sdiv	w0, w9, w10
  4043d0:	bl	405184 <sqrt@plt+0x37a4>
  4043d4:	str	w0, [sp, #288]
  4043d8:	ldr	w9, [sp, #292]
  4043dc:	cbz	w9, 4043f0 <sqrt@plt+0x2a10>
  4043e0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  4043e4:	add	x8, x8, #0x9a0
  4043e8:	str	x8, [sp, #136]
  4043ec:	b	4043fc <sqrt@plt+0x2a1c>
  4043f0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  4043f4:	add	x8, x8, #0x93e
  4043f8:	str	x8, [sp, #136]
  4043fc:	ldr	x8, [sp, #136]
  404400:	ldr	w3, [sp, #288]
  404404:	ldr	w4, [sp, #288]
  404408:	add	x9, sp, #0x128
  40440c:	mov	x0, x9
  404410:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  404414:	add	x1, x1, #0x989
  404418:	mov	x2, x8
  40441c:	str	x9, [sp, #128]
  404420:	bl	401760 <sprintf@plt>
  404424:	ldr	x8, [sp, #152]
  404428:	mov	x0, x8
  40442c:	ldr	x1, [sp, #128]
  404430:	bl	40301c <sqrt@plt+0x163c>
  404434:	b	404c84 <sqrt@plt+0x32a4>
  404438:	ldur	w8, [x29, #-28]
  40443c:	cmp	w8, #0x2
  404440:	b.eq	404460 <sqrt@plt+0x2a80>  // b.none
  404444:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404448:	add	x0, x0, #0x8f9
  40444c:	ldr	x1, [sp, #184]
  404450:	ldr	x2, [sp, #184]
  404454:	ldr	x3, [sp, #184]
  404458:	bl	40acf0 <sqrt@plt+0x9310>
  40445c:	b	404c84 <sqrt@plt+0x32a4>
  404460:	ldur	x8, [x29, #-40]
  404464:	ldr	w1, [x8, #8]
  404468:	ldur	x8, [x29, #-40]
  40446c:	ldr	w2, [x8, #12]
  404470:	ldr	x0, [sp, #152]
  404474:	bl	403b98 <sqrt@plt+0x21b8>
  404478:	ldur	x1, [x29, #-40]
  40447c:	ldr	x0, [sp, #152]
  404480:	bl	4040fc <sqrt@plt+0x271c>
  404484:	ldr	x0, [sp, #152]
  404488:	ldr	x1, [sp, #176]
  40448c:	bl	40301c <sqrt@plt+0x163c>
  404490:	ldur	x8, [x29, #-24]
  404494:	ldr	w0, [x8]
  404498:	bl	405184 <sqrt@plt+0x37a4>
  40449c:	ldur	x8, [x29, #-24]
  4044a0:	ldr	w9, [x8, #4]
  4044a4:	str	w0, [sp, #124]
  4044a8:	mov	w0, w9
  4044ac:	bl	405184 <sqrt@plt+0x37a4>
  4044b0:	add	x8, sp, #0x128
  4044b4:	str	w0, [sp, #120]
  4044b8:	mov	x0, x8
  4044bc:	ldr	x1, [sp, #168]
  4044c0:	ldr	w2, [sp, #124]
  4044c4:	ldr	w3, [sp, #120]
  4044c8:	str	x8, [sp, #112]
  4044cc:	bl	401760 <sprintf@plt>
  4044d0:	ldr	x8, [sp, #152]
  4044d4:	mov	x0, x8
  4044d8:	ldr	x1, [sp, #112]
  4044dc:	bl	40301c <sqrt@plt+0x163c>
  4044e0:	ldr	x0, [sp, #152]
  4044e4:	ldr	x1, [sp, #160]
  4044e8:	bl	40301c <sqrt@plt+0x163c>
  4044ec:	b	404c84 <sqrt@plt+0x32a4>
  4044f0:	mov	w8, #0x1                   	// #1
  4044f4:	str	w8, [sp, #292]
  4044f8:	ldur	w8, [x29, #-28]
  4044fc:	cmp	w8, #0x2
  404500:	b.eq	404520 <sqrt@plt+0x2b40>  // b.none
  404504:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404508:	add	x0, x0, #0x9b6
  40450c:	ldr	x1, [sp, #184]
  404510:	ldr	x2, [sp, #184]
  404514:	ldr	x3, [sp, #184]
  404518:	bl	40acf0 <sqrt@plt+0x9310>
  40451c:	b	404c84 <sqrt@plt+0x32a4>
  404520:	ldur	x8, [x29, #-40]
  404524:	ldr	w9, [x8, #8]
  404528:	ldur	x8, [x29, #-24]
  40452c:	ldr	w10, [x8]
  404530:	mov	w11, #0x2                   	// #2
  404534:	sdiv	w10, w10, w11
  404538:	add	w1, w9, w10
  40453c:	ldur	x8, [x29, #-40]
  404540:	ldr	w2, [x8, #12]
  404544:	ldr	x0, [sp, #152]
  404548:	bl	403b98 <sqrt@plt+0x21b8>
  40454c:	ldr	w9, [sp, #292]
  404550:	cbz	w9, 404564 <sqrt@plt+0x2b84>
  404554:	ldur	x1, [x29, #-40]
  404558:	ldr	x0, [sp, #152]
  40455c:	bl	4041e0 <sqrt@plt+0x2800>
  404560:	b	404570 <sqrt@plt+0x2b90>
  404564:	ldur	x1, [x29, #-40]
  404568:	ldr	x0, [sp, #152]
  40456c:	bl	4040fc <sqrt@plt+0x271c>
  404570:	ldr	w8, [sp, #292]
  404574:	cbz	w8, 404588 <sqrt@plt+0x2ba8>
  404578:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  40457c:	add	x8, x8, #0x9a0
  404580:	str	x8, [sp, #104]
  404584:	b	404594 <sqrt@plt+0x2bb4>
  404588:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  40458c:	add	x8, x8, #0x93e
  404590:	str	x8, [sp, #104]
  404594:	ldr	x8, [sp, #104]
  404598:	ldur	x9, [x29, #-24]
  40459c:	ldr	w10, [x9]
  4045a0:	mov	w11, #0x2                   	// #2
  4045a4:	sdiv	w0, w10, w11
  4045a8:	str	x8, [sp, #96]
  4045ac:	str	w11, [sp, #92]
  4045b0:	bl	405184 <sqrt@plt+0x37a4>
  4045b4:	ldur	x8, [x29, #-24]
  4045b8:	ldr	w10, [x8, #4]
  4045bc:	ldr	w11, [sp, #92]
  4045c0:	sdiv	w10, w10, w11
  4045c4:	str	w0, [sp, #88]
  4045c8:	mov	w0, w10
  4045cc:	bl	405184 <sqrt@plt+0x37a4>
  4045d0:	add	x8, sp, #0x128
  4045d4:	str	w0, [sp, #84]
  4045d8:	mov	x0, x8
  4045dc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  4045e0:	add	x1, x1, #0x989
  4045e4:	ldr	x2, [sp, #96]
  4045e8:	ldr	w3, [sp, #88]
  4045ec:	ldr	w4, [sp, #84]
  4045f0:	str	x8, [sp, #72]
  4045f4:	bl	401760 <sprintf@plt>
  4045f8:	ldr	x8, [sp, #152]
  4045fc:	mov	x0, x8
  404600:	ldr	x1, [sp, #72]
  404604:	bl	40301c <sqrt@plt+0x163c>
  404608:	b	404c84 <sqrt@plt+0x32a4>
  40460c:	mov	w8, #0x1                   	// #1
  404610:	str	w8, [sp, #292]
  404614:	ldur	w8, [x29, #-28]
  404618:	and	w8, w8, #0x1
  40461c:	cbz	w8, 40463c <sqrt@plt+0x2c5c>
  404620:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404624:	add	x0, x0, #0x9d7
  404628:	ldr	x1, [sp, #184]
  40462c:	ldr	x2, [sp, #184]
  404630:	ldr	x3, [sp, #184]
  404634:	bl	40acf0 <sqrt@plt+0x9310>
  404638:	b	404c84 <sqrt@plt+0x32a4>
  40463c:	ldur	w8, [x29, #-28]
  404640:	cbnz	w8, 404660 <sqrt@plt+0x2c80>
  404644:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404648:	add	x0, x0, #0xa05
  40464c:	ldr	x1, [sp, #184]
  404650:	ldr	x2, [sp, #184]
  404654:	ldr	x3, [sp, #184]
  404658:	bl	40acf0 <sqrt@plt+0x9310>
  40465c:	b	404c84 <sqrt@plt+0x32a4>
  404660:	ldur	x8, [x29, #-40]
  404664:	ldr	w1, [x8, #8]
  404668:	ldur	x8, [x29, #-40]
  40466c:	ldr	w2, [x8, #12]
  404670:	ldr	x0, [sp, #152]
  404674:	bl	403b98 <sqrt@plt+0x21b8>
  404678:	ldr	w9, [sp, #292]
  40467c:	cbz	w9, 404690 <sqrt@plt+0x2cb0>
  404680:	ldur	x1, [x29, #-40]
  404684:	ldr	x0, [sp, #152]
  404688:	bl	4041e0 <sqrt@plt+0x2800>
  40468c:	b	40469c <sqrt@plt+0x2cbc>
  404690:	ldur	x1, [x29, #-40]
  404694:	ldr	x0, [sp, #152]
  404698:	bl	4040fc <sqrt@plt+0x271c>
  40469c:	ldr	x0, [sp, #152]
  4046a0:	ldr	x1, [sp, #176]
  4046a4:	bl	40301c <sqrt@plt+0x163c>
  4046a8:	str	wzr, [sp, #284]
  4046ac:	str	wzr, [sp, #280]
  4046b0:	str	wzr, [sp, #276]
  4046b4:	ldr	w8, [sp, #276]
  4046b8:	ldur	w9, [x29, #-28]
  4046bc:	cmp	w8, w9
  4046c0:	b.ge	404750 <sqrt@plt+0x2d70>  // b.tcont
  4046c4:	ldur	x8, [x29, #-24]
  4046c8:	ldrsw	x9, [sp, #276]
  4046cc:	ldr	w10, [x8, x9, lsl #2]
  4046d0:	ldr	w11, [sp, #284]
  4046d4:	add	w10, w11, w10
  4046d8:	str	w10, [sp, #284]
  4046dc:	ldur	x8, [x29, #-24]
  4046e0:	ldr	w10, [sp, #276]
  4046e4:	add	w10, w10, #0x1
  4046e8:	ldr	w10, [x8, w10, sxtw #2]
  4046ec:	ldr	w11, [sp, #280]
  4046f0:	add	w10, w11, w10
  4046f4:	str	w10, [sp, #280]
  4046f8:	ldr	w0, [sp, #284]
  4046fc:	bl	405184 <sqrt@plt+0x37a4>
  404700:	ldr	w10, [sp, #280]
  404704:	str	w0, [sp, #68]
  404708:	mov	w0, w10
  40470c:	bl	405184 <sqrt@plt+0x37a4>
  404710:	add	x8, sp, #0x128
  404714:	str	w0, [sp, #64]
  404718:	mov	x0, x8
  40471c:	ldr	x1, [sp, #168]
  404720:	ldr	w2, [sp, #68]
  404724:	ldr	w3, [sp, #64]
  404728:	str	x8, [sp, #56]
  40472c:	bl	401760 <sprintf@plt>
  404730:	ldr	x8, [sp, #152]
  404734:	mov	x0, x8
  404738:	ldr	x1, [sp, #56]
  40473c:	bl	40301c <sqrt@plt+0x163c>
  404740:	ldr	w8, [sp, #276]
  404744:	add	w8, w8, #0x2
  404748:	str	w8, [sp, #276]
  40474c:	b	4046b4 <sqrt@plt+0x2cd4>
  404750:	ldr	x0, [sp, #152]
  404754:	ldr	x1, [sp, #176]
  404758:	bl	40301c <sqrt@plt+0x163c>
  40475c:	ldr	w8, [sp, #292]
  404760:	cbz	w8, 404774 <sqrt@plt+0x2d94>
  404764:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  404768:	add	x8, x8, #0xa1e
  40476c:	str	x8, [sp, #48]
  404770:	b	40477c <sqrt@plt+0x2d9c>
  404774:	ldr	x8, [sp, #160]
  404778:	str	x8, [sp, #48]
  40477c:	ldr	x8, [sp, #48]
  404780:	ldr	x0, [sp, #152]
  404784:	mov	x1, x8
  404788:	bl	40301c <sqrt@plt+0x163c>
  40478c:	b	404c84 <sqrt@plt+0x32a4>
  404790:	ldur	w8, [x29, #-28]
  404794:	and	w8, w8, #0x1
  404798:	cbz	w8, 4047b8 <sqrt@plt+0x2dd8>
  40479c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  4047a0:	add	x0, x0, #0xa21
  4047a4:	ldr	x1, [sp, #184]
  4047a8:	ldr	x2, [sp, #184]
  4047ac:	ldr	x3, [sp, #184]
  4047b0:	bl	40acf0 <sqrt@plt+0x9310>
  4047b4:	b	404c84 <sqrt@plt+0x32a4>
  4047b8:	ldur	w8, [x29, #-28]
  4047bc:	cbnz	w8, 4047dc <sqrt@plt+0x2dfc>
  4047c0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  4047c4:	add	x0, x0, #0xa4e
  4047c8:	ldr	x1, [sp, #184]
  4047cc:	ldr	x2, [sp, #184]
  4047d0:	ldr	x3, [sp, #184]
  4047d4:	bl	40acf0 <sqrt@plt+0x9310>
  4047d8:	b	404c84 <sqrt@plt+0x32a4>
  4047dc:	ldur	x8, [x29, #-40]
  4047e0:	ldr	w1, [x8, #8]
  4047e4:	ldur	x8, [x29, #-40]
  4047e8:	ldr	w2, [x8, #12]
  4047ec:	ldr	x0, [sp, #152]
  4047f0:	bl	403b98 <sqrt@plt+0x21b8>
  4047f4:	ldur	x1, [x29, #-40]
  4047f8:	ldr	x0, [sp, #152]
  4047fc:	bl	4040fc <sqrt@plt+0x271c>
  404800:	ldr	x0, [sp, #152]
  404804:	ldr	x1, [sp, #176]
  404808:	bl	40301c <sqrt@plt+0x163c>
  40480c:	str	wzr, [sp, #272]
  404810:	str	wzr, [sp, #268]
  404814:	str	wzr, [sp, #264]
  404818:	ldr	w8, [sp, #264]
  40481c:	ldur	w9, [x29, #-28]
  404820:	cmp	w8, w9
  404824:	b.ge	4048b4 <sqrt@plt+0x2ed4>  // b.tcont
  404828:	ldur	x8, [x29, #-24]
  40482c:	ldrsw	x9, [sp, #264]
  404830:	ldr	w10, [x8, x9, lsl #2]
  404834:	ldr	w11, [sp, #272]
  404838:	add	w10, w11, w10
  40483c:	str	w10, [sp, #272]
  404840:	ldur	x8, [x29, #-24]
  404844:	ldr	w10, [sp, #264]
  404848:	add	w10, w10, #0x1
  40484c:	ldr	w10, [x8, w10, sxtw #2]
  404850:	ldr	w11, [sp, #268]
  404854:	add	w10, w11, w10
  404858:	str	w10, [sp, #268]
  40485c:	ldr	w0, [sp, #272]
  404860:	bl	405184 <sqrt@plt+0x37a4>
  404864:	ldr	w10, [sp, #268]
  404868:	str	w0, [sp, #44]
  40486c:	mov	w0, w10
  404870:	bl	405184 <sqrt@plt+0x37a4>
  404874:	add	x8, sp, #0x128
  404878:	str	w0, [sp, #40]
  40487c:	mov	x0, x8
  404880:	ldr	x1, [sp, #168]
  404884:	ldr	w2, [sp, #44]
  404888:	ldr	w3, [sp, #40]
  40488c:	str	x8, [sp, #32]
  404890:	bl	401760 <sprintf@plt>
  404894:	ldr	x8, [sp, #152]
  404898:	mov	x0, x8
  40489c:	ldr	x1, [sp, #32]
  4048a0:	bl	40301c <sqrt@plt+0x163c>
  4048a4:	ldr	w8, [sp, #264]
  4048a8:	add	w8, w8, #0x2
  4048ac:	str	w8, [sp, #264]
  4048b0:	b	404818 <sqrt@plt+0x2e38>
  4048b4:	ldr	x0, [sp, #152]
  4048b8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  4048bc:	add	x1, x1, #0xa66
  4048c0:	bl	40301c <sqrt@plt+0x163c>
  4048c4:	b	404c84 <sqrt@plt+0x32a4>
  4048c8:	ldur	w8, [x29, #-28]
  4048cc:	cmp	w8, #0x4
  4048d0:	b.eq	4048f0 <sqrt@plt+0x2f10>  // b.none
  4048d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  4048d8:	add	x0, x0, #0xa69
  4048dc:	ldr	x1, [sp, #184]
  4048e0:	ldr	x2, [sp, #184]
  4048e4:	ldr	x3, [sp, #184]
  4048e8:	bl	40acf0 <sqrt@plt+0x9310>
  4048ec:	b	404c84 <sqrt@plt+0x32a4>
  4048f0:	ldur	x1, [x29, #-40]
  4048f4:	ldr	x0, [sp, #152]
  4048f8:	bl	4040fc <sqrt@plt+0x271c>
  4048fc:	ldur	x0, [x29, #-24]
  404900:	add	x1, sp, #0xf8
  404904:	bl	40f990 <sqrt@plt+0xdfb0>
  404908:	cbz	w0, 404a48 <sqrt@plt+0x3068>
  40490c:	ldr	d0, [sp, #248]
  404910:	ldr	d1, [sp, #248]
  404914:	fmul	d0, d0, d1
  404918:	ldr	d1, [sp, #256]
  40491c:	ldr	d2, [sp, #256]
  404920:	fmul	d1, d1, d2
  404924:	fadd	d0, d0, d1
  404928:	bl	4019e0 <sqrt@plt>
  40492c:	fmov	d1, #5.000000000000000000e-01
  404930:	fadd	d0, d0, d1
  404934:	fcvtzs	w0, d0
  404938:	bl	405184 <sqrt@plt+0x37a4>
  40493c:	str	w0, [sp, #244]
  404940:	ldur	x8, [x29, #-40]
  404944:	ldr	w9, [x8, #8]
  404948:	ldr	d0, [sp, #248]
  40494c:	fcvtzs	w10, d0
  404950:	add	w1, w9, w10
  404954:	ldur	x8, [x29, #-40]
  404958:	ldr	w9, [x8, #12]
  40495c:	ldr	d0, [sp, #256]
  404960:	fcvtzs	w10, d0
  404964:	add	w2, w9, w10
  404968:	ldr	x0, [sp, #152]
  40496c:	bl	403b98 <sqrt@plt+0x21b8>
  404970:	ldur	x8, [x29, #-24]
  404974:	ldr	w9, [x8, #4]
  404978:	ldur	x8, [x29, #-24]
  40497c:	ldr	w10, [x8, #12]
  404980:	add	w9, w9, w10
  404984:	scvtf	d0, w9
  404988:	ldr	d1, [sp, #256]
  40498c:	fsub	d0, d0, d1
  404990:	ldur	x8, [x29, #-24]
  404994:	ldr	w9, [x8]
  404998:	ldur	x8, [x29, #-24]
  40499c:	ldr	w10, [x8, #8]
  4049a0:	add	w9, w9, w10
  4049a4:	scvtf	d1, w9
  4049a8:	ldr	d2, [sp, #248]
  4049ac:	fsub	d1, d1, d2
  4049b0:	bl	401780 <atan2@plt>
  4049b4:	str	d0, [sp, #232]
  4049b8:	ldr	d0, [sp, #256]
  4049bc:	fneg	d0, d0
  4049c0:	ldr	d1, [sp, #248]
  4049c4:	fneg	d1, d1
  4049c8:	bl	401780 <atan2@plt>
  4049cc:	str	d0, [sp, #224]
  4049d0:	ldr	d0, [sp, #224]
  4049d4:	ldr	d1, [sp, #232]
  4049d8:	fsub	d0, d0, d1
  4049dc:	fcmp	d0, #0.0
  4049e0:	cset	w9, mi  // mi = first
  4049e4:	tbnz	w9, #0, 4049ec <sqrt@plt+0x300c>
  4049e8:	b	404a0c <sqrt@plt+0x302c>
  4049ec:	ldr	d0, [sp, #232]
  4049f0:	mov	x8, #0xd6f4                	// #55028
  4049f4:	movk	x8, #0x5443, lsl #16
  4049f8:	movk	x8, #0x21fb, lsl #32
  4049fc:	movk	x8, #0x4019, lsl #48
  404a00:	fmov	d1, x8
  404a04:	fsub	d0, d0, d1
  404a08:	str	d0, [sp, #232]
  404a0c:	ldr	w2, [sp, #244]
  404a10:	ldr	w3, [sp, #244]
  404a14:	ldr	d0, [sp, #232]
  404a18:	ldr	d1, [sp, #224]
  404a1c:	add	x8, sp, #0x128
  404a20:	mov	x0, x8
  404a24:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  404a28:	add	x1, x1, #0xa86
  404a2c:	str	x8, [sp, #24]
  404a30:	bl	401760 <sprintf@plt>
  404a34:	ldr	x8, [sp, #152]
  404a38:	mov	x0, x8
  404a3c:	ldr	x1, [sp, #24]
  404a40:	bl	40301c <sqrt@plt+0x163c>
  404a44:	b	404ae0 <sqrt@plt+0x3100>
  404a48:	ldur	x8, [x29, #-40]
  404a4c:	ldr	w1, [x8, #8]
  404a50:	ldur	x8, [x29, #-40]
  404a54:	ldr	w2, [x8, #12]
  404a58:	ldr	x0, [sp, #152]
  404a5c:	bl	403b98 <sqrt@plt+0x21b8>
  404a60:	ldr	x0, [sp, #152]
  404a64:	ldr	x1, [sp, #176]
  404a68:	bl	40301c <sqrt@plt+0x163c>
  404a6c:	ldur	x8, [x29, #-24]
  404a70:	ldr	w9, [x8]
  404a74:	ldur	x8, [x29, #-24]
  404a78:	ldr	w10, [x8, #8]
  404a7c:	add	w0, w9, w10
  404a80:	bl	405184 <sqrt@plt+0x37a4>
  404a84:	ldur	x8, [x29, #-24]
  404a88:	ldr	w9, [x8, #4]
  404a8c:	ldur	x8, [x29, #-24]
  404a90:	ldr	w10, [x8, #12]
  404a94:	add	w9, w9, w10
  404a98:	str	w0, [sp, #20]
  404a9c:	mov	w0, w9
  404aa0:	bl	405184 <sqrt@plt+0x37a4>
  404aa4:	add	x8, sp, #0x128
  404aa8:	str	w0, [sp, #16]
  404aac:	mov	x0, x8
  404ab0:	ldr	x1, [sp, #168]
  404ab4:	ldr	w2, [sp, #20]
  404ab8:	ldr	w3, [sp, #16]
  404abc:	str	x8, [sp, #8]
  404ac0:	bl	401760 <sprintf@plt>
  404ac4:	ldr	x8, [sp, #152]
  404ac8:	mov	x0, x8
  404acc:	ldr	x1, [sp, #8]
  404ad0:	bl	40301c <sqrt@plt+0x163c>
  404ad4:	ldr	x0, [sp, #152]
  404ad8:	ldr	x1, [sp, #160]
  404adc:	bl	40301c <sqrt@plt+0x163c>
  404ae0:	b	404c84 <sqrt@plt+0x32a4>
  404ae4:	ldur	w8, [x29, #-28]
  404ae8:	cbnz	w8, 404afc <sqrt@plt+0x311c>
  404aec:	mov	w8, #0xffffffff            	// #-1
  404af0:	ldr	x9, [sp, #152]
  404af4:	str	w8, [x9, #4272]
  404af8:	b	404b40 <sqrt@plt+0x3160>
  404afc:	ldur	w8, [x29, #-28]
  404b00:	cmp	w8, #0x1
  404b04:	b.eq	404b30 <sqrt@plt+0x3150>  // b.none
  404b08:	ldur	w8, [x29, #-28]
  404b0c:	cmp	w8, #0x2
  404b10:	b.eq	404b30 <sqrt@plt+0x3150>  // b.none
  404b14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404b18:	add	x0, x0, #0x917
  404b1c:	ldr	x1, [sp, #184]
  404b20:	ldr	x2, [sp, #184]
  404b24:	ldr	x3, [sp, #184]
  404b28:	bl	40acf0 <sqrt@plt+0x9310>
  404b2c:	b	404c84 <sqrt@plt+0x32a4>
  404b30:	ldur	x8, [x29, #-24]
  404b34:	ldr	w9, [x8]
  404b38:	ldr	x8, [sp, #152]
  404b3c:	str	w9, [x8, #4272]
  404b40:	b	404c84 <sqrt@plt+0x32a4>
  404b44:	ldur	w8, [x29, #-28]
  404b48:	cmp	w8, #0x2
  404b4c:	b.eq	404b6c <sqrt@plt+0x318c>  // b.none
  404b50:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404b54:	add	x0, x0, #0x93e
  404b58:	ldr	x1, [sp, #184]
  404b5c:	ldr	x2, [sp, #184]
  404b60:	ldr	x3, [sp, #184]
  404b64:	bl	40acf0 <sqrt@plt+0x9310>
  404b68:	b	404c84 <sqrt@plt+0x32a4>
  404b6c:	ldur	x8, [x29, #-24]
  404b70:	ldr	w9, [x8]
  404b74:	str	w9, [sp, #220]
  404b78:	ldr	w9, [sp, #220]
  404b7c:	cbnz	w9, 404b84 <sqrt@plt+0x31a4>
  404b80:	b	404c84 <sqrt@plt+0x32a4>
  404b84:	ldur	x8, [x29, #-24]
  404b88:	ldr	w9, [x8, #4]
  404b8c:	str	w9, [sp, #216]
  404b90:	ldr	w9, [sp, #216]
  404b94:	cbnz	w9, 404b9c <sqrt@plt+0x31bc>
  404b98:	b	404c84 <sqrt@plt+0x32a4>
  404b9c:	ldur	x8, [x29, #-40]
  404ba0:	ldr	w9, [x8, #8]
  404ba4:	str	w9, [sp, #212]
  404ba8:	ldur	x8, [x29, #-40]
  404bac:	ldr	w9, [x8, #12]
  404bb0:	str	w9, [sp, #208]
  404bb4:	ldr	w9, [sp, #216]
  404bb8:	cmp	w9, #0x0
  404bbc:	cset	w9, le
  404bc0:	tbnz	w9, #0, 404be4 <sqrt@plt+0x3204>
  404bc4:	ldr	w8, [sp, #216]
  404bc8:	ldr	w9, [sp, #208]
  404bcc:	add	w8, w9, w8
  404bd0:	str	w8, [sp, #208]
  404bd4:	ldr	w8, [sp, #216]
  404bd8:	mov	w9, wzr
  404bdc:	subs	w8, w9, w8
  404be0:	str	w8, [sp, #216]
  404be4:	ldr	w8, [sp, #220]
  404be8:	cmp	w8, #0x0
  404bec:	cset	w8, ge  // ge = tcont
  404bf0:	tbnz	w8, #0, 404c14 <sqrt@plt+0x3234>
  404bf4:	ldr	w8, [sp, #220]
  404bf8:	ldr	w9, [sp, #212]
  404bfc:	add	w8, w9, w8
  404c00:	str	w8, [sp, #212]
  404c04:	ldr	w8, [sp, #220]
  404c08:	mov	w9, wzr
  404c0c:	subs	w8, w9, w8
  404c10:	str	w8, [sp, #220]
  404c14:	ldr	w1, [sp, #212]
  404c18:	ldr	w2, [sp, #208]
  404c1c:	ldr	x0, [sp, #152]
  404c20:	bl	403b98 <sqrt@plt+0x21b8>
  404c24:	ldr	x0, [sp, #152]
  404c28:	mov	w1, #0x89                  	// #137
  404c2c:	bl	402a74 <sqrt@plt+0x1094>
  404c30:	ldr	w8, [sp, #216]
  404c34:	mov	w9, wzr
  404c38:	subs	w1, w9, w8
  404c3c:	ldr	x0, [sp, #152]
  404c40:	bl	402b90 <sqrt@plt+0x11b0>
  404c44:	ldr	w1, [sp, #220]
  404c48:	ldr	x0, [sp, #152]
  404c4c:	bl	402b90 <sqrt@plt+0x11b0>
  404c50:	b	404c84 <sqrt@plt+0x32a4>
  404c54:	ldur	w8, [x29, #-12]
  404c58:	add	x9, sp, #0xc0
  404c5c:	mov	x0, x9
  404c60:	mov	w1, w8
  404c64:	str	x9, [sp]
  404c68:	bl	40a9d0 <sqrt@plt+0x8ff0>
  404c6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404c70:	add	x0, x0, #0xa99
  404c74:	ldr	x1, [sp]
  404c78:	ldr	x2, [sp, #184]
  404c7c:	ldr	x3, [sp, #184]
  404c80:	bl	40acf0 <sqrt@plt+0x9310>
  404c84:	add	sp, sp, #0x550
  404c88:	ldr	x28, [sp, #16]
  404c8c:	ldp	x29, x30, [sp], #32
  404c90:	ret
  404c94:	sub	sp, sp, #0x20
  404c98:	stp	x29, x30, [sp, #16]
  404c9c:	add	x29, sp, #0x10
  404ca0:	str	x0, [sp, #8]
  404ca4:	str	x1, [sp]
  404ca8:	ldr	x0, [sp]
  404cac:	bl	40212c <sqrt@plt+0x74c>
  404cb0:	ldp	x29, x30, [sp, #16]
  404cb4:	add	sp, sp, #0x20
  404cb8:	ret
  404cbc:	sub	sp, sp, #0x40
  404cc0:	stp	x29, x30, [sp, #48]
  404cc4:	add	x29, sp, #0x30
  404cc8:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  404ccc:	add	x8, x8, #0x1f4
  404cd0:	ldr	w9, [x8]
  404cd4:	cbz	w9, 404d14 <sqrt@plt+0x3334>
  404cd8:	mov	x0, #0x10b8                	// #4280
  404cdc:	bl	4139f4 <_Znwm@@Base>
  404ce0:	str	x0, [sp, #16]
  404ce4:	adrp	x8, 402000 <sqrt@plt+0x620>
  404ce8:	add	x8, x8, #0x9bc
  404cec:	blr	x8
  404cf0:	b	404cf4 <sqrt@plt+0x3314>
  404cf4:	ldr	x8, [sp, #16]
  404cf8:	stur	x8, [x29, #-8]
  404cfc:	b	404d50 <sqrt@plt+0x3370>
  404d00:	stur	x0, [x29, #-16]
  404d04:	stur	w1, [x29, #-20]
  404d08:	ldr	x0, [sp, #16]
  404d0c:	bl	413acc <_ZdlPv@@Base>
  404d10:	b	404d60 <sqrt@plt+0x3380>
  404d14:	mov	x0, #0x10b8                	// #4280
  404d18:	bl	4139f4 <_Znwm@@Base>
  404d1c:	str	x0, [sp, #8]
  404d20:	adrp	x8, 402000 <sqrt@plt+0x620>
  404d24:	add	x8, x8, #0x404
  404d28:	blr	x8
  404d2c:	b	404d30 <sqrt@plt+0x3350>
  404d30:	ldr	x8, [sp, #8]
  404d34:	stur	x8, [x29, #-8]
  404d38:	b	404d50 <sqrt@plt+0x3370>
  404d3c:	stur	x0, [x29, #-16]
  404d40:	stur	w1, [x29, #-20]
  404d44:	ldr	x0, [sp, #8]
  404d48:	bl	413acc <_ZdlPv@@Base>
  404d4c:	b	404d60 <sqrt@plt+0x3380>
  404d50:	ldur	x0, [x29, #-8]
  404d54:	ldp	x29, x30, [sp, #48]
  404d58:	add	sp, sp, #0x40
  404d5c:	ret
  404d60:	ldur	x0, [x29, #-16]
  404d64:	bl	401970 <_Unwind_Resume@plt>
  404d68:	sub	sp, sp, #0x80
  404d6c:	stp	x29, x30, [sp, #112]
  404d70:	add	x29, sp, #0x70
  404d74:	mov	w8, #0x1                   	// #1
  404d78:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  404d7c:	add	x9, x9, #0x63b
  404d80:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3128>
  404d84:	add	x10, x10, #0xf98
  404d88:	adrp	x11, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404d8c:	add	x11, x11, #0xed8
  404d90:	adrp	x12, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404d94:	add	x12, x12, #0xf04
  404d98:	adrp	x13, 430000 <stderr@@GLIBC_2.17+0x3128>
  404d9c:	add	x13, x13, #0xfe0
  404da0:	adrp	x14, 42b000 <_Znam@GLIBCXX_3.4>
  404da4:	add	x14, x14, #0x1f0
  404da8:	adrp	x15, 42f000 <stderr@@GLIBC_2.17+0x2128>
  404dac:	add	x15, x15, #0xa80
  404db0:	stur	wzr, [x29, #-4]
  404db4:	stur	w0, [x29, #-8]
  404db8:	stur	x1, [x29, #-16]
  404dbc:	mov	w0, w8
  404dc0:	mov	x1, x9
  404dc4:	str	x10, [sp, #56]
  404dc8:	str	x11, [sp, #48]
  404dcc:	str	x12, [sp, #40]
  404dd0:	str	x13, [sp, #32]
  404dd4:	str	x14, [sp, #24]
  404dd8:	str	x15, [sp, #16]
  404ddc:	bl	4017b0 <setlocale@plt>
  404de0:	ldur	x9, [x29, #-16]
  404de4:	ldr	x9, [x9]
  404de8:	ldr	x10, [sp, #56]
  404dec:	str	x9, [x10]
  404df0:	ldr	x9, [sp, #48]
  404df4:	ldr	x11, [x9]
  404df8:	mov	x0, x11
  404dfc:	ldr	x1, [sp, #40]
  404e00:	bl	4019b0 <setbuf@plt>
  404e04:	ldur	w0, [x29, #-8]
  404e08:	ldur	x1, [x29, #-16]
  404e0c:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  404e10:	add	x2, x2, #0xac8
  404e14:	adrp	x3, 415000 <_ZdlPvm@@Base+0x1508>
  404e18:	add	x3, x3, #0x680
  404e1c:	mov	x8, xzr
  404e20:	mov	x4, x8
  404e24:	bl	4114f8 <sqrt@plt+0xfb18>
  404e28:	stur	w0, [x29, #-20]
  404e2c:	mov	w9, #0xffffffff            	// #-1
  404e30:	cmp	w0, w9
  404e34:	b.eq	405040 <sqrt@plt+0x3660>  // b.none
  404e38:	ldur	w8, [x29, #-20]
  404e3c:	cmp	w8, #0x3f
  404e40:	str	w8, [sp, #12]
  404e44:	b.eq	40500c <sqrt@plt+0x362c>  // b.none
  404e48:	b	404e4c <sqrt@plt+0x346c>
  404e4c:	ldr	w8, [sp, #12]
  404e50:	cmp	w8, #0x46
  404e54:	b.eq	404ef0 <sqrt@plt+0x3510>  // b.none
  404e58:	b	404e5c <sqrt@plt+0x347c>
  404e5c:	ldr	w8, [sp, #12]
  404e60:	cmp	w8, #0x49
  404e64:	b.eq	404f00 <sqrt@plt+0x3520>  // b.none
  404e68:	b	404e6c <sqrt@plt+0x348c>
  404e6c:	ldr	w8, [sp, #12]
  404e70:	cmp	w8, #0x64
  404e74:	b.eq	404ecc <sqrt@plt+0x34ec>  // b.none
  404e78:	b	404e7c <sqrt@plt+0x349c>
  404e7c:	ldr	w8, [sp, #12]
  404e80:	cmp	w8, #0x6c
  404e84:	b.eq	404edc <sqrt@plt+0x34fc>  // b.none
  404e88:	b	404e8c <sqrt@plt+0x34ac>
  404e8c:	ldr	w8, [sp, #12]
  404e90:	cmp	w8, #0x70
  404e94:	b.eq	404f04 <sqrt@plt+0x3524>  // b.none
  404e98:	b	404e9c <sqrt@plt+0x34bc>
  404e9c:	ldr	w8, [sp, #12]
  404ea0:	cmp	w8, #0x76
  404ea4:	b.eq	404f60 <sqrt@plt+0x3580>  // b.none
  404ea8:	b	404eac <sqrt@plt+0x34cc>
  404eac:	ldr	w8, [sp, #12]
  404eb0:	cmp	w8, #0x77
  404eb4:	b.eq	404f84 <sqrt@plt+0x35a4>  // b.none
  404eb8:	b	404ebc <sqrt@plt+0x34dc>
  404ebc:	ldr	w8, [sp, #12]
  404ec0:	cmp	w8, #0x100
  404ec4:	b.eq	404ff0 <sqrt@plt+0x3610>  // b.none
  404ec8:	b	405024 <sqrt@plt+0x3644>
  404ecc:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  404ed0:	add	x8, x8, #0x1f4
  404ed4:	str	wzr, [x8]
  404ed8:	b	40503c <sqrt@plt+0x365c>
  404edc:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ee0:	add	x8, x8, #0xf00
  404ee4:	mov	w9, #0x1                   	// #1
  404ee8:	str	w9, [x8]
  404eec:	b	40503c <sqrt@plt+0x365c>
  404ef0:	ldr	x8, [sp, #32]
  404ef4:	ldr	x0, [x8]
  404ef8:	bl	40f8a4 <sqrt@plt+0xdec4>
  404efc:	b	40503c <sqrt@plt+0x365c>
  404f00:	b	40503c <sqrt@plt+0x365c>
  404f04:	ldr	x8, [sp, #32]
  404f08:	ldr	x0, [x8]
  404f0c:	mov	x9, xzr
  404f10:	mov	x1, x9
  404f14:	adrp	x2, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f18:	add	x2, x2, #0xef0
  404f1c:	adrp	x3, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f20:	add	x3, x3, #0xef8
  404f24:	bl	40e130 <sqrt@plt+0xc750>
  404f28:	cbnz	w0, 404f5c <sqrt@plt+0x357c>
  404f2c:	ldr	x8, [sp, #32]
  404f30:	ldr	x1, [x8]
  404f34:	sub	x9, x29, #0x28
  404f38:	mov	x0, x9
  404f3c:	str	x9, [sp]
  404f40:	bl	40a918 <sqrt@plt+0x8f38>
  404f44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404f48:	add	x0, x0, #0xad4
  404f4c:	ldr	x1, [sp]
  404f50:	ldr	x2, [sp, #16]
  404f54:	ldr	x3, [sp, #16]
  404f58:	bl	40acf0 <sqrt@plt+0x9310>
  404f5c:	b	40503c <sqrt@plt+0x365c>
  404f60:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404f64:	add	x8, x8, #0xec0
  404f68:	ldr	x1, [x8]
  404f6c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404f70:	add	x0, x0, #0xafb
  404f74:	bl	4019d0 <printf@plt>
  404f78:	mov	w9, wzr
  404f7c:	mov	w0, w9
  404f80:	bl	401960 <exit@plt>
  404f84:	ldr	x8, [sp, #32]
  404f88:	ldr	x0, [x8]
  404f8c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  404f90:	add	x1, x1, #0x9b0
  404f94:	ldr	x2, [sp, #24]
  404f98:	bl	401820 <__isoc99_sscanf@plt>
  404f9c:	cmp	w0, #0x1
  404fa0:	b.ne	404fc8 <sqrt@plt+0x35e8>  // b.any
  404fa4:	ldr	x8, [sp, #24]
  404fa8:	ldr	w9, [x8]
  404fac:	cmp	w9, #0x0
  404fb0:	cset	w9, lt  // lt = tstop
  404fb4:	tbnz	w9, #0, 404fc8 <sqrt@plt+0x35e8>
  404fb8:	ldr	x8, [sp, #24]
  404fbc:	ldr	w9, [x8]
  404fc0:	cmp	w9, #0x3e8
  404fc4:	b.le	404fec <sqrt@plt+0x360c>
  404fc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1508>
  404fcc:	add	x0, x0, #0xb1a
  404fd0:	ldr	x1, [sp, #16]
  404fd4:	ldr	x2, [sp, #16]
  404fd8:	ldr	x3, [sp, #16]
  404fdc:	bl	40acf0 <sqrt@plt+0x9310>
  404fe0:	mov	w8, #0x28                  	// #40
  404fe4:	ldr	x9, [sp, #24]
  404fe8:	str	w8, [x9]
  404fec:	b	40503c <sqrt@plt+0x365c>
  404ff0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404ff4:	add	x8, x8, #0xed0
  404ff8:	ldr	x0, [x8]
  404ffc:	bl	4050c8 <sqrt@plt+0x36e8>
  405000:	mov	w9, wzr
  405004:	mov	w0, w9
  405008:	bl	401960 <exit@plt>
  40500c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405010:	add	x8, x8, #0xed8
  405014:	ldr	x0, [x8]
  405018:	bl	4050c8 <sqrt@plt+0x36e8>
  40501c:	mov	w0, #0x1                   	// #1
  405020:	bl	401960 <exit@plt>
  405024:	mov	w8, wzr
  405028:	mov	w0, w8
  40502c:	mov	w1, #0x3c2                 	// #962
  405030:	adrp	x2, 415000 <_ZdlPvm@@Base+0x1508>
  405034:	add	x2, x2, #0x852
  405038:	bl	40514c <sqrt@plt+0x376c>
  40503c:	b	404e04 <sqrt@plt+0x3424>
  405040:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  405044:	add	x8, x8, #0x2a4
  405048:	ldr	w9, [x8]
  40504c:	ldur	w10, [x29, #-8]
  405050:	cmp	w9, w10
  405054:	b.lt	405068 <sqrt@plt+0x3688>  // b.tstop
  405058:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  40505c:	add	x0, x0, #0x3d5
  405060:	bl	4074a8 <sqrt@plt+0x5ac8>
  405064:	b	4050b4 <sqrt@plt+0x36d4>
  405068:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40506c:	add	x8, x8, #0x2a4
  405070:	ldr	w9, [x8]
  405074:	stur	w9, [x29, #-44]
  405078:	ldur	w8, [x29, #-44]
  40507c:	ldur	w9, [x29, #-8]
  405080:	cmp	w8, w9
  405084:	b.ge	4050b4 <sqrt@plt+0x36d4>  // b.tcont
  405088:	ldur	x8, [x29, #-16]
  40508c:	ldursw	x9, [x29, #-44]
  405090:	mov	x10, #0x8                   	// #8
  405094:	mul	x9, x10, x9
  405098:	add	x8, x8, x9
  40509c:	ldr	x0, [x8]
  4050a0:	bl	4074a8 <sqrt@plt+0x5ac8>
  4050a4:	ldur	w8, [x29, #-44]
  4050a8:	add	w8, w8, #0x1
  4050ac:	stur	w8, [x29, #-44]
  4050b0:	b	405078 <sqrt@plt+0x3698>
  4050b4:	mov	w8, wzr
  4050b8:	mov	w0, w8
  4050bc:	ldp	x29, x30, [sp, #112]
  4050c0:	add	sp, sp, #0x80
  4050c4:	ret
  4050c8:	sub	sp, sp, #0x20
  4050cc:	stp	x29, x30, [sp, #16]
  4050d0:	add	x29, sp, #0x10
  4050d4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  4050d8:	add	x8, x8, #0xf98
  4050dc:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  4050e0:	add	x1, x1, #0xb29
  4050e4:	str	x0, [sp, #8]
  4050e8:	ldr	x0, [sp, #8]
  4050ec:	ldr	x2, [x8]
  4050f0:	bl	4016a0 <fprintf@plt>
  4050f4:	ldp	x29, x30, [sp, #16]
  4050f8:	add	sp, sp, #0x20
  4050fc:	ret
  405100:	sub	sp, sp, #0x10
  405104:	mov	x8, xzr
  405108:	str	x0, [sp, #8]
  40510c:	ldr	x9, [sp, #8]
  405110:	str	x8, [x9]
  405114:	add	sp, sp, #0x10
  405118:	ret
  40511c:	sub	sp, sp, #0x10
  405120:	str	x1, [sp, #8]
  405124:	str	x0, [sp]
  405128:	ldr	x8, [sp]
  40512c:	str	wzr, [x8]
  405130:	ldr	x9, [sp, #8]
  405134:	str	x9, [x8, #32]
  405138:	add	sp, sp, #0x10
  40513c:	ret
  405140:	str	x30, [sp, #-16]!
  405144:	bl	4016b0 <__cxa_begin_catch@plt>
  405148:	bl	401670 <_ZSt9terminatev@plt>
  40514c:	sub	sp, sp, #0x20
  405150:	stp	x29, x30, [sp, #16]
  405154:	add	x29, sp, #0x10
  405158:	stur	w0, [x29, #-4]
  40515c:	str	w1, [sp, #8]
  405160:	str	x2, [sp]
  405164:	ldur	w8, [x29, #-4]
  405168:	cbnz	w8, 405178 <sqrt@plt+0x3798>
  40516c:	ldr	w0, [sp, #8]
  405170:	ldr	x1, [sp]
  405174:	bl	40915c <sqrt@plt+0x777c>
  405178:	ldp	x29, x30, [sp, #16]
  40517c:	add	sp, sp, #0x20
  405180:	ret
  405184:	sub	sp, sp, #0x10
  405188:	mov	w8, #0x3e8                 	// #1000
  40518c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  405190:	add	x9, x9, #0xaa8
  405194:	mov	w10, #0x2                   	// #2
  405198:	str	w0, [sp, #12]
  40519c:	ldr	w11, [sp, #12]
  4051a0:	mul	w8, w11, w8
  4051a4:	ldr	w11, [x9]
  4051a8:	sdiv	w10, w11, w10
  4051ac:	add	w8, w8, w10
  4051b0:	ldr	w10, [x9]
  4051b4:	sdiv	w0, w8, w10
  4051b8:	add	sp, sp, #0x10
  4051bc:	ret
  4051c0:	sub	sp, sp, #0x10
  4051c4:	str	x0, [sp, #8]
  4051c8:	ldr	x8, [sp, #8]
  4051cc:	ldr	w9, [x8]
  4051d0:	cmp	w9, #0x0
  4051d4:	cset	w9, eq  // eq = none
  4051d8:	and	w0, w9, #0x1
  4051dc:	add	sp, sp, #0x10
  4051e0:	ret
  4051e4:	sub	sp, sp, #0x20
  4051e8:	stp	x29, x30, [sp, #16]
  4051ec:	add	x29, sp, #0x10
  4051f0:	mov	x8, #0x4                   	// #4
  4051f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4051f8:	str	x0, [sp, #8]
  4051fc:	ldr	x10, [sp, #8]
  405200:	str	x8, [x10]
  405204:	ldr	x11, [x10]
  405208:	mul	x12, x11, x8
  40520c:	umulh	x8, x11, x8
  405210:	cmp	x8, #0x0
  405214:	csel	x0, x9, x12, ne  // ne = any
  405218:	str	x10, [sp]
  40521c:	bl	401630 <_Znam@plt>
  405220:	ldr	x8, [sp]
  405224:	str	x0, [x8, #16]
  405228:	str	xzr, [x8, #8]
  40522c:	ldp	x29, x30, [sp, #16]
  405230:	add	sp, sp, #0x20
  405234:	ret
  405238:	sub	sp, sp, #0x30
  40523c:	stp	x29, x30, [sp, #32]
  405240:	add	x29, sp, #0x20
  405244:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  405248:	add	x8, x8, #0xa80
  40524c:	stur	x0, [x29, #-8]
  405250:	str	x1, [sp, #16]
  405254:	ldur	x9, [x29, #-8]
  405258:	ldr	x10, [sp, #16]
  40525c:	cmp	x10, #0x0
  405260:	cset	w11, hi  // hi = pmore
  405264:	str	x8, [sp, #8]
  405268:	str	x9, [sp]
  40526c:	tbnz	w11, #0, 405288 <sqrt@plt+0x38a8>
  405270:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405274:	add	x0, x0, #0x28
  405278:	ldr	x1, [sp, #8]
  40527c:	ldr	x2, [sp, #8]
  405280:	ldr	x3, [sp, #8]
  405284:	bl	40ade0 <sqrt@plt+0x9400>
  405288:	ldr	x8, [sp, #16]
  40528c:	ldr	x9, [sp]
  405290:	str	x8, [x9]
  405294:	ldr	x8, [x9]
  405298:	mov	x10, #0x4                   	// #4
  40529c:	mul	x11, x8, x10
  4052a0:	umulh	x8, x8, x10
  4052a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4052a8:	cmp	x8, #0x0
  4052ac:	csel	x0, x10, x11, ne  // ne = any
  4052b0:	bl	401630 <_Znam@plt>
  4052b4:	ldr	x8, [sp]
  4052b8:	str	x0, [x8, #16]
  4052bc:	str	xzr, [x8, #8]
  4052c0:	ldp	x29, x30, [sp, #32]
  4052c4:	add	sp, sp, #0x30
  4052c8:	ret
  4052cc:	sub	sp, sp, #0x20
  4052d0:	stp	x29, x30, [sp, #16]
  4052d4:	add	x29, sp, #0x10
  4052d8:	str	x0, [sp, #8]
  4052dc:	ldr	x8, [sp, #8]
  4052e0:	ldr	x8, [x8, #16]
  4052e4:	str	x8, [sp]
  4052e8:	cbz	x8, 4052f4 <sqrt@plt+0x3914>
  4052ec:	ldr	x0, [sp]
  4052f0:	bl	401860 <_ZdaPv@plt>
  4052f4:	ldp	x29, x30, [sp, #16]
  4052f8:	add	sp, sp, #0x20
  4052fc:	ret
  405300:	sub	sp, sp, #0x40
  405304:	stp	x29, x30, [sp, #48]
  405308:	add	x29, sp, #0x30
  40530c:	stur	x0, [x29, #-8]
  405310:	stur	w1, [x29, #-12]
  405314:	ldur	x8, [x29, #-8]
  405318:	ldr	x9, [x8, #8]
  40531c:	ldr	x10, [x8]
  405320:	cmp	x9, x10
  405324:	str	x8, [sp, #8]
  405328:	b.cc	4053c8 <sqrt@plt+0x39e8>  // b.lo, b.ul, b.last
  40532c:	ldr	x8, [sp, #8]
  405330:	ldr	x9, [x8, #16]
  405334:	str	x9, [sp, #24]
  405338:	ldr	x9, [x8]
  40533c:	mov	x10, #0x2                   	// #2
  405340:	mul	x9, x9, x10
  405344:	str	x9, [x8]
  405348:	ldr	x9, [x8]
  40534c:	mov	x10, #0x4                   	// #4
  405350:	mul	x11, x9, x10
  405354:	umulh	x9, x9, x10
  405358:	mov	x10, #0xffffffffffffffff    	// #-1
  40535c:	cmp	x9, #0x0
  405360:	csel	x0, x10, x11, ne  // ne = any
  405364:	bl	401630 <_Znam@plt>
  405368:	ldr	x8, [sp, #8]
  40536c:	str	x0, [x8, #16]
  405370:	str	xzr, [sp, #16]
  405374:	ldr	x8, [sp, #16]
  405378:	ldr	x9, [sp, #8]
  40537c:	ldr	x10, [x9, #8]
  405380:	cmp	x8, x10
  405384:	b.cs	4053b4 <sqrt@plt+0x39d4>  // b.hs, b.nlast
  405388:	ldr	x8, [sp, #24]
  40538c:	ldr	x9, [sp, #16]
  405390:	ldr	w10, [x8, x9, lsl #2]
  405394:	ldr	x8, [sp, #8]
  405398:	ldr	x9, [x8, #16]
  40539c:	ldr	x11, [sp, #16]
  4053a0:	str	w10, [x9, x11, lsl #2]
  4053a4:	ldr	x8, [sp, #16]
  4053a8:	add	x8, x8, #0x1
  4053ac:	str	x8, [sp, #16]
  4053b0:	b	405374 <sqrt@plt+0x3994>
  4053b4:	ldr	x8, [sp, #24]
  4053b8:	str	x8, [sp]
  4053bc:	cbz	x8, 4053c8 <sqrt@plt+0x39e8>
  4053c0:	ldr	x0, [sp]
  4053c4:	bl	401860 <_ZdaPv@plt>
  4053c8:	ldur	w8, [x29, #-12]
  4053cc:	ldr	x9, [sp, #8]
  4053d0:	ldr	x10, [x9, #16]
  4053d4:	ldr	x11, [x9, #8]
  4053d8:	str	w8, [x10, x11, lsl #2]
  4053dc:	ldr	x10, [x9, #8]
  4053e0:	add	x10, x10, #0x1
  4053e4:	str	x10, [x9, #8]
  4053e8:	ldp	x29, x30, [sp, #48]
  4053ec:	add	sp, sp, #0x40
  4053f0:	ret
  4053f4:	sub	sp, sp, #0x60
  4053f8:	stp	x29, x30, [sp, #80]
  4053fc:	add	x29, sp, #0x50
  405400:	mov	x8, #0x80                  	// #128
  405404:	mov	x9, #0x4                   	// #4
  405408:	mov	x10, #0xffffffffffffffff    	// #-1
  40540c:	stur	x0, [x29, #-8]
  405410:	ldur	x11, [x29, #-8]
  405414:	str	xzr, [x11, #8]
  405418:	str	x8, [x11]
  40541c:	ldr	x8, [x11]
  405420:	mul	x12, x8, x9
  405424:	umulh	x9, x8, x9
  405428:	cmp	x9, #0x0
  40542c:	csel	x0, x10, x12, ne  // ne = any
  405430:	stur	x11, [x29, #-32]
  405434:	str	x8, [sp, #40]
  405438:	bl	401630 <_Znam@plt>
  40543c:	ldr	x8, [sp, #40]
  405440:	str	x0, [sp, #32]
  405444:	cbz	x8, 405490 <sqrt@plt+0x3ab0>
  405448:	mov	x8, #0x4                   	// #4
  40544c:	ldr	x9, [sp, #40]
  405450:	mul	x8, x8, x9
  405454:	ldr	x10, [sp, #32]
  405458:	add	x8, x10, x8
  40545c:	str	x8, [sp, #24]
  405460:	str	x10, [sp, #16]
  405464:	ldr	x8, [sp, #16]
  405468:	mov	x0, x8
  40546c:	str	x8, [sp, #8]
  405470:	bl	4081a0 <sqrt@plt+0x67c0>
  405474:	b	405478 <sqrt@plt+0x3a98>
  405478:	ldr	x8, [sp, #8]
  40547c:	add	x9, x8, #0x4
  405480:	ldr	x10, [sp, #24]
  405484:	cmp	x9, x10
  405488:	str	x9, [sp, #16]
  40548c:	b.ne	405464 <sqrt@plt+0x3a84>  // b.any
  405490:	ldr	x8, [sp, #32]
  405494:	ldur	x9, [x29, #-32]
  405498:	str	x8, [x9, #16]
  40549c:	ldp	x29, x30, [sp, #80]
  4054a0:	add	sp, sp, #0x60
  4054a4:	ret
  4054a8:	stur	x0, [x29, #-16]
  4054ac:	stur	w1, [x29, #-20]
  4054b0:	ldr	x0, [sp, #32]
  4054b4:	bl	401860 <_ZdaPv@plt>
  4054b8:	ldur	x0, [x29, #-16]
  4054bc:	bl	401970 <_Unwind_Resume@plt>
  4054c0:	sub	sp, sp, #0x20
  4054c4:	stp	x29, x30, [sp, #16]
  4054c8:	add	x29, sp, #0x10
  4054cc:	str	x0, [sp, #8]
  4054d0:	ldr	x8, [sp, #8]
  4054d4:	ldr	x8, [x8, #16]
  4054d8:	str	x8, [sp]
  4054dc:	cbz	x8, 4054e8 <sqrt@plt+0x3b08>
  4054e0:	ldr	x0, [sp]
  4054e4:	bl	401860 <_ZdaPv@plt>
  4054e8:	ldp	x29, x30, [sp, #16]
  4054ec:	add	sp, sp, #0x20
  4054f0:	ret
  4054f4:	sub	sp, sp, #0x80
  4054f8:	stp	x29, x30, [sp, #112]
  4054fc:	add	x29, sp, #0x70
  405500:	stur	w1, [x29, #-4]
  405504:	stur	x0, [x29, #-16]
  405508:	ldur	x8, [x29, #-16]
  40550c:	ldr	x9, [x8, #8]
  405510:	ldr	x10, [x8]
  405514:	cmp	x9, x10
  405518:	str	x8, [sp, #56]
  40551c:	b.cc	40562c <sqrt@plt+0x3c4c>  // b.lo, b.ul, b.last
  405520:	ldr	x8, [sp, #56]
  405524:	ldr	x9, [x8, #16]
  405528:	stur	x9, [x29, #-24]
  40552c:	ldr	x9, [x8]
  405530:	mov	x10, #0x2                   	// #2
  405534:	mul	x9, x9, x10
  405538:	str	x9, [x8]
  40553c:	ldr	x9, [x8]
  405540:	mov	x10, #0x4                   	// #4
  405544:	mul	x11, x9, x10
  405548:	umulh	x10, x9, x10
  40554c:	mov	x12, #0xffffffffffffffff    	// #-1
  405550:	cmp	x10, #0x0
  405554:	csel	x0, x12, x11, ne  // ne = any
  405558:	str	x9, [sp, #48]
  40555c:	bl	401630 <_Znam@plt>
  405560:	ldr	x8, [sp, #48]
  405564:	str	x0, [sp, #40]
  405568:	cbz	x8, 4055b4 <sqrt@plt+0x3bd4>
  40556c:	mov	x8, #0x4                   	// #4
  405570:	ldr	x9, [sp, #48]
  405574:	mul	x8, x8, x9
  405578:	ldr	x10, [sp, #40]
  40557c:	add	x8, x10, x8
  405580:	str	x8, [sp, #32]
  405584:	str	x10, [sp, #24]
  405588:	ldr	x8, [sp, #24]
  40558c:	mov	x0, x8
  405590:	str	x8, [sp, #16]
  405594:	bl	4081a0 <sqrt@plt+0x67c0>
  405598:	b	40559c <sqrt@plt+0x3bbc>
  40559c:	ldr	x8, [sp, #16]
  4055a0:	add	x9, x8, #0x4
  4055a4:	ldr	x10, [sp, #32]
  4055a8:	cmp	x9, x10
  4055ac:	str	x9, [sp, #24]
  4055b0:	b.ne	405588 <sqrt@plt+0x3ba8>  // b.any
  4055b4:	ldr	x8, [sp, #40]
  4055b8:	ldr	x9, [sp, #56]
  4055bc:	str	x8, [x9, #16]
  4055c0:	stur	xzr, [x29, #-48]
  4055c4:	ldur	x8, [x29, #-48]
  4055c8:	ldr	x9, [sp, #56]
  4055cc:	ldr	x10, [x9, #8]
  4055d0:	cmp	x8, x10
  4055d4:	b.cs	405618 <sqrt@plt+0x3c38>  // b.hs, b.nlast
  4055d8:	ldur	x8, [x29, #-24]
  4055dc:	ldur	x9, [x29, #-48]
  4055e0:	ldr	x10, [sp, #56]
  4055e4:	ldr	x11, [x10, #16]
  4055e8:	ldur	x12, [x29, #-48]
  4055ec:	ldr	w13, [x8, x9, lsl #2]
  4055f0:	str	w13, [x11, x12, lsl #2]
  4055f4:	ldur	x8, [x29, #-48]
  4055f8:	add	x8, x8, #0x1
  4055fc:	stur	x8, [x29, #-48]
  405600:	b	4055c4 <sqrt@plt+0x3be4>
  405604:	stur	x0, [x29, #-32]
  405608:	stur	w1, [x29, #-36]
  40560c:	ldr	x0, [sp, #40]
  405610:	bl	401860 <_ZdaPv@plt>
  405614:	b	405658 <sqrt@plt+0x3c78>
  405618:	ldur	x8, [x29, #-24]
  40561c:	str	x8, [sp, #8]
  405620:	cbz	x8, 40562c <sqrt@plt+0x3c4c>
  405624:	ldr	x0, [sp, #8]
  405628:	bl	401860 <_ZdaPv@plt>
  40562c:	ldr	x8, [sp, #56]
  405630:	ldr	x9, [x8, #16]
  405634:	ldr	x10, [x8, #8]
  405638:	ldur	w11, [x29, #-4]
  40563c:	str	w11, [x9, x10, lsl #2]
  405640:	ldr	x9, [x8, #8]
  405644:	add	x9, x9, #0x1
  405648:	str	x9, [x8, #8]
  40564c:	ldp	x29, x30, [sp, #112]
  405650:	add	sp, sp, #0x80
  405654:	ret
  405658:	ldur	x0, [x29, #-32]
  40565c:	bl	401970 <_Unwind_Resume@plt>
  405660:	sub	sp, sp, #0x30
  405664:	stp	x29, x30, [sp, #32]
  405668:	add	x29, sp, #0x20
  40566c:	stur	x0, [x29, #-8]
  405670:	ldur	x8, [x29, #-8]
  405674:	ldr	x9, [x8, #8]
  405678:	add	x0, x9, #0x1
  40567c:	str	x8, [sp]
  405680:	bl	401630 <_Znam@plt>
  405684:	str	x0, [sp, #16]
  405688:	str	xzr, [sp, #8]
  40568c:	ldr	x8, [sp, #8]
  405690:	ldr	x9, [sp]
  405694:	ldr	x10, [x9, #8]
  405698:	cmp	x8, x10
  40569c:	b.cs	4056dc <sqrt@plt+0x3cfc>  // b.hs, b.nlast
  4056a0:	ldr	x8, [sp]
  4056a4:	ldr	x9, [x8, #16]
  4056a8:	ldr	x10, [sp, #8]
  4056ac:	mov	x11, #0x4                   	// #4
  4056b0:	mul	x10, x11, x10
  4056b4:	add	x0, x9, x10
  4056b8:	bl	4081b8 <sqrt@plt+0x67d8>
  4056bc:	ldr	x8, [sp, #16]
  4056c0:	ldr	x9, [sp, #8]
  4056c4:	add	x8, x8, x9
  4056c8:	strb	w0, [x8]
  4056cc:	ldr	x8, [sp, #8]
  4056d0:	add	x8, x8, #0x1
  4056d4:	str	x8, [sp, #8]
  4056d8:	b	40568c <sqrt@plt+0x3cac>
  4056dc:	ldr	x8, [sp, #16]
  4056e0:	ldr	x9, [sp]
  4056e4:	ldr	x10, [x9, #8]
  4056e8:	add	x8, x8, x10
  4056ec:	mov	w11, #0x0                   	// #0
  4056f0:	strb	w11, [x8]
  4056f4:	ldr	x0, [sp, #16]
  4056f8:	ldp	x29, x30, [sp, #32]
  4056fc:	add	sp, sp, #0x30
  405700:	ret
  405704:	sub	sp, sp, #0x10
  405708:	str	x0, [sp, #8]
  40570c:	ldr	x8, [sp, #8]
  405710:	str	xzr, [x8, #8]
  405714:	add	sp, sp, #0x10
  405718:	ret
  40571c:	sub	sp, sp, #0x10
  405720:	mov	w8, #0x3e8                 	// #1000
  405724:	mov	w9, #0x10000               	// #65536
  405728:	str	w0, [sp, #12]
  40572c:	ldr	w10, [sp, #12]
  405730:	subs	w10, w8, w10
  405734:	mul	w9, w10, w9
  405738:	udiv	w0, w9, w8
  40573c:	add	sp, sp, #0x10
  405740:	ret
  405744:	sub	sp, sp, #0x30
  405748:	stp	x29, x30, [sp, #32]
  40574c:	add	x29, sp, #0x20
  405750:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  405754:	add	x8, x8, #0xf40
  405758:	ldr	x9, [x8]
  40575c:	ldr	x9, [x9, #24]
  405760:	stur	x8, [x29, #-8]
  405764:	str	x9, [sp, #16]
  405768:	cbz	x9, 40577c <sqrt@plt+0x3d9c>
  40576c:	ldr	x0, [sp, #16]
  405770:	bl	409258 <sqrt@plt+0x7878>
  405774:	ldr	x0, [sp, #16]
  405778:	bl	413acc <_ZdlPv@@Base>
  40577c:	ldur	x8, [x29, #-8]
  405780:	ldr	x9, [x8]
  405784:	ldr	x9, [x9, #32]
  405788:	str	x9, [sp, #8]
  40578c:	cbz	x9, 4057a0 <sqrt@plt+0x3dc0>
  405790:	ldr	x0, [sp, #8]
  405794:	bl	409258 <sqrt@plt+0x7878>
  405798:	ldr	x0, [sp, #8]
  40579c:	bl	413acc <_ZdlPv@@Base>
  4057a0:	ldur	x8, [x29, #-8]
  4057a4:	ldr	x9, [x8]
  4057a8:	str	x9, [sp]
  4057ac:	cbz	x9, 4057b8 <sqrt@plt+0x3dd8>
  4057b0:	ldr	x0, [sp]
  4057b4:	bl	413acc <_ZdlPv@@Base>
  4057b8:	mov	x8, xzr
  4057bc:	ldur	x9, [x29, #-8]
  4057c0:	str	x8, [x9]
  4057c4:	ldp	x29, x30, [sp, #32]
  4057c8:	add	sp, sp, #0x30
  4057cc:	ret
  4057d0:	sub	sp, sp, #0x40
  4057d4:	stp	x29, x30, [sp, #48]
  4057d8:	add	x29, sp, #0x30
  4057dc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  4057e0:	add	x8, x8, #0x57
  4057e4:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4057e8:	add	x9, x9, #0xa80
  4057ec:	add	x10, sp, #0x18
  4057f0:	sturb	w0, [x29, #-1]
  4057f4:	ldurb	w1, [x29, #-1]
  4057f8:	mov	x0, x10
  4057fc:	str	x8, [sp, #16]
  405800:	str	x9, [sp, #8]
  405804:	str	x10, [sp]
  405808:	bl	40a9d0 <sqrt@plt+0x8ff0>
  40580c:	ldr	x0, [sp, #16]
  405810:	ldr	x1, [sp]
  405814:	ldr	x2, [sp, #8]
  405818:	ldr	x3, [sp, #8]
  40581c:	bl	40ade0 <sqrt@plt+0x9400>
  405820:	ldp	x29, x30, [sp, #48]
  405824:	add	sp, sp, #0x40
  405828:	ret
  40582c:	sub	sp, sp, #0x20
  405830:	stp	x29, x30, [sp, #16]
  405834:	add	x29, sp, #0x10
  405838:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40583c:	add	x8, x8, #0xa80
  405840:	str	x8, [sp]
  405844:	bl	405894 <sqrt@plt+0x3eb4>
  405848:	stur	w0, [x29, #-4]
  40584c:	ldur	w9, [x29, #-4]
  405850:	cmp	w9, #0x0
  405854:	cset	w9, lt  // lt = tstop
  405858:	tbnz	w9, #0, 405868 <sqrt@plt+0x3e88>
  40585c:	ldur	w8, [x29, #-4]
  405860:	cmp	w8, #0x10, lsl #12
  405864:	b.le	405884 <sqrt@plt+0x3ea4>
  405868:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40586c:	add	x0, x0, #0x85
  405870:	ldr	x1, [sp]
  405874:	ldr	x2, [sp]
  405878:	ldr	x3, [sp]
  40587c:	bl	40acf0 <sqrt@plt+0x9310>
  405880:	stur	wzr, [x29, #-4]
  405884:	ldur	w0, [x29, #-4]
  405888:	ldp	x29, x30, [sp, #16]
  40588c:	add	sp, sp, #0x20
  405890:	ret
  405894:	sub	sp, sp, #0xb0
  405898:	stp	x29, x30, [sp, #160]
  40589c:	add	x29, sp, #0xa0
  4058a0:	adrp	x8, 405000 <sqrt@plt+0x3620>
  4058a4:	add	x8, x8, #0x3f4
  4058a8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4058ac:	add	x9, x9, #0xa80
  4058b0:	sub	x0, x29, #0x18
  4058b4:	str	x9, [sp, #72]
  4058b8:	blr	x8
  4058bc:	bl	4062ac <sqrt@plt+0x48cc>
  4058c0:	str	x0, [sp, #64]
  4058c4:	b	4058c8 <sqrt@plt+0x3ee8>
  4058c8:	ldr	x8, [sp, #64]
  4058cc:	sub	x0, x29, #0x1c
  4058d0:	stur	w8, [x29, #-28]
  4058d4:	bl	408218 <sqrt@plt+0x6838>
  4058d8:	str	w0, [sp, #60]
  4058dc:	b	4058e0 <sqrt@plt+0x3f00>
  4058e0:	ldr	w8, [sp, #60]
  4058e4:	cmp	w8, #0x2d
  4058e8:	b.ne	405944 <sqrt@plt+0x3f64>  // b.any
  4058ec:	ldur	w8, [x29, #-28]
  4058f0:	stur	w8, [x29, #-48]
  4058f4:	ldur	w8, [x29, #-48]
  4058f8:	mov	w1, w8
  4058fc:	sub	x0, x29, #0x18
  405900:	bl	4054f4 <sqrt@plt+0x3b14>
  405904:	b	405908 <sqrt@plt+0x3f28>
  405908:	bl	408230 <sqrt@plt+0x6850>
  40590c:	str	x0, [sp, #48]
  405910:	b	405914 <sqrt@plt+0x3f34>
  405914:	ldr	x8, [sp, #48]
  405918:	stur	w8, [x29, #-52]
  40591c:	ldur	w8, [x29, #-52]
  405920:	stur	w8, [x29, #-28]
  405924:	b	405944 <sqrt@plt+0x3f64>
  405928:	stur	x0, [x29, #-40]
  40592c:	stur	w1, [x29, #-44]
  405930:	sub	x0, x29, #0x18
  405934:	adrp	x8, 405000 <sqrt@plt+0x3620>
  405938:	add	x8, x8, #0x4c0
  40593c:	blr	x8
  405940:	b	405aac <sqrt@plt+0x40cc>
  405944:	sub	x0, x29, #0x1c
  405948:	bl	408218 <sqrt@plt+0x6838>
  40594c:	str	w0, [sp, #44]
  405950:	b	405954 <sqrt@plt+0x3f74>
  405954:	ldr	w0, [sp, #44]
  405958:	bl	4018c0 <isdigit@plt>
  40595c:	cbnz	w0, 40597c <sqrt@plt+0x3f9c>
  405960:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405964:	add	x0, x0, #0x11d
  405968:	ldr	x1, [sp, #72]
  40596c:	ldr	x2, [sp, #72]
  405970:	ldr	x3, [sp, #72]
  405974:	bl	40ade0 <sqrt@plt+0x9400>
  405978:	b	40597c <sqrt@plt+0x3f9c>
  40597c:	sub	x0, x29, #0x1c
  405980:	bl	408218 <sqrt@plt+0x6838>
  405984:	str	w0, [sp, #40]
  405988:	b	40598c <sqrt@plt+0x3fac>
  40598c:	ldr	w0, [sp, #40]
  405990:	bl	4018c0 <isdigit@plt>
  405994:	cbz	w0, 4059d4 <sqrt@plt+0x3ff4>
  405998:	ldur	w8, [x29, #-28]
  40599c:	stur	w8, [x29, #-56]
  4059a0:	ldur	w8, [x29, #-56]
  4059a4:	mov	w1, w8
  4059a8:	sub	x0, x29, #0x18
  4059ac:	bl	4054f4 <sqrt@plt+0x3b14>
  4059b0:	b	4059b4 <sqrt@plt+0x3fd4>
  4059b4:	bl	408230 <sqrt@plt+0x6850>
  4059b8:	str	x0, [sp, #32]
  4059bc:	b	4059c0 <sqrt@plt+0x3fe0>
  4059c0:	ldr	x8, [sp, #32]
  4059c4:	stur	w8, [x29, #-60]
  4059c8:	ldur	w8, [x29, #-60]
  4059cc:	stur	w8, [x29, #-28]
  4059d0:	b	40597c <sqrt@plt+0x3f9c>
  4059d4:	ldur	w8, [x29, #-28]
  4059d8:	stur	w8, [x29, #-64]
  4059dc:	ldur	w8, [x29, #-64]
  4059e0:	mov	w0, w8
  4059e4:	bl	4082a0 <sqrt@plt+0x68c0>
  4059e8:	b	4059ec <sqrt@plt+0x400c>
  4059ec:	sub	x0, x29, #0x18
  4059f0:	bl	405660 <sqrt@plt+0x3c80>
  4059f4:	str	x0, [sp, #24]
  4059f8:	b	4059fc <sqrt@plt+0x401c>
  4059fc:	ldr	x8, [sp, #24]
  405a00:	stur	x8, [x29, #-72]
  405a04:	bl	401870 <__errno_location@plt>
  405a08:	str	wzr, [x0]
  405a0c:	ldur	x0, [x29, #-72]
  405a10:	mov	x8, xzr
  405a14:	mov	x1, x8
  405a18:	mov	w2, #0xa                   	// #10
  405a1c:	bl	401700 <strtol@plt>
  405a20:	str	x0, [sp, #80]
  405a24:	bl	401870 <__errno_location@plt>
  405a28:	ldr	w9, [x0]
  405a2c:	cbnz	w9, 405a50 <sqrt@plt+0x4070>
  405a30:	ldr	x8, [sp, #80]
  405a34:	mov	x9, #0x7fffffff            	// #2147483647
  405a38:	cmp	x8, x9
  405a3c:	b.gt	405a50 <sqrt@plt+0x4070>
  405a40:	ldr	x8, [sp, #80]
  405a44:	mov	x9, #0xffffffff80000001    	// #-2147483647
  405a48:	cmp	x8, x9
  405a4c:	b.ge	405a70 <sqrt@plt+0x4090>  // b.tcont
  405a50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405a54:	add	x0, x0, #0x137
  405a58:	ldr	x1, [sp, #72]
  405a5c:	ldr	x2, [sp, #72]
  405a60:	ldr	x3, [sp, #72]
  405a64:	bl	40acf0 <sqrt@plt+0x9310>
  405a68:	b	405a6c <sqrt@plt+0x408c>
  405a6c:	str	xzr, [sp, #80]
  405a70:	ldur	x8, [x29, #-72]
  405a74:	str	x8, [sp, #16]
  405a78:	cbz	x8, 405a84 <sqrt@plt+0x40a4>
  405a7c:	ldr	x0, [sp, #16]
  405a80:	bl	401860 <_ZdaPv@plt>
  405a84:	ldr	x8, [sp, #80]
  405a88:	sub	x0, x29, #0x18
  405a8c:	adrp	x9, 405000 <sqrt@plt+0x3620>
  405a90:	add	x9, x9, #0x4c0
  405a94:	str	w8, [sp, #12]
  405a98:	blr	x9
  405a9c:	ldr	w0, [sp, #12]
  405aa0:	ldp	x29, x30, [sp, #160]
  405aa4:	add	sp, sp, #0xb0
  405aa8:	ret
  405aac:	ldur	x0, [x29, #-40]
  405ab0:	bl	401970 <_Unwind_Resume@plt>
  405ab4:	sub	sp, sp, #0x60
  405ab8:	stp	x29, x30, [sp, #80]
  405abc:	add	x29, sp, #0x50
  405ac0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  405ac4:	add	x8, x8, #0xa80
  405ac8:	stur	x0, [x29, #-8]
  405acc:	ldur	x9, [x29, #-8]
  405ad0:	cmp	x9, #0x0
  405ad4:	cset	w10, hi  // hi = pmore
  405ad8:	str	x8, [sp, #32]
  405adc:	tbnz	w10, #0, 405af8 <sqrt@plt+0x4118>
  405ae0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405ae4:	add	x0, x0, #0xab
  405ae8:	ldr	x1, [sp, #32]
  405aec:	ldr	x2, [sp, #32]
  405af0:	ldr	x3, [sp, #32]
  405af4:	bl	40ade0 <sqrt@plt+0x9400>
  405af8:	mov	x0, #0x18                  	// #24
  405afc:	bl	4139f4 <_Znwm@@Base>
  405b00:	ldur	x1, [x29, #-8]
  405b04:	str	x0, [sp, #24]
  405b08:	adrp	x8, 405000 <sqrt@plt+0x3620>
  405b0c:	add	x8, x8, #0x238
  405b10:	blr	x8
  405b14:	b	405b18 <sqrt@plt+0x4138>
  405b18:	ldr	x8, [sp, #24]
  405b1c:	stur	x8, [x29, #-16]
  405b20:	str	xzr, [sp, #40]
  405b24:	ldr	x8, [sp, #40]
  405b28:	ldur	x9, [x29, #-8]
  405b2c:	cmp	x8, x9
  405b30:	b.cs	405b78 <sqrt@plt+0x4198>  // b.hs, b.nlast
  405b34:	ldur	x0, [x29, #-16]
  405b38:	str	x0, [sp, #16]
  405b3c:	bl	405894 <sqrt@plt+0x3eb4>
  405b40:	ldr	x8, [sp, #16]
  405b44:	str	w0, [sp, #12]
  405b48:	mov	x0, x8
  405b4c:	ldr	w1, [sp, #12]
  405b50:	bl	405300 <sqrt@plt+0x3920>
  405b54:	ldr	x8, [sp, #40]
  405b58:	add	x8, x8, #0x1
  405b5c:	str	x8, [sp, #40]
  405b60:	b	405b24 <sqrt@plt+0x4144>
  405b64:	stur	x0, [x29, #-24]
  405b68:	stur	w1, [x29, #-28]
  405b6c:	ldr	x0, [sp, #24]
  405b70:	bl	413acc <_ZdlPv@@Base>
  405b74:	b	405b8c <sqrt@plt+0x41ac>
  405b78:	bl	405b94 <sqrt@plt+0x41b4>
  405b7c:	ldur	x0, [x29, #-16]
  405b80:	ldp	x29, x30, [sp, #80]
  405b84:	add	sp, sp, #0x60
  405b88:	ret
  405b8c:	ldur	x0, [x29, #-24]
  405b90:	bl	401970 <_Unwind_Resume@plt>
  405b94:	stp	x29, x30, [sp, #-16]!
  405b98:	mov	x29, sp
  405b9c:	bl	406aa0 <sqrt@plt+0x50c0>
  405ba0:	ldp	x29, x30, [sp], #16
  405ba4:	ret
  405ba8:	sub	sp, sp, #0x70
  405bac:	stp	x29, x30, [sp, #96]
  405bb0:	add	x29, sp, #0x60
  405bb4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  405bb8:	add	x8, x8, #0xa80
  405bbc:	stur	x0, [x29, #-8]
  405bc0:	ldur	x9, [x29, #-8]
  405bc4:	cmp	x9, #0x0
  405bc8:	cset	w10, hi  // hi = pmore
  405bcc:	str	x8, [sp, #40]
  405bd0:	tbnz	w10, #0, 405bec <sqrt@plt+0x420c>
  405bd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405bd8:	add	x0, x0, #0xab
  405bdc:	ldr	x1, [sp, #40]
  405be0:	ldr	x2, [sp, #40]
  405be4:	ldr	x3, [sp, #40]
  405be8:	bl	40ade0 <sqrt@plt+0x9400>
  405bec:	mov	x0, #0x18                  	// #24
  405bf0:	bl	4139f4 <_Znwm@@Base>
  405bf4:	ldur	x1, [x29, #-8]
  405bf8:	str	x0, [sp, #32]
  405bfc:	adrp	x8, 405000 <sqrt@plt+0x3620>
  405c00:	add	x8, x8, #0x238
  405c04:	blr	x8
  405c08:	b	405c0c <sqrt@plt+0x422c>
  405c0c:	ldr	x8, [sp, #32]
  405c10:	stur	x8, [x29, #-16]
  405c14:	stur	xzr, [x29, #-40]
  405c18:	ldur	x8, [x29, #-40]
  405c1c:	ldur	x9, [x29, #-8]
  405c20:	cmp	x8, x9
  405c24:	b.cs	405c6c <sqrt@plt+0x428c>  // b.hs, b.nlast
  405c28:	ldur	x0, [x29, #-16]
  405c2c:	str	x0, [sp, #24]
  405c30:	bl	405894 <sqrt@plt+0x3eb4>
  405c34:	ldr	x8, [sp, #24]
  405c38:	str	w0, [sp, #20]
  405c3c:	mov	x0, x8
  405c40:	ldr	w1, [sp, #20]
  405c44:	bl	405300 <sqrt@plt+0x3920>
  405c48:	ldur	x8, [x29, #-40]
  405c4c:	add	x8, x8, #0x1
  405c50:	stur	x8, [x29, #-40]
  405c54:	b	405c18 <sqrt@plt+0x4238>
  405c58:	stur	x0, [x29, #-24]
  405c5c:	stur	w1, [x29, #-28]
  405c60:	ldr	x0, [sp, #32]
  405c64:	bl	413acc <_ZdlPv@@Base>
  405c68:	b	405ce8 <sqrt@plt+0x4308>
  405c6c:	ldur	x8, [x29, #-8]
  405c70:	mov	w0, w8
  405c74:	bl	4081d4 <sqrt@plt+0x67f4>
  405c78:	tbnz	w0, #0, 405c80 <sqrt@plt+0x42a0>
  405c7c:	b	405cd4 <sqrt@plt+0x42f4>
  405c80:	bl	405cf0 <sqrt@plt+0x4310>
  405c84:	str	x0, [sp, #48]
  405c88:	ldr	x0, [sp, #48]
  405c8c:	bl	408200 <sqrt@plt+0x6820>
  405c90:	cmp	x0, #0x1
  405c94:	b.ls	405cb0 <sqrt@plt+0x42d0>  // b.plast
  405c98:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405c9c:	add	x0, x0, #0xd5
  405ca0:	ldr	x1, [sp, #40]
  405ca4:	ldr	x2, [sp, #40]
  405ca8:	ldr	x3, [sp, #40]
  405cac:	bl	40acf0 <sqrt@plt+0x9310>
  405cb0:	ldr	x8, [sp, #48]
  405cb4:	str	x8, [sp, #8]
  405cb8:	cbz	x8, 405cd4 <sqrt@plt+0x42f4>
  405cbc:	ldr	x0, [sp, #8]
  405cc0:	adrp	x8, 405000 <sqrt@plt+0x3620>
  405cc4:	add	x8, x8, #0x2cc
  405cc8:	blr	x8
  405ccc:	ldr	x0, [sp, #8]
  405cd0:	bl	413acc <_ZdlPv@@Base>
  405cd4:	bl	405b94 <sqrt@plt+0x41b4>
  405cd8:	ldur	x0, [x29, #-16]
  405cdc:	ldp	x29, x30, [sp, #96]
  405ce0:	add	sp, sp, #0x70
  405ce4:	ret
  405ce8:	ldur	x0, [x29, #-24]
  405cec:	bl	401970 <_Unwind_Resume@plt>
  405cf0:	sub	sp, sp, #0x100
  405cf4:	stp	x29, x30, [sp, #240]
  405cf8:	add	x29, sp, #0xf0
  405cfc:	mov	w8, #0x0                   	// #0
  405d00:	adrp	x9, 405000 <sqrt@plt+0x3620>
  405d04:	add	x9, x9, #0x3f4
  405d08:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  405d0c:	add	x10, x10, #0xa80
  405d10:	sub	x0, x29, #0x20
  405d14:	sturb	w8, [x29, #-1]
  405d18:	str	x10, [sp, #112]
  405d1c:	blr	x9
  405d20:	bl	408230 <sqrt@plt+0x6850>
  405d24:	str	x0, [sp, #104]
  405d28:	b	405d2c <sqrt@plt+0x434c>
  405d2c:	ldr	x8, [sp, #104]
  405d30:	stur	w8, [x29, #-36]
  405d34:	mov	x0, #0x18                  	// #24
  405d38:	bl	4139f4 <_Znwm@@Base>
  405d3c:	str	x0, [sp, #96]
  405d40:	b	405d44 <sqrt@plt+0x4364>
  405d44:	ldr	x0, [sp, #96]
  405d48:	adrp	x8, 405000 <sqrt@plt+0x3620>
  405d4c:	add	x8, x8, #0x1e4
  405d50:	blr	x8
  405d54:	b	405d58 <sqrt@plt+0x4378>
  405d58:	ldr	x8, [sp, #96]
  405d5c:	stur	x8, [x29, #-64]
  405d60:	ldurb	w8, [x29, #-1]
  405d64:	eor	w8, w8, #0x1
  405d68:	tbnz	w8, #0, 405d70 <sqrt@plt+0x4390>
  405d6c:	b	406044 <sqrt@plt+0x4664>
  405d70:	sub	x0, x29, #0x20
  405d74:	bl	405704 <sqrt@plt+0x3d24>
  405d78:	b	405d7c <sqrt@plt+0x439c>
  405d7c:	ldur	w8, [x29, #-36]
  405d80:	stur	w8, [x29, #-68]
  405d84:	ldur	w8, [x29, #-68]
  405d88:	mov	w0, w8
  405d8c:	bl	408324 <sqrt@plt+0x6944>
  405d90:	str	w0, [sp, #92]
  405d94:	b	405d98 <sqrt@plt+0x43b8>
  405d98:	ldr	w8, [sp, #92]
  405d9c:	tbnz	w8, #0, 405da4 <sqrt@plt+0x43c4>
  405da0:	b	405de4 <sqrt@plt+0x4404>
  405da4:	bl	408230 <sqrt@plt+0x6850>
  405da8:	str	x0, [sp, #80]
  405dac:	b	405db0 <sqrt@plt+0x43d0>
  405db0:	ldr	x8, [sp, #80]
  405db4:	stur	w8, [x29, #-72]
  405db8:	ldur	w8, [x29, #-72]
  405dbc:	stur	w8, [x29, #-36]
  405dc0:	b	405d7c <sqrt@plt+0x439c>
  405dc4:	stur	x0, [x29, #-48]
  405dc8:	stur	w1, [x29, #-52]
  405dcc:	b	406070 <sqrt@plt+0x4690>
  405dd0:	stur	x0, [x29, #-48]
  405dd4:	stur	w1, [x29, #-52]
  405dd8:	ldr	x0, [sp, #96]
  405ddc:	bl	413acc <_ZdlPv@@Base>
  405de0:	b	406070 <sqrt@plt+0x4690>
  405de4:	sub	x0, x29, #0x24
  405de8:	mov	w1, #0x2d                  	// #45
  405dec:	bl	4083ac <sqrt@plt+0x69cc>
  405df0:	str	w0, [sp, #76]
  405df4:	b	405df8 <sqrt@plt+0x4418>
  405df8:	ldr	w8, [sp, #76]
  405dfc:	tbnz	w8, #0, 405e04 <sqrt@plt+0x4424>
  405e00:	b	405e74 <sqrt@plt+0x4494>
  405e04:	bl	408230 <sqrt@plt+0x6850>
  405e08:	str	x0, [sp, #64]
  405e0c:	b	405e10 <sqrt@plt+0x4430>
  405e10:	ldr	x8, [sp, #64]
  405e14:	sub	x0, x29, #0x4c
  405e18:	stur	w8, [x29, #-76]
  405e1c:	bl	408218 <sqrt@plt+0x6838>
  405e20:	str	w0, [sp, #60]
  405e24:	b	405e28 <sqrt@plt+0x4448>
  405e28:	ldr	w0, [sp, #60]
  405e2c:	bl	4018c0 <isdigit@plt>
  405e30:	cbz	w0, 405e5c <sqrt@plt+0x447c>
  405e34:	ldur	w8, [x29, #-36]
  405e38:	stur	w8, [x29, #-80]
  405e3c:	ldur	w8, [x29, #-80]
  405e40:	mov	w1, w8
  405e44:	sub	x0, x29, #0x20
  405e48:	bl	4054f4 <sqrt@plt+0x3b14>
  405e4c:	b	405e50 <sqrt@plt+0x4470>
  405e50:	ldur	w8, [x29, #-76]
  405e54:	stur	w8, [x29, #-36]
  405e58:	b	405e74 <sqrt@plt+0x4494>
  405e5c:	ldur	w8, [x29, #-76]
  405e60:	stur	w8, [x29, #-84]
  405e64:	ldur	w8, [x29, #-84]
  405e68:	mov	w0, w8
  405e6c:	bl	4082a0 <sqrt@plt+0x68c0>
  405e70:	b	405e74 <sqrt@plt+0x4494>
  405e74:	sub	x0, x29, #0x24
  405e78:	bl	408218 <sqrt@plt+0x6838>
  405e7c:	str	w0, [sp, #56]
  405e80:	b	405e84 <sqrt@plt+0x44a4>
  405e84:	ldr	w0, [sp, #56]
  405e88:	bl	4018c0 <isdigit@plt>
  405e8c:	cbz	w0, 405ecc <sqrt@plt+0x44ec>
  405e90:	ldur	w8, [x29, #-36]
  405e94:	stur	w8, [x29, #-88]
  405e98:	ldur	w8, [x29, #-88]
  405e9c:	mov	w1, w8
  405ea0:	sub	x0, x29, #0x20
  405ea4:	bl	4054f4 <sqrt@plt+0x3b14>
  405ea8:	b	405eac <sqrt@plt+0x44cc>
  405eac:	bl	408230 <sqrt@plt+0x6850>
  405eb0:	str	x0, [sp, #48]
  405eb4:	b	405eb8 <sqrt@plt+0x44d8>
  405eb8:	ldr	x8, [sp, #48]
  405ebc:	stur	w8, [x29, #-92]
  405ec0:	ldur	w8, [x29, #-92]
  405ec4:	stur	w8, [x29, #-36]
  405ec8:	b	405e74 <sqrt@plt+0x4494>
  405ecc:	sub	x0, x29, #0x20
  405ed0:	bl	4083e0 <sqrt@plt+0x6a00>
  405ed4:	str	w0, [sp, #44]
  405ed8:	b	405edc <sqrt@plt+0x44fc>
  405edc:	ldr	w8, [sp, #44]
  405ee0:	tbnz	w8, #0, 405f90 <sqrt@plt+0x45b0>
  405ee4:	sub	x0, x29, #0x20
  405ee8:	bl	405660 <sqrt@plt+0x3c80>
  405eec:	str	x0, [sp, #32]
  405ef0:	b	405ef4 <sqrt@plt+0x4514>
  405ef4:	ldr	x8, [sp, #32]
  405ef8:	stur	x8, [x29, #-104]
  405efc:	bl	401870 <__errno_location@plt>
  405f00:	str	wzr, [x0]
  405f04:	ldur	x0, [x29, #-104]
  405f08:	mov	x8, xzr
  405f0c:	mov	x1, x8
  405f10:	mov	w2, #0xa                   	// #10
  405f14:	bl	401700 <strtol@plt>
  405f18:	stur	x0, [x29, #-112]
  405f1c:	bl	401870 <__errno_location@plt>
  405f20:	ldr	w9, [x0]
  405f24:	cbnz	w9, 405f48 <sqrt@plt+0x4568>
  405f28:	ldur	x8, [x29, #-112]
  405f2c:	mov	x9, #0x7fffffff            	// #2147483647
  405f30:	cmp	x8, x9
  405f34:	b.gt	405f48 <sqrt@plt+0x4568>
  405f38:	ldur	x8, [x29, #-112]
  405f3c:	mov	x9, #0xffffffff80000001    	// #-2147483647
  405f40:	cmp	x8, x9
  405f44:	b.ge	405f68 <sqrt@plt+0x4588>  // b.tcont
  405f48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  405f4c:	add	x0, x0, #0x152
  405f50:	ldr	x1, [sp, #112]
  405f54:	ldr	x2, [sp, #112]
  405f58:	ldr	x3, [sp, #112]
  405f5c:	bl	40acf0 <sqrt@plt+0x9310>
  405f60:	b	405f64 <sqrt@plt+0x4584>
  405f64:	stur	xzr, [x29, #-112]
  405f68:	ldur	x0, [x29, #-64]
  405f6c:	ldur	x8, [x29, #-112]
  405f70:	mov	w1, w8
  405f74:	bl	405300 <sqrt@plt+0x3920>
  405f78:	b	405f7c <sqrt@plt+0x459c>
  405f7c:	ldur	x8, [x29, #-104]
  405f80:	str	x8, [sp, #24]
  405f84:	cbz	x8, 405f90 <sqrt@plt+0x45b0>
  405f88:	ldr	x0, [sp, #24]
  405f8c:	bl	401860 <_ZdaPv@plt>
  405f90:	sub	x0, x29, #0x24
  405f94:	bl	408218 <sqrt@plt+0x6838>
  405f98:	str	w0, [sp, #20]
  405f9c:	b	405fa0 <sqrt@plt+0x45c0>
  405fa0:	ldr	w8, [sp, #20]
  405fa4:	add	w9, w8, #0x1
  405fa8:	mov	w10, w9
  405fac:	ubfx	x10, x10, #0, #32
  405fb0:	cmp	x10, #0x24
  405fb4:	str	x10, [sp, #8]
  405fb8:	b.hi	40601c <sqrt@plt+0x463c>  // b.pmore
  405fbc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  405fc0:	add	x8, x8, #0xb58
  405fc4:	ldr	x11, [sp, #8]
  405fc8:	ldrsw	x10, [x8, x11, lsl #2]
  405fcc:	add	x9, x8, x10
  405fd0:	br	x9
  405fd4:	bl	406350 <sqrt@plt+0x4970>
  405fd8:	b	405fdc <sqrt@plt+0x45fc>
  405fdc:	mov	w8, #0x1                   	// #1
  405fe0:	sturb	w8, [x29, #-1]
  405fe4:	b	406040 <sqrt@plt+0x4660>
  405fe8:	mov	w8, #0x1                   	// #1
  405fec:	sturb	w8, [x29, #-1]
  405ff0:	ldur	w8, [x29, #-36]
  405ff4:	stur	w8, [x29, #-116]
  405ff8:	ldur	w8, [x29, #-116]
  405ffc:	mov	w0, w8
  406000:	bl	4082a0 <sqrt@plt+0x68c0>
  406004:	b	406008 <sqrt@plt+0x4628>
  406008:	b	406040 <sqrt@plt+0x4660>
  40600c:	mov	w8, #0x1                   	// #1
  406010:	sturb	w8, [x29, #-1]
  406014:	b	406040 <sqrt@plt+0x4660>
  406018:	b	406040 <sqrt@plt+0x4660>
  40601c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  406020:	add	x0, x0, #0x11d
  406024:	ldr	x1, [sp, #112]
  406028:	ldr	x2, [sp, #112]
  40602c:	ldr	x3, [sp, #112]
  406030:	bl	40acf0 <sqrt@plt+0x9310>
  406034:	b	406038 <sqrt@plt+0x4658>
  406038:	mov	w8, #0x1                   	// #1
  40603c:	sturb	w8, [x29, #-1]
  406040:	b	405d60 <sqrt@plt+0x4380>
  406044:	ldur	x0, [x29, #-64]
  406048:	sub	x8, x29, #0x20
  40604c:	str	x0, [sp]
  406050:	mov	x0, x8
  406054:	adrp	x8, 405000 <sqrt@plt+0x3620>
  406058:	add	x8, x8, #0x4c0
  40605c:	blr	x8
  406060:	ldr	x0, [sp]
  406064:	ldp	x29, x30, [sp, #240]
  406068:	add	sp, sp, #0x100
  40606c:	ret
  406070:	sub	x0, x29, #0x20
  406074:	adrp	x8, 405000 <sqrt@plt+0x3620>
  406078:	add	x8, x8, #0x4c0
  40607c:	blr	x8
  406080:	ldur	x0, [x29, #-48]
  406084:	bl	401970 <_Unwind_Resume@plt>
  406088:	sub	sp, sp, #0x30
  40608c:	stp	x29, x30, [sp, #32]
  406090:	add	x29, sp, #0x20
  406094:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  406098:	add	x8, x8, #0xa80
  40609c:	str	x8, [sp, #8]
  4060a0:	bl	405cf0 <sqrt@plt+0x4310>
  4060a4:	stur	x0, [x29, #-8]
  4060a8:	ldur	x0, [x29, #-8]
  4060ac:	bl	408200 <sqrt@plt+0x6820>
  4060b0:	str	x0, [sp, #16]
  4060b4:	ldr	x8, [sp, #16]
  4060b8:	cmp	x8, #0x0
  4060bc:	cset	w9, hi  // hi = pmore
  4060c0:	tbnz	w9, #0, 4060dc <sqrt@plt+0x46fc>
  4060c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4060c8:	add	x0, x0, #0xe8
  4060cc:	ldr	x1, [sp, #8]
  4060d0:	ldr	x2, [sp, #8]
  4060d4:	ldr	x3, [sp, #8]
  4060d8:	bl	40acf0 <sqrt@plt+0x9310>
  4060dc:	ldr	x8, [sp, #16]
  4060e0:	mov	w0, w8
  4060e4:	bl	4081d4 <sqrt@plt+0x67f4>
  4060e8:	tbnz	w0, #0, 4060f0 <sqrt@plt+0x4710>
  4060ec:	b	406108 <sqrt@plt+0x4728>
  4060f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4060f4:	add	x0, x0, #0xfb
  4060f8:	ldr	x1, [sp, #8]
  4060fc:	ldr	x2, [sp, #8]
  406100:	ldr	x3, [sp, #8]
  406104:	bl	40acf0 <sqrt@plt+0x9310>
  406108:	bl	405b94 <sqrt@plt+0x41b4>
  40610c:	ldur	x0, [x29, #-8]
  406110:	ldp	x29, x30, [sp, #32]
  406114:	add	sp, sp, #0x30
  406118:	ret
  40611c:	sub	sp, sp, #0x80
  406120:	stp	x29, x30, [sp, #112]
  406124:	add	x29, sp, #0x70
  406128:	adrp	x8, 405000 <sqrt@plt+0x3620>
  40612c:	add	x8, x8, #0x3f4
  406130:	sub	x0, x29, #0x18
  406134:	blr	x8
  406138:	bl	4062ac <sqrt@plt+0x48cc>
  40613c:	str	x0, [sp, #40]
  406140:	b	406144 <sqrt@plt+0x4764>
  406144:	ldr	x8, [sp, #40]
  406148:	stur	w8, [x29, #-28]
  40614c:	sub	x0, x29, #0x1c
  406150:	bl	408218 <sqrt@plt+0x6838>
  406154:	str	w0, [sp, #36]
  406158:	b	40615c <sqrt@plt+0x477c>
  40615c:	mov	w8, #0xffffffff            	// #-1
  406160:	ldr	w9, [sp, #36]
  406164:	cmp	w9, w8
  406168:	b.eq	406274 <sqrt@plt+0x4894>  // b.none
  40616c:	sub	x0, x29, #0x1c
  406170:	bl	408218 <sqrt@plt+0x6838>
  406174:	str	w0, [sp, #32]
  406178:	b	40617c <sqrt@plt+0x479c>
  40617c:	ldr	w8, [sp, #32]
  406180:	cmp	w8, #0xa
  406184:	b.ne	406238 <sqrt@plt+0x4858>  // b.any
  406188:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40618c:	add	x8, x8, #0xf18
  406190:	ldr	w9, [x8]
  406194:	add	w9, w9, #0x1
  406198:	str	w9, [x8]
  40619c:	bl	408230 <sqrt@plt+0x6850>
  4061a0:	str	x0, [sp, #24]
  4061a4:	b	4061a8 <sqrt@plt+0x47c8>
  4061a8:	ldr	x8, [sp, #24]
  4061ac:	stur	w8, [x29, #-48]
  4061b0:	ldur	w8, [x29, #-48]
  4061b4:	sub	x0, x29, #0x1c
  4061b8:	stur	w8, [x29, #-28]
  4061bc:	bl	408218 <sqrt@plt+0x6838>
  4061c0:	str	w0, [sp, #20]
  4061c4:	b	4061c8 <sqrt@plt+0x47e8>
  4061c8:	ldr	w8, [sp, #20]
  4061cc:	cmp	w8, #0x2b
  4061d0:	b.ne	406218 <sqrt@plt+0x4838>  // b.any
  4061d4:	sub	x0, x29, #0x34
  4061d8:	mov	w1, #0xa                   	// #10
  4061dc:	bl	408280 <sqrt@plt+0x68a0>
  4061e0:	b	4061e4 <sqrt@plt+0x4804>
  4061e4:	ldur	w8, [x29, #-52]
  4061e8:	mov	w1, w8
  4061ec:	sub	x0, x29, #0x18
  4061f0:	bl	4054f4 <sqrt@plt+0x3b14>
  4061f4:	b	4061f8 <sqrt@plt+0x4818>
  4061f8:	b	406234 <sqrt@plt+0x4854>
  4061fc:	stur	x0, [x29, #-40]
  406200:	stur	w1, [x29, #-44]
  406204:	sub	x0, x29, #0x18
  406208:	adrp	x8, 405000 <sqrt@plt+0x3620>
  40620c:	add	x8, x8, #0x4c0
  406210:	blr	x8
  406214:	b	4062a4 <sqrt@plt+0x48c4>
  406218:	ldur	w8, [x29, #-28]
  40621c:	str	w8, [sp, #56]
  406220:	ldr	w8, [sp, #56]
  406224:	mov	w0, w8
  406228:	bl	4082a0 <sqrt@plt+0x68c0>
  40622c:	b	406230 <sqrt@plt+0x4850>
  406230:	b	406274 <sqrt@plt+0x4894>
  406234:	b	406254 <sqrt@plt+0x4874>
  406238:	ldur	w8, [x29, #-28]
  40623c:	str	w8, [sp, #52]
  406240:	ldr	w8, [sp, #52]
  406244:	mov	w1, w8
  406248:	sub	x0, x29, #0x18
  40624c:	bl	4054f4 <sqrt@plt+0x3b14>
  406250:	b	406254 <sqrt@plt+0x4874>
  406254:	bl	408230 <sqrt@plt+0x6850>
  406258:	str	x0, [sp, #8]
  40625c:	b	406260 <sqrt@plt+0x4880>
  406260:	ldr	x8, [sp, #8]
  406264:	str	w8, [sp, #48]
  406268:	ldr	w8, [sp, #48]
  40626c:	stur	w8, [x29, #-28]
  406270:	b	40614c <sqrt@plt+0x476c>
  406274:	sub	x0, x29, #0x18
  406278:	bl	405660 <sqrt@plt+0x3c80>
  40627c:	str	x0, [sp]
  406280:	b	406284 <sqrt@plt+0x48a4>
  406284:	sub	x0, x29, #0x18
  406288:	adrp	x8, 405000 <sqrt@plt+0x3620>
  40628c:	add	x8, x8, #0x4c0
  406290:	blr	x8
  406294:	ldr	x0, [sp]
  406298:	ldp	x29, x30, [sp, #112]
  40629c:	add	sp, sp, #0x80
  4062a0:	ret
  4062a4:	ldur	x0, [x29, #-40]
  4062a8:	bl	401970 <_Unwind_Resume@plt>
  4062ac:	sub	sp, sp, #0x30
  4062b0:	stp	x29, x30, [sp, #32]
  4062b4:	add	x29, sp, #0x20
  4062b8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4062bc:	add	x8, x8, #0xa80
  4062c0:	sub	x0, x29, #0x4
  4062c4:	str	x8, [sp, #16]
  4062c8:	bl	4081a0 <sqrt@plt+0x67c0>
  4062cc:	bl	408230 <sqrt@plt+0x6850>
  4062d0:	stur	w0, [x29, #-8]
  4062d4:	ldur	w8, [x29, #-8]
  4062d8:	sub	x0, x29, #0x4
  4062dc:	stur	w8, [x29, #-4]
  4062e0:	bl	408218 <sqrt@plt+0x6838>
  4062e4:	add	w8, w0, #0x1
  4062e8:	mov	w9, w8
  4062ec:	ubfx	x9, x9, #0, #32
  4062f0:	cmp	x9, #0x21
  4062f4:	str	x9, [sp, #8]
  4062f8:	b.hi	406334 <sqrt@plt+0x4954>  // b.pmore
  4062fc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  406300:	add	x8, x8, #0xbec
  406304:	ldr	x11, [sp, #8]
  406308:	ldrsw	x10, [x8, x11, lsl #2]
  40630c:	add	x9, x8, x10
  406310:	br	x9
  406314:	b	406338 <sqrt@plt+0x4958>
  406318:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40631c:	add	x0, x0, #0x175
  406320:	ldr	x1, [sp, #16]
  406324:	ldr	x2, [sp, #16]
  406328:	ldr	x3, [sp, #16]
  40632c:	bl	40acf0 <sqrt@plt+0x9310>
  406330:	b	40633c <sqrt@plt+0x495c>
  406334:	b	40633c <sqrt@plt+0x495c>
  406338:	b	4062cc <sqrt@plt+0x48ec>
  40633c:	ldur	w8, [x29, #-4]
  406340:	mov	w0, w8
  406344:	ldp	x29, x30, [sp, #32]
  406348:	add	sp, sp, #0x30
  40634c:	ret
  406350:	sub	sp, sp, #0x20
  406354:	stp	x29, x30, [sp, #16]
  406358:	add	x29, sp, #0x10
  40635c:	bl	408230 <sqrt@plt+0x6850>
  406360:	stur	w0, [x29, #-4]
  406364:	sub	x0, x29, #0x4
  406368:	mov	w1, #0xa                   	// #10
  40636c:	bl	4083ac <sqrt@plt+0x69cc>
  406370:	tbnz	w0, #0, 406378 <sqrt@plt+0x4998>
  406374:	b	406390 <sqrt@plt+0x49b0>
  406378:	ldur	w8, [x29, #-4]
  40637c:	str	w8, [sp, #8]
  406380:	ldr	w8, [sp, #8]
  406384:	mov	w0, w8
  406388:	bl	4082a0 <sqrt@plt+0x68c0>
  40638c:	b	4063bc <sqrt@plt+0x49dc>
  406390:	sub	x0, x29, #0x4
  406394:	mov	w1, #0xffffffff            	// #-1
  406398:	bl	4084d0 <sqrt@plt+0x6af0>
  40639c:	tbnz	w0, #0, 4063a4 <sqrt@plt+0x49c4>
  4063a0:	b	4063a8 <sqrt@plt+0x49c8>
  4063a4:	b	4063bc <sqrt@plt+0x49dc>
  4063a8:	bl	408230 <sqrt@plt+0x6850>
  4063ac:	str	w0, [sp, #4]
  4063b0:	ldr	w8, [sp, #4]
  4063b4:	stur	w8, [x29, #-4]
  4063b8:	b	406364 <sqrt@plt+0x4984>
  4063bc:	ldp	x29, x30, [sp, #16]
  4063c0:	add	sp, sp, #0x20
  4063c4:	ret
  4063c8:	sub	sp, sp, #0x80
  4063cc:	stp	x29, x30, [sp, #112]
  4063d0:	add	x29, sp, #0x70
  4063d4:	adrp	x8, 405000 <sqrt@plt+0x3620>
  4063d8:	add	x8, x8, #0x3f4
  4063dc:	sub	x0, x29, #0x18
  4063e0:	blr	x8
  4063e4:	bl	4062ac <sqrt@plt+0x48cc>
  4063e8:	str	x0, [sp, #32]
  4063ec:	b	4063f0 <sqrt@plt+0x4a10>
  4063f0:	ldr	x8, [sp, #32]
  4063f4:	stur	w8, [x29, #-28]
  4063f8:	ldur	w8, [x29, #-28]
  4063fc:	stur	w8, [x29, #-48]
  406400:	ldur	w8, [x29, #-48]
  406404:	mov	w0, w8
  406408:	bl	408324 <sqrt@plt+0x6944>
  40640c:	str	w0, [sp, #28]
  406410:	b	406414 <sqrt@plt+0x4a34>
  406414:	mov	w8, #0x0                   	// #0
  406418:	ldr	w9, [sp, #28]
  40641c:	str	w8, [sp, #24]
  406420:	tbnz	w9, #0, 406490 <sqrt@plt+0x4ab0>
  406424:	sub	x0, x29, #0x34
  406428:	mov	w1, #0xa                   	// #10
  40642c:	bl	408280 <sqrt@plt+0x68a0>
  406430:	b	406434 <sqrt@plt+0x4a54>
  406434:	ldur	w8, [x29, #-52]
  406438:	mov	w1, w8
  40643c:	sub	x0, x29, #0x1c
  406440:	bl	40840c <sqrt@plt+0x6a2c>
  406444:	str	w0, [sp, #20]
  406448:	b	40644c <sqrt@plt+0x4a6c>
  40644c:	mov	w8, #0x0                   	// #0
  406450:	ldr	w9, [sp, #20]
  406454:	str	w8, [sp, #24]
  406458:	tbnz	w9, #0, 406460 <sqrt@plt+0x4a80>
  40645c:	b	406490 <sqrt@plt+0x4ab0>
  406460:	add	x0, sp, #0x38
  406464:	mov	w1, #0xffffffff            	// #-1
  406468:	bl	408280 <sqrt@plt+0x68a0>
  40646c:	b	406470 <sqrt@plt+0x4a90>
  406470:	ldr	w8, [sp, #56]
  406474:	mov	w1, w8
  406478:	sub	x0, x29, #0x1c
  40647c:	bl	40840c <sqrt@plt+0x6a2c>
  406480:	str	w0, [sp, #16]
  406484:	b	406488 <sqrt@plt+0x4aa8>
  406488:	ldr	w8, [sp, #16]
  40648c:	str	w8, [sp, #24]
  406490:	ldr	w8, [sp, #24]
  406494:	tbnz	w8, #0, 40649c <sqrt@plt+0x4abc>
  406498:	b	4064f4 <sqrt@plt+0x4b14>
  40649c:	ldur	w8, [x29, #-28]
  4064a0:	str	w8, [sp, #52]
  4064a4:	ldr	w8, [sp, #52]
  4064a8:	mov	w1, w8
  4064ac:	sub	x0, x29, #0x18
  4064b0:	bl	4054f4 <sqrt@plt+0x3b14>
  4064b4:	b	4064b8 <sqrt@plt+0x4ad8>
  4064b8:	bl	408230 <sqrt@plt+0x6850>
  4064bc:	str	x0, [sp, #8]
  4064c0:	b	4064c4 <sqrt@plt+0x4ae4>
  4064c4:	ldr	x8, [sp, #8]
  4064c8:	str	w8, [sp, #48]
  4064cc:	ldr	w8, [sp, #48]
  4064d0:	stur	w8, [x29, #-28]
  4064d4:	b	4063f8 <sqrt@plt+0x4a18>
  4064d8:	stur	x0, [x29, #-40]
  4064dc:	stur	w1, [x29, #-44]
  4064e0:	sub	x0, x29, #0x18
  4064e4:	adrp	x8, 405000 <sqrt@plt+0x3620>
  4064e8:	add	x8, x8, #0x4c0
  4064ec:	blr	x8
  4064f0:	b	40653c <sqrt@plt+0x4b5c>
  4064f4:	ldur	w8, [x29, #-28]
  4064f8:	str	w8, [sp, #44]
  4064fc:	ldr	w8, [sp, #44]
  406500:	mov	w0, w8
  406504:	bl	4082a0 <sqrt@plt+0x68c0>
  406508:	b	40650c <sqrt@plt+0x4b2c>
  40650c:	sub	x0, x29, #0x18
  406510:	bl	405660 <sqrt@plt+0x3c80>
  406514:	str	x0, [sp]
  406518:	b	40651c <sqrt@plt+0x4b3c>
  40651c:	sub	x0, x29, #0x18
  406520:	adrp	x8, 405000 <sqrt@plt+0x3620>
  406524:	add	x8, x8, #0x4c0
  406528:	blr	x8
  40652c:	ldr	x0, [sp]
  406530:	ldp	x29, x30, [sp, #112]
  406534:	add	sp, sp, #0x80
  406538:	ret
  40653c:	ldur	x0, [x29, #-40]
  406540:	bl	401970 <_Unwind_Resume@plt>
  406544:	sub	sp, sp, #0x20
  406548:	stp	x29, x30, [sp, #16]
  40654c:	add	x29, sp, #0x10
  406550:	sub	x0, x29, #0x4
  406554:	bl	4081a0 <sqrt@plt+0x67c0>
  406558:	bl	408230 <sqrt@plt+0x6850>
  40655c:	str	w0, [sp, #8]
  406560:	ldr	w8, [sp, #8]
  406564:	sub	x0, x29, #0x4
  406568:	stur	w8, [x29, #-4]
  40656c:	bl	408218 <sqrt@plt+0x6838>
  406570:	subs	w8, w0, #0x9
  406574:	mov	w9, w8
  406578:	ubfx	x9, x9, #0, #32
  40657c:	cmp	x9, #0x1a
  406580:	str	x9, [sp]
  406584:	b.hi	4065c4 <sqrt@plt+0x4be4>  // b.pmore
  406588:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  40658c:	add	x8, x8, #0xc74
  406590:	ldr	x11, [sp]
  406594:	ldrsw	x10, [x8, x11, lsl #2]
  406598:	add	x9, x8, x10
  40659c:	br	x9
  4065a0:	b	4065d8 <sqrt@plt+0x4bf8>
  4065a4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4065a8:	add	x8, x8, #0xf18
  4065ac:	ldr	w9, [x8]
  4065b0:	add	w9, w9, #0x1
  4065b4:	str	w9, [x8]
  4065b8:	b	4065d8 <sqrt@plt+0x4bf8>
  4065bc:	bl	4065dc <sqrt@plt+0x4bfc>
  4065c0:	b	4065d8 <sqrt@plt+0x4bf8>
  4065c4:	ldur	w8, [x29, #-4]
  4065c8:	mov	w0, w8
  4065cc:	ldp	x29, x30, [sp, #16]
  4065d0:	add	sp, sp, #0x20
  4065d4:	ret
  4065d8:	b	406558 <sqrt@plt+0x4b78>
  4065dc:	sub	sp, sp, #0x20
  4065e0:	stp	x29, x30, [sp, #16]
  4065e4:	add	x29, sp, #0x10
  4065e8:	bl	408230 <sqrt@plt+0x6850>
  4065ec:	stur	w0, [x29, #-4]
  4065f0:	sub	x0, x29, #0x4
  4065f4:	mov	w1, #0xa                   	// #10
  4065f8:	bl	4083ac <sqrt@plt+0x69cc>
  4065fc:	tbnz	w0, #0, 406604 <sqrt@plt+0x4c24>
  406600:	b	40661c <sqrt@plt+0x4c3c>
  406604:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406608:	add	x8, x8, #0xf18
  40660c:	ldr	w9, [x8]
  406610:	add	w9, w9, #0x1
  406614:	str	w9, [x8]
  406618:	b	406648 <sqrt@plt+0x4c68>
  40661c:	sub	x0, x29, #0x4
  406620:	mov	w1, #0xffffffff            	// #-1
  406624:	bl	4084d0 <sqrt@plt+0x6af0>
  406628:	tbnz	w0, #0, 406630 <sqrt@plt+0x4c50>
  40662c:	b	406634 <sqrt@plt+0x4c54>
  406630:	b	406648 <sqrt@plt+0x4c68>
  406634:	bl	408230 <sqrt@plt+0x6850>
  406638:	str	w0, [sp, #8]
  40663c:	ldr	w8, [sp, #8]
  406640:	stur	w8, [x29, #-4]
  406644:	b	4065f0 <sqrt@plt+0x4c10>
  406648:	ldp	x29, x30, [sp, #16]
  40664c:	add	sp, sp, #0x20
  406650:	ret
  406654:	sub	sp, sp, #0x30
  406658:	stp	x29, x30, [sp, #32]
  40665c:	add	x29, sp, #0x20
  406660:	stur	x0, [x29, #-8]
  406664:	ldur	x0, [x29, #-8]
  406668:	bl	408200 <sqrt@plt+0x6820>
  40666c:	str	x0, [sp, #8]
  406670:	str	xzr, [sp, #16]
  406674:	ldr	x8, [sp, #16]
  406678:	ldr	x9, [sp, #8]
  40667c:	cmp	x8, x9
  406680:	b.cs	4066b8 <sqrt@plt+0x4cd8>  // b.hs, b.nlast
  406684:	ldur	x0, [x29, #-8]
  406688:	ldr	x1, [sp, #16]
  40668c:	bl	40844c <sqrt@plt+0x6a6c>
  406690:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406694:	add	x8, x8, #0xf40
  406698:	ldr	x8, [x8]
  40669c:	ldr	w9, [x8, #8]
  4066a0:	add	w9, w9, w0
  4066a4:	str	w9, [x8, #8]
  4066a8:	ldr	x8, [sp, #16]
  4066ac:	add	x8, x8, #0x2
  4066b0:	str	x8, [sp, #16]
  4066b4:	b	406674 <sqrt@plt+0x4c94>
  4066b8:	mov	x8, #0x1                   	// #1
  4066bc:	str	x8, [sp, #16]
  4066c0:	ldr	x8, [sp, #16]
  4066c4:	ldr	x9, [sp, #8]
  4066c8:	cmp	x8, x9
  4066cc:	b.cs	406704 <sqrt@plt+0x4d24>  // b.hs, b.nlast
  4066d0:	ldur	x0, [x29, #-8]
  4066d4:	ldr	x1, [sp, #16]
  4066d8:	bl	40844c <sqrt@plt+0x6a6c>
  4066dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4066e0:	add	x8, x8, #0xf40
  4066e4:	ldr	x8, [x8]
  4066e8:	ldr	w9, [x8, #12]
  4066ec:	add	w9, w9, w0
  4066f0:	str	w9, [x8, #12]
  4066f4:	ldr	x8, [sp, #16]
  4066f8:	add	x8, x8, #0x2
  4066fc:	str	x8, [sp, #16]
  406700:	b	4066c0 <sqrt@plt+0x4ce0>
  406704:	ldp	x29, x30, [sp, #32]
  406708:	add	sp, sp, #0x30
  40670c:	ret
  406710:	sub	sp, sp, #0x40
  406714:	stp	x29, x30, [sp, #48]
  406718:	add	x29, sp, #0x30
  40671c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  406720:	add	x1, x1, #0x3d5
  406724:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406728:	add	x8, x8, #0xf08
  40672c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  406730:	add	x9, x9, #0xa80
  406734:	stur	x0, [x29, #-8]
  406738:	ldur	x0, [x29, #-8]
  40673c:	str	x8, [sp, #16]
  406740:	str	x9, [sp, #8]
  406744:	bl	4018a0 <strcmp@plt>
  406748:	cbnz	w0, 40675c <sqrt@plt+0x4d7c>
  40674c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  406750:	add	x8, x8, #0x186
  406754:	stur	x8, [x29, #-16]
  406758:	b	406764 <sqrt@plt+0x4d84>
  40675c:	ldur	x8, [x29, #-8]
  406760:	stur	x8, [x29, #-16]
  406764:	ldur	x0, [x29, #-16]
  406768:	bl	401690 <strlen@plt>
  40676c:	add	x8, x0, #0x1
  406770:	str	x8, [sp, #24]
  406774:	ldr	x8, [sp, #16]
  406778:	ldr	x9, [x8]
  40677c:	cbz	x9, 40678c <sqrt@plt+0x4dac>
  406780:	ldr	x8, [sp, #16]
  406784:	ldr	x0, [x8]
  406788:	bl	401710 <free@plt>
  40678c:	ldr	x0, [sp, #24]
  406790:	bl	4018e0 <malloc@plt>
  406794:	ldr	x8, [sp, #16]
  406798:	str	x0, [x8]
  40679c:	ldr	x9, [x8]
  4067a0:	cbnz	x9, 4067bc <sqrt@plt+0x4ddc>
  4067a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4067a8:	add	x0, x0, #0x197
  4067ac:	ldr	x1, [sp, #8]
  4067b0:	ldr	x2, [sp, #8]
  4067b4:	ldr	x3, [sp, #8]
  4067b8:	bl	40ade0 <sqrt@plt+0x9400>
  4067bc:	ldr	x8, [sp, #16]
  4067c0:	ldr	x0, [x8]
  4067c4:	ldur	x1, [x29, #-16]
  4067c8:	ldr	x2, [sp, #24]
  4067cc:	bl	4017f0 <strncpy@plt>
  4067d0:	ldp	x29, x30, [sp, #48]
  4067d4:	add	sp, sp, #0x40
  4067d8:	ret
  4067dc:	sub	sp, sp, #0x40
  4067e0:	stp	x29, x30, [sp, #48]
  4067e4:	add	x29, sp, #0x30
  4067e8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  4067ec:	add	x1, x1, #0x3d5
  4067f0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4067f4:	add	x8, x8, #0xf10
  4067f8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4067fc:	add	x9, x9, #0xa80
  406800:	stur	x0, [x29, #-8]
  406804:	ldur	x0, [x29, #-8]
  406808:	str	x8, [sp, #16]
  40680c:	str	x9, [sp, #8]
  406810:	bl	4018a0 <strcmp@plt>
  406814:	cbnz	w0, 406828 <sqrt@plt+0x4e48>
  406818:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40681c:	add	x8, x8, #0x186
  406820:	stur	x8, [x29, #-16]
  406824:	b	406830 <sqrt@plt+0x4e50>
  406828:	ldur	x8, [x29, #-8]
  40682c:	stur	x8, [x29, #-16]
  406830:	ldur	x0, [x29, #-16]
  406834:	bl	401690 <strlen@plt>
  406838:	add	x8, x0, #0x1
  40683c:	str	x8, [sp, #24]
  406840:	ldr	x8, [sp, #16]
  406844:	ldr	x9, [x8]
  406848:	cbz	x9, 406858 <sqrt@plt+0x4e78>
  40684c:	ldr	x8, [sp, #16]
  406850:	ldr	x0, [x8]
  406854:	bl	401710 <free@plt>
  406858:	ldr	x0, [sp, #24]
  40685c:	bl	4018e0 <malloc@plt>
  406860:	ldr	x8, [sp, #16]
  406864:	str	x0, [x8]
  406868:	ldr	x9, [x8]
  40686c:	cbnz	x9, 406888 <sqrt@plt+0x4ea8>
  406870:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  406874:	add	x0, x0, #0x197
  406878:	ldr	x1, [sp, #8]
  40687c:	ldr	x2, [sp, #8]
  406880:	ldr	x3, [sp, #8]
  406884:	bl	40ade0 <sqrt@plt+0x9400>
  406888:	ldr	x8, [sp, #16]
  40688c:	ldr	x0, [x8]
  406890:	ldur	x1, [x29, #-16]
  406894:	ldr	x2, [sp, #24]
  406898:	bl	4017f0 <strncpy@plt>
  40689c:	ldp	x29, x30, [sp, #48]
  4068a0:	add	sp, sp, #0x40
  4068a4:	ret
  4068a8:	sub	sp, sp, #0x60
  4068ac:	stp	x29, x30, [sp, #80]
  4068b0:	add	x29, sp, #0x50
  4068b4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4068b8:	add	x8, x8, #0xf28
  4068bc:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4068c0:	add	x9, x9, #0xf40
  4068c4:	sub	x10, x29, #0x4
  4068c8:	stur	w0, [x29, #-4]
  4068cc:	stur	x1, [x29, #-16]
  4068d0:	ldur	x0, [x29, #-16]
  4068d4:	stur	x8, [x29, #-32]
  4068d8:	str	x9, [sp, #40]
  4068dc:	str	x10, [sp, #32]
  4068e0:	bl	408200 <sqrt@plt+0x6820>
  4068e4:	stur	w0, [x29, #-20]
  4068e8:	ldur	x8, [x29, #-32]
  4068ec:	ldr	x9, [x8]
  4068f0:	ldr	x0, [sp, #32]
  4068f4:	str	x9, [sp, #24]
  4068f8:	bl	408218 <sqrt@plt+0x6838>
  4068fc:	ldur	x8, [x29, #-16]
  406900:	str	w0, [sp, #20]
  406904:	mov	x0, x8
  406908:	bl	4084b8 <sqrt@plt+0x6ad8>
  40690c:	ldur	w3, [x29, #-20]
  406910:	ldr	x8, [sp, #40]
  406914:	ldr	x4, [x8]
  406918:	ldr	x9, [sp, #24]
  40691c:	ldr	x10, [x9]
  406920:	ldr	x10, [x10, #24]
  406924:	str	x0, [sp, #8]
  406928:	mov	x0, x9
  40692c:	ldr	w1, [sp, #20]
  406930:	ldr	x2, [sp, #8]
  406934:	blr	x10
  406938:	ldp	x29, x30, [sp, #80]
  40693c:	add	sp, sp, #0x60
  406940:	ret
  406944:	sub	sp, sp, #0x30
  406948:	stp	x29, x30, [sp, #32]
  40694c:	add	x29, sp, #0x20
  406950:	mov	w8, #0x1                   	// #1
  406954:	sturb	w8, [x29, #-1]
  406958:	bl	408230 <sqrt@plt+0x6850>
  40695c:	stur	w0, [x29, #-8]
  406960:	ldur	w8, [x29, #-8]
  406964:	stur	w8, [x29, #-12]
  406968:	ldur	w8, [x29, #-12]
  40696c:	mov	w0, w8
  406970:	bl	408324 <sqrt@plt+0x6944>
  406974:	tbnz	w0, #0, 40697c <sqrt@plt+0x4f9c>
  406978:	b	406990 <sqrt@plt+0x4fb0>
  40697c:	bl	408230 <sqrt@plt+0x6850>
  406980:	str	w0, [sp, #16]
  406984:	ldr	w8, [sp, #16]
  406988:	stur	w8, [x29, #-8]
  40698c:	b	406960 <sqrt@plt+0x4f80>
  406990:	sub	x0, x29, #0x8
  406994:	bl	408218 <sqrt@plt+0x6838>
  406998:	mov	w8, #0xffffffff            	// #-1
  40699c:	cmp	w0, w8
  4069a0:	str	w0, [sp, #12]
  4069a4:	b.eq	4069f4 <sqrt@plt+0x5014>  // b.none
  4069a8:	b	4069ac <sqrt@plt+0x4fcc>
  4069ac:	ldr	w8, [sp, #12]
  4069b0:	cmp	w8, #0xa
  4069b4:	b.eq	4069dc <sqrt@plt+0x4ffc>  // b.none
  4069b8:	b	4069bc <sqrt@plt+0x4fdc>
  4069bc:	ldr	w8, [sp, #12]
  4069c0:	cmp	w8, #0x23
  4069c4:	cset	w9, eq  // eq = none
  4069c8:	eor	w9, w9, #0x1
  4069cc:	tbnz	w9, #0, 4069f8 <sqrt@plt+0x5018>
  4069d0:	b	4069d4 <sqrt@plt+0x4ff4>
  4069d4:	bl	4065dc <sqrt@plt+0x4bfc>
  4069d8:	b	406a04 <sqrt@plt+0x5024>
  4069dc:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4069e0:	add	x8, x8, #0xf18
  4069e4:	ldr	w9, [x8]
  4069e8:	add	w9, w9, #0x1
  4069ec:	str	w9, [x8]
  4069f0:	b	406a04 <sqrt@plt+0x5024>
  4069f4:	b	406a04 <sqrt@plt+0x5024>
  4069f8:	mov	w8, #0x0                   	// #0
  4069fc:	sturb	w8, [x29, #-1]
  406a00:	bl	4065dc <sqrt@plt+0x4bfc>
  406a04:	ldurb	w8, [x29, #-1]
  406a08:	and	w0, w8, #0x1
  406a0c:	ldp	x29, x30, [sp, #32]
  406a10:	add	sp, sp, #0x30
  406a14:	ret
  406a18:	sub	sp, sp, #0x30
  406a1c:	stp	x29, x30, [sp, #32]
  406a20:	add	x29, sp, #0x20
  406a24:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406a28:	add	x8, x8, #0xf18
  406a2c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  406a30:	add	x9, x9, #0xa80
  406a34:	mov	w10, #0x1                   	// #1
  406a38:	str	x8, [sp, #16]
  406a3c:	str	x9, [sp, #8]
  406a40:	str	w10, [sp, #4]
  406a44:	bl	406944 <sqrt@plt+0x4f64>
  406a48:	ldr	w10, [sp, #4]
  406a4c:	and	w11, w0, w10
  406a50:	sturb	w11, [x29, #-1]
  406a54:	ldurb	w11, [x29, #-1]
  406a58:	tbnz	w11, #0, 406a94 <sqrt@plt+0x50b4>
  406a5c:	ldr	x8, [sp, #16]
  406a60:	ldr	w9, [x8]
  406a64:	subs	w9, w9, #0x1
  406a68:	str	w9, [x8]
  406a6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  406a70:	add	x0, x0, #0xd5
  406a74:	ldr	x1, [sp, #8]
  406a78:	ldr	x2, [sp, #8]
  406a7c:	ldr	x3, [sp, #8]
  406a80:	bl	40acf0 <sqrt@plt+0x9310>
  406a84:	ldr	x8, [sp, #16]
  406a88:	ldr	w9, [x8]
  406a8c:	add	w9, w9, #0x1
  406a90:	str	w9, [x8]
  406a94:	ldp	x29, x30, [sp, #32]
  406a98:	add	sp, sp, #0x30
  406a9c:	ret
  406aa0:	sub	sp, sp, #0x30
  406aa4:	stp	x29, x30, [sp, #32]
  406aa8:	add	x29, sp, #0x20
  406aac:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406ab0:	add	x8, x8, #0xf18
  406ab4:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  406ab8:	add	x9, x9, #0xa80
  406abc:	mov	w10, #0x1                   	// #1
  406ac0:	str	x8, [sp, #16]
  406ac4:	str	x9, [sp, #8]
  406ac8:	str	w10, [sp, #4]
  406acc:	bl	406944 <sqrt@plt+0x4f64>
  406ad0:	ldr	w10, [sp, #4]
  406ad4:	and	w11, w0, w10
  406ad8:	sturb	w11, [x29, #-1]
  406adc:	ldurb	w11, [x29, #-1]
  406ae0:	tbnz	w11, #0, 406b1c <sqrt@plt+0x513c>
  406ae4:	ldr	x8, [sp, #16]
  406ae8:	ldr	w9, [x8]
  406aec:	subs	w9, w9, #0x1
  406af0:	str	w9, [x8]
  406af4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  406af8:	add	x0, x0, #0x1b7
  406afc:	ldr	x1, [sp, #8]
  406b00:	ldr	x2, [sp, #8]
  406b04:	ldr	x3, [sp, #8]
  406b08:	bl	40ad9c <sqrt@plt+0x93bc>
  406b0c:	ldr	x8, [sp, #16]
  406b10:	ldr	w9, [x8]
  406b14:	add	w9, w9, #0x1
  406b18:	str	w9, [x8]
  406b1c:	ldp	x29, x30, [sp, #32]
  406b20:	add	sp, sp, #0x30
  406b24:	ret
  406b28:	stp	x29, x30, [sp, #-16]!
  406b2c:	mov	x29, sp
  406b30:	bl	406aa0 <sqrt@plt+0x50c0>
  406b34:	ldp	x29, x30, [sp], #16
  406b38:	ret
  406b3c:	sub	sp, sp, #0x70
  406b40:	stp	x29, x30, [sp, #96]
  406b44:	add	x29, sp, #0x60
  406b48:	sub	x8, x29, #0x2c
  406b4c:	stur	x0, [x29, #-8]
  406b50:	stur	wzr, [x29, #-12]
  406b54:	stur	wzr, [x29, #-16]
  406b58:	stur	wzr, [x29, #-20]
  406b5c:	stur	wzr, [x29, #-24]
  406b60:	stur	wzr, [x29, #-28]
  406b64:	stur	wzr, [x29, #-32]
  406b68:	stur	wzr, [x29, #-36]
  406b6c:	stur	wzr, [x29, #-40]
  406b70:	str	x8, [sp, #24]
  406b74:	bl	4062ac <sqrt@plt+0x48cc>
  406b78:	stur	w0, [x29, #-44]
  406b7c:	ldr	x0, [sp, #24]
  406b80:	bl	408218 <sqrt@plt+0x6838>
  406b84:	subs	w9, w0, #0x63
  406b88:	mov	w8, w9
  406b8c:	ubfx	x8, x8, #0, #32
  406b90:	cmp	x8, #0xf
  406b94:	str	x8, [sp, #16]
  406b98:	b.hi	406c74 <sqrt@plt+0x5294>  // b.pmore
  406b9c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  406ba0:	add	x8, x8, #0xce0
  406ba4:	ldr	x11, [sp, #16]
  406ba8:	ldrsw	x10, [x8, x11, lsl #2]
  406bac:	add	x9, x8, x10
  406bb0:	br	x9
  406bb4:	bl	40582c <sqrt@plt+0x3e4c>
  406bb8:	stur	w0, [x29, #-28]
  406bbc:	bl	40582c <sqrt@plt+0x3e4c>
  406bc0:	stur	w0, [x29, #-32]
  406bc4:	bl	40582c <sqrt@plt+0x3e4c>
  406bc8:	stur	w0, [x29, #-36]
  406bcc:	ldur	x0, [x29, #-8]
  406bd0:	ldur	w1, [x29, #-28]
  406bd4:	ldur	w2, [x29, #-32]
  406bd8:	ldur	w3, [x29, #-36]
  406bdc:	bl	409574 <sqrt@plt+0x7b94>
  406be0:	b	406cb4 <sqrt@plt+0x52d4>
  406be4:	ldur	x0, [x29, #-8]
  406be8:	bl	4094a4 <sqrt@plt+0x7ac4>
  406bec:	b	406cb4 <sqrt@plt+0x52d4>
  406bf0:	bl	40582c <sqrt@plt+0x3e4c>
  406bf4:	stur	w0, [x29, #-12]
  406bf8:	ldur	x0, [x29, #-8]
  406bfc:	ldur	w1, [x29, #-12]
  406c00:	bl	409684 <sqrt@plt+0x7ca4>
  406c04:	b	406cb4 <sqrt@plt+0x52d4>
  406c08:	bl	40582c <sqrt@plt+0x3e4c>
  406c0c:	stur	w0, [x29, #-28]
  406c10:	bl	40582c <sqrt@plt+0x3e4c>
  406c14:	stur	w0, [x29, #-32]
  406c18:	bl	40582c <sqrt@plt+0x3e4c>
  406c1c:	stur	w0, [x29, #-36]
  406c20:	bl	40582c <sqrt@plt+0x3e4c>
  406c24:	stur	w0, [x29, #-40]
  406c28:	ldur	x0, [x29, #-8]
  406c2c:	ldur	w1, [x29, #-28]
  406c30:	ldur	w2, [x29, #-32]
  406c34:	ldur	w3, [x29, #-36]
  406c38:	ldur	w4, [x29, #-40]
  406c3c:	bl	4095f0 <sqrt@plt+0x7c10>
  406c40:	b	406cb4 <sqrt@plt+0x52d4>
  406c44:	bl	40582c <sqrt@plt+0x3e4c>
  406c48:	stur	w0, [x29, #-16]
  406c4c:	bl	40582c <sqrt@plt+0x3e4c>
  406c50:	stur	w0, [x29, #-20]
  406c54:	bl	40582c <sqrt@plt+0x3e4c>
  406c58:	stur	w0, [x29, #-24]
  406c5c:	ldur	x0, [x29, #-8]
  406c60:	ldur	w1, [x29, #-16]
  406c64:	ldur	w2, [x29, #-20]
  406c68:	ldur	w3, [x29, #-24]
  406c6c:	bl	4094bc <sqrt@plt+0x7adc>
  406c70:	b	406cb4 <sqrt@plt+0x52d4>
  406c74:	sub	x0, x29, #0x2c
  406c78:	bl	408218 <sqrt@plt+0x6838>
  406c7c:	add	x8, sp, #0x20
  406c80:	str	w0, [sp, #12]
  406c84:	mov	x0, x8
  406c88:	ldr	w1, [sp, #12]
  406c8c:	str	x8, [sp]
  406c90:	bl	40a980 <sqrt@plt+0x8fa0>
  406c94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  406c98:	add	x0, x0, #0x1da
  406c9c:	ldr	x1, [sp]
  406ca0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  406ca4:	add	x8, x8, #0xa80
  406ca8:	mov	x2, x8
  406cac:	mov	x3, x8
  406cb0:	bl	40acf0 <sqrt@plt+0x9310>
  406cb4:	ldp	x29, x30, [sp, #96]
  406cb8:	add	sp, sp, #0x70
  406cbc:	ret
  406cc0:	sub	sp, sp, #0x140
  406cc4:	stp	x29, x30, [sp, #288]
  406cc8:	str	x28, [sp, #304]
  406ccc:	add	x29, sp, #0x120
  406cd0:	sub	x8, x29, #0x10
  406cd4:	adrp	x9, 405000 <sqrt@plt+0x3620>
  406cd8:	add	x9, x9, #0x2cc
  406cdc:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406ce0:	add	x10, x10, #0xf40
  406ce4:	sub	x0, x29, #0x4
  406ce8:	str	x8, [sp, #120]
  406cec:	str	x9, [sp, #112]
  406cf0:	str	x10, [sp, #104]
  406cf4:	str	x0, [sp, #96]
  406cf8:	bl	4062ac <sqrt@plt+0x48cc>
  406cfc:	stur	w0, [x29, #-4]
  406d00:	ldr	x0, [sp, #96]
  406d04:	bl	408218 <sqrt@plt+0x6838>
  406d08:	subs	w11, w0, #0x43
  406d0c:	mov	w8, w11
  406d10:	ubfx	x8, x8, #0, #32
  406d14:	cmp	x8, #0x3b
  406d18:	str	x8, [sp, #88]
  406d1c:	b.hi	406d38 <sqrt@plt+0x5358>  // b.pmore
  406d20:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  406d24:	add	x8, x8, #0xd20
  406d28:	ldr	x11, [sp, #88]
  406d2c:	ldrsw	x10, [x8, x11, lsl #2]
  406d30:	add	x9, x8, x10
  406d34:	br	x9
  406d38:	bl	406088 <sqrt@plt+0x46a8>
  406d3c:	ldr	x8, [sp, #120]
  406d40:	str	x0, [x8]
  406d44:	ldur	w9, [x29, #-4]
  406d48:	stur	w9, [x29, #-20]
  406d4c:	ldr	x1, [x8]
  406d50:	ldur	w9, [x29, #-20]
  406d54:	mov	w0, w9
  406d58:	bl	4068a8 <sqrt@plt+0x4ec8>
  406d5c:	ldr	x8, [sp, #120]
  406d60:	ldr	x0, [x8]
  406d64:	bl	406654 <sqrt@plt+0x4c74>
  406d68:	ldr	x8, [sp, #120]
  406d6c:	ldr	x10, [x8]
  406d70:	str	x10, [sp, #80]
  406d74:	cbz	x10, 406d8c <sqrt@plt+0x53ac>
  406d78:	ldr	x0, [sp, #80]
  406d7c:	ldr	x8, [sp, #112]
  406d80:	blr	x8
  406d84:	ldr	x0, [sp, #80]
  406d88:	bl	413acc <_ZdlPv@@Base>
  406d8c:	b	407144 <sqrt@plt+0x5764>
  406d90:	mov	x0, #0x4                   	// #4
  406d94:	bl	405ab4 <sqrt@plt+0x40d4>
  406d98:	stur	x0, [x29, #-32]
  406d9c:	ldur	w8, [x29, #-4]
  406da0:	stur	w8, [x29, #-36]
  406da4:	ldur	x1, [x29, #-32]
  406da8:	ldur	w8, [x29, #-36]
  406dac:	mov	w0, w8
  406db0:	bl	4068a8 <sqrt@plt+0x4ec8>
  406db4:	ldur	x0, [x29, #-32]
  406db8:	bl	406654 <sqrt@plt+0x4c74>
  406dbc:	ldur	x9, [x29, #-32]
  406dc0:	str	x9, [sp, #72]
  406dc4:	cbz	x9, 406ddc <sqrt@plt+0x53fc>
  406dc8:	ldr	x0, [sp, #72]
  406dcc:	ldr	x8, [sp, #112]
  406dd0:	blr	x8
  406dd4:	ldr	x0, [sp, #72]
  406dd8:	bl	413acc <_ZdlPv@@Base>
  406ddc:	b	407144 <sqrt@plt+0x5764>
  406de0:	mov	x0, #0x1                   	// #1
  406de4:	bl	405ab4 <sqrt@plt+0x40d4>
  406de8:	stur	x0, [x29, #-48]
  406dec:	ldur	w8, [x29, #-4]
  406df0:	stur	w8, [x29, #-52]
  406df4:	ldur	x1, [x29, #-48]
  406df8:	ldur	w8, [x29, #-52]
  406dfc:	mov	w0, w8
  406e00:	bl	4068a8 <sqrt@plt+0x4ec8>
  406e04:	ldur	x0, [x29, #-48]
  406e08:	mov	x9, xzr
  406e0c:	mov	x1, x9
  406e10:	bl	40844c <sqrt@plt+0x6a6c>
  406e14:	ldr	x9, [sp, #104]
  406e18:	ldr	x10, [x9]
  406e1c:	ldr	w8, [x10, #8]
  406e20:	add	w8, w8, w0
  406e24:	str	w8, [x10, #8]
  406e28:	ldur	x10, [x29, #-48]
  406e2c:	str	x10, [sp, #64]
  406e30:	cbz	x10, 406e48 <sqrt@plt+0x5468>
  406e34:	ldr	x0, [sp, #64]
  406e38:	ldr	x8, [sp, #112]
  406e3c:	blr	x8
  406e40:	ldr	x0, [sp, #64]
  406e44:	bl	413acc <_ZdlPv@@Base>
  406e48:	b	407144 <sqrt@plt+0x5764>
  406e4c:	mov	x0, #0x1                   	// #1
  406e50:	bl	405ba8 <sqrt@plt+0x41c8>
  406e54:	stur	x0, [x29, #-64]
  406e58:	ldur	w8, [x29, #-4]
  406e5c:	stur	w8, [x29, #-68]
  406e60:	ldur	x1, [x29, #-64]
  406e64:	ldur	w8, [x29, #-68]
  406e68:	mov	w0, w8
  406e6c:	bl	4068a8 <sqrt@plt+0x4ec8>
  406e70:	ldur	x0, [x29, #-64]
  406e74:	mov	x9, xzr
  406e78:	mov	x1, x9
  406e7c:	bl	40844c <sqrt@plt+0x6a6c>
  406e80:	ldr	x9, [sp, #104]
  406e84:	ldr	x10, [x9]
  406e88:	ldr	w8, [x10, #8]
  406e8c:	add	w8, w8, w0
  406e90:	str	w8, [x10, #8]
  406e94:	ldur	x10, [x29, #-64]
  406e98:	str	x10, [sp, #56]
  406e9c:	cbz	x10, 406eb4 <sqrt@plt+0x54d4>
  406ea0:	ldr	x0, [sp, #56]
  406ea4:	ldr	x8, [sp, #112]
  406ea8:	blr	x8
  406eac:	ldr	x0, [sp, #56]
  406eb0:	bl	413acc <_ZdlPv@@Base>
  406eb4:	b	407144 <sqrt@plt+0x5764>
  406eb8:	mov	x0, #0x2                   	// #2
  406ebc:	bl	405ab4 <sqrt@plt+0x40d4>
  406ec0:	stur	x0, [x29, #-80]
  406ec4:	ldur	w8, [x29, #-4]
  406ec8:	stur	w8, [x29, #-84]
  406ecc:	ldur	x1, [x29, #-80]
  406ed0:	ldur	w8, [x29, #-84]
  406ed4:	mov	w0, w8
  406ed8:	bl	4068a8 <sqrt@plt+0x4ec8>
  406edc:	ldur	x0, [x29, #-80]
  406ee0:	mov	x9, xzr
  406ee4:	mov	x1, x9
  406ee8:	bl	40844c <sqrt@plt+0x6a6c>
  406eec:	ldr	x9, [sp, #104]
  406ef0:	ldr	x10, [x9]
  406ef4:	ldr	w8, [x10, #8]
  406ef8:	add	w8, w8, w0
  406efc:	str	w8, [x10, #8]
  406f00:	ldur	x10, [x29, #-80]
  406f04:	str	x10, [sp, #48]
  406f08:	cbz	x10, 406f20 <sqrt@plt+0x5540>
  406f0c:	ldr	x0, [sp, #48]
  406f10:	ldr	x8, [sp, #112]
  406f14:	blr	x8
  406f18:	ldr	x0, [sp, #48]
  406f1c:	bl	413acc <_ZdlPv@@Base>
  406f20:	b	407144 <sqrt@plt+0x5764>
  406f24:	bl	405894 <sqrt@plt+0x3eb4>
  406f28:	stur	w0, [x29, #-88]
  406f2c:	ldur	w8, [x29, #-88]
  406f30:	cmp	w8, #0x0
  406f34:	cset	w8, lt  // lt = tstop
  406f38:	tbnz	w8, #0, 406f6c <sqrt@plt+0x558c>
  406f3c:	ldur	w8, [x29, #-88]
  406f40:	cmp	w8, #0x3e8
  406f44:	b.gt	406f6c <sqrt@plt+0x558c>
  406f48:	ldur	w0, [x29, #-88]
  406f4c:	bl	40571c <sqrt@plt+0x3d3c>
  406f50:	stur	w0, [x29, #-92]
  406f54:	ldr	x8, [sp, #104]
  406f58:	ldr	x9, [x8]
  406f5c:	ldr	x0, [x9, #32]
  406f60:	ldur	w1, [x29, #-92]
  406f64:	bl	409684 <sqrt@plt+0x7ca4>
  406f68:	b	406fd8 <sqrt@plt+0x55f8>
  406f6c:	ldr	x8, [sp, #104]
  406f70:	ldr	x9, [x8]
  406f74:	ldr	x9, [x9, #32]
  406f78:	str	x9, [sp, #40]
  406f7c:	cbz	x9, 406f90 <sqrt@plt+0x55b0>
  406f80:	ldr	x0, [sp, #40]
  406f84:	bl	409258 <sqrt@plt+0x7878>
  406f88:	ldr	x0, [sp, #40]
  406f8c:	bl	413acc <_ZdlPv@@Base>
  406f90:	mov	x0, #0x28                  	// #40
  406f94:	bl	4139f4 <_Znwm@@Base>
  406f98:	ldr	x8, [sp, #104]
  406f9c:	ldr	x9, [x8]
  406fa0:	ldr	x1, [x9, #24]
  406fa4:	str	x0, [sp, #32]
  406fa8:	bl	4091dc <sqrt@plt+0x77fc>
  406fac:	b	406fb0 <sqrt@plt+0x55d0>
  406fb0:	ldr	x8, [sp, #104]
  406fb4:	ldr	x9, [x8]
  406fb8:	ldr	x10, [sp, #32]
  406fbc:	str	x10, [x9, #32]
  406fc0:	b	406fd8 <sqrt@plt+0x55f8>
  406fc4:	stur	x0, [x29, #-104]
  406fc8:	stur	w1, [x29, #-108]
  406fcc:	ldr	x0, [sp, #32]
  406fd0:	bl	413acc <_ZdlPv@@Base>
  406fd4:	b	407154 <sqrt@plt+0x5774>
  406fd8:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  406fdc:	add	x8, x8, #0xf28
  406fe0:	ldr	x8, [x8]
  406fe4:	ldr	x9, [sp, #104]
  406fe8:	ldr	x1, [x9]
  406fec:	ldr	x10, [x8]
  406ff0:	ldr	x10, [x10, #40]
  406ff4:	mov	x0, x8
  406ff8:	blr	x10
  406ffc:	bl	405894 <sqrt@plt+0x3eb4>
  407000:	ldur	w11, [x29, #-88]
  407004:	ldr	x8, [sp, #104]
  407008:	ldr	x9, [x8]
  40700c:	ldr	w12, [x9, #8]
  407010:	add	w11, w12, w11
  407014:	str	w11, [x9, #8]
  407018:	bl	406b28 <sqrt@plt+0x5148>
  40701c:	b	407144 <sqrt@plt+0x5764>
  407020:	ldr	x8, [sp, #104]
  407024:	ldr	x9, [x8]
  407028:	ldr	x0, [x9, #32]
  40702c:	bl	406b3c <sqrt@plt+0x515c>
  407030:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  407034:	add	x8, x8, #0xf28
  407038:	ldr	x8, [x8]
  40703c:	ldr	x9, [sp, #104]
  407040:	ldr	x1, [x9]
  407044:	ldr	x10, [x8]
  407048:	ldr	x10, [x10, #40]
  40704c:	mov	x0, x8
  407050:	blr	x10
  407054:	bl	406b28 <sqrt@plt+0x5148>
  407058:	b	407144 <sqrt@plt+0x5764>
  40705c:	mov	x0, #0x2                   	// #2
  407060:	bl	405ab4 <sqrt@plt+0x40d4>
  407064:	stur	x0, [x29, #-120]
  407068:	ldur	w8, [x29, #-4]
  40706c:	stur	w8, [x29, #-124]
  407070:	ldur	x1, [x29, #-120]
  407074:	ldur	w8, [x29, #-124]
  407078:	mov	w0, w8
  40707c:	bl	4068a8 <sqrt@plt+0x4ec8>
  407080:	ldur	x0, [x29, #-120]
  407084:	bl	406654 <sqrt@plt+0x4c74>
  407088:	ldur	x9, [x29, #-120]
  40708c:	str	x9, [sp, #24]
  407090:	cbz	x9, 4070a8 <sqrt@plt+0x56c8>
  407094:	ldr	x0, [sp, #24]
  407098:	ldr	x8, [sp, #112]
  40709c:	blr	x8
  4070a0:	ldr	x0, [sp, #24]
  4070a4:	bl	413acc <_ZdlPv@@Base>
  4070a8:	b	407144 <sqrt@plt+0x5764>
  4070ac:	bl	406088 <sqrt@plt+0x46a8>
  4070b0:	stur	x0, [x29, #-136]
  4070b4:	ldur	w8, [x29, #-4]
  4070b8:	stur	w8, [x29, #-140]
  4070bc:	ldur	x1, [x29, #-136]
  4070c0:	ldur	w8, [x29, #-140]
  4070c4:	mov	w0, w8
  4070c8:	bl	4068a8 <sqrt@plt+0x4ec8>
  4070cc:	ldur	x0, [x29, #-136]
  4070d0:	bl	406654 <sqrt@plt+0x4c74>
  4070d4:	ldur	x9, [x29, #-136]
  4070d8:	str	x9, [sp, #16]
  4070dc:	cbz	x9, 4070f4 <sqrt@plt+0x5714>
  4070e0:	ldr	x0, [sp, #16]
  4070e4:	ldr	x8, [sp, #112]
  4070e8:	blr	x8
  4070ec:	ldr	x0, [sp, #16]
  4070f0:	bl	413acc <_ZdlPv@@Base>
  4070f4:	b	407144 <sqrt@plt+0x5764>
  4070f8:	mov	x0, #0x1                   	// #1
  4070fc:	bl	405ba8 <sqrt@plt+0x41c8>
  407100:	str	x0, [sp, #136]
  407104:	ldur	w8, [x29, #-4]
  407108:	str	w8, [sp, #132]
  40710c:	ldr	x1, [sp, #136]
  407110:	ldr	w8, [sp, #132]
  407114:	mov	w0, w8
  407118:	bl	4068a8 <sqrt@plt+0x4ec8>
  40711c:	ldr	x0, [sp, #136]
  407120:	bl	406654 <sqrt@plt+0x4c74>
  407124:	ldr	x9, [sp, #136]
  407128:	str	x9, [sp, #8]
  40712c:	cbz	x9, 407144 <sqrt@plt+0x5764>
  407130:	ldr	x0, [sp, #8]
  407134:	ldr	x8, [sp, #112]
  407138:	blr	x8
  40713c:	ldr	x0, [sp, #8]
  407140:	bl	413acc <_ZdlPv@@Base>
  407144:	ldr	x28, [sp, #304]
  407148:	ldp	x29, x30, [sp, #288]
  40714c:	add	sp, sp, #0x140
  407150:	ret
  407154:	ldur	x0, [x29, #-104]
  407158:	bl	401970 <_Unwind_Resume@plt>
  40715c:	sub	sp, sp, #0xb0
  407160:	stp	x29, x30, [sp, #160]
  407164:	add	x29, sp, #0xa0
  407168:	mov	w8, #0x0                   	// #0
  40716c:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1128>
  407170:	add	x9, x9, #0xf28
  407174:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1128>
  407178:	add	x10, x10, #0xf40
  40717c:	adrp	x11, 42f000 <stderr@@GLIBC_2.17+0x2128>
  407180:	add	x11, x11, #0xa80
  407184:	sturb	w8, [x29, #-1]
  407188:	str	x9, [sp, #80]
  40718c:	str	x10, [sp, #72]
  407190:	str	x11, [sp, #64]
  407194:	bl	4063c8 <sqrt@plt+0x49e8>
  407198:	stur	x0, [x29, #-16]
  40719c:	ldur	x9, [x29, #-16]
  4071a0:	ldrb	w8, [x9]
  4071a4:	sturb	w8, [x29, #-17]
  4071a8:	ldurb	w8, [x29, #-17]
  4071ac:	subs	w8, w8, #0x46
  4071b0:	mov	w9, w8
  4071b4:	ubfx	x9, x9, #0, #32
  4071b8:	cmp	x9, #0x2f
  4071bc:	str	x9, [sp, #56]
  4071c0:	b.hi	407450 <sqrt@plt+0x5a70>  // b.pmore
  4071c4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  4071c8:	add	x8, x8, #0xe10
  4071cc:	ldr	x11, [sp, #56]
  4071d0:	ldrsw	x10, [x8, x11, lsl #2]
  4071d4:	add	x9, x8, x10
  4071d8:	br	x9
  4071dc:	bl	405894 <sqrt@plt+0x3eb4>
  4071e0:	stur	w0, [x29, #-24]
  4071e4:	bl	4063c8 <sqrt@plt+0x49e8>
  4071e8:	stur	x0, [x29, #-32]
  4071ec:	ldr	x8, [sp, #80]
  4071f0:	ldr	x0, [x8]
  4071f4:	ldur	w1, [x29, #-24]
  4071f8:	ldur	x2, [x29, #-32]
  4071fc:	bl	408738 <sqrt@plt+0x6d58>
  407200:	ldur	x8, [x29, #-32]
  407204:	str	x8, [sp, #48]
  407208:	cbz	x8, 407214 <sqrt@plt+0x5834>
  40720c:	ldr	x0, [sp, #48]
  407210:	bl	401860 <_ZdaPv@plt>
  407214:	bl	406b28 <sqrt@plt+0x5148>
  407218:	b	407480 <sqrt@plt+0x5aa0>
  40721c:	bl	40611c <sqrt@plt+0x473c>
  407220:	stur	x0, [x29, #-40]
  407224:	ldur	x8, [x29, #-40]
  407228:	cbnz	x8, 407248 <sqrt@plt+0x5868>
  40722c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407230:	add	x0, x0, #0x1f4
  407234:	ldr	x1, [sp, #64]
  407238:	ldr	x2, [sp, #64]
  40723c:	ldr	x3, [sp, #64]
  407240:	bl	40ad9c <sqrt@plt+0x93bc>
  407244:	b	407264 <sqrt@plt+0x5884>
  407248:	ldur	x0, [x29, #-40]
  40724c:	bl	4067dc <sqrt@plt+0x4dfc>
  407250:	ldur	x8, [x29, #-40]
  407254:	str	x8, [sp, #40]
  407258:	cbz	x8, 407264 <sqrt@plt+0x5884>
  40725c:	ldr	x0, [sp, #40]
  407260:	bl	401860 <_ZdaPv@plt>
  407264:	b	407480 <sqrt@plt+0x5aa0>
  407268:	bl	405894 <sqrt@plt+0x3eb4>
  40726c:	ldr	x8, [sp, #72]
  407270:	ldr	x9, [x8]
  407274:	str	w0, [x9, #16]
  407278:	ldr	x9, [x8]
  40727c:	ldr	w10, [x9, #16]
  407280:	ldr	x9, [x8]
  407284:	ldr	w11, [x9, #4]
  407288:	cmp	w10, w11
  40728c:	b.ne	40729c <sqrt@plt+0x58bc>  // b.any
  407290:	ldr	x8, [sp, #72]
  407294:	ldr	x9, [x8]
  407298:	str	wzr, [x9, #16]
  40729c:	bl	406b28 <sqrt@plt+0x5148>
  4072a0:	b	407480 <sqrt@plt+0x5aa0>
  4072a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4072a8:	add	x0, x0, #0x215
  4072ac:	ldr	x1, [sp, #64]
  4072b0:	ldr	x2, [sp, #64]
  4072b4:	ldr	x3, [sp, #64]
  4072b8:	bl	40acf0 <sqrt@plt+0x9310>
  4072bc:	bl	406b28 <sqrt@plt+0x5148>
  4072c0:	b	407480 <sqrt@plt+0x5aa0>
  4072c4:	bl	406b28 <sqrt@plt+0x5148>
  4072c8:	b	407480 <sqrt@plt+0x5aa0>
  4072cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4072d0:	add	x0, x0, #0x230
  4072d4:	ldr	x1, [sp, #64]
  4072d8:	ldr	x2, [sp, #64]
  4072dc:	ldr	x3, [sp, #64]
  4072e0:	bl	40acf0 <sqrt@plt+0x9310>
  4072e4:	bl	406b28 <sqrt@plt+0x5148>
  4072e8:	b	407480 <sqrt@plt+0x5aa0>
  4072ec:	mov	w8, #0x1                   	// #1
  4072f0:	sturb	w8, [x29, #-1]
  4072f4:	bl	406b28 <sqrt@plt+0x5148>
  4072f8:	b	407480 <sqrt@plt+0x5aa0>
  4072fc:	bl	405894 <sqrt@plt+0x3eb4>
  407300:	ldr	x8, [sp, #72]
  407304:	ldr	x9, [x8]
  407308:	str	w0, [x9, #20]
  40730c:	bl	406b28 <sqrt@plt+0x5148>
  407310:	b	407480 <sqrt@plt+0x5aa0>
  407314:	bl	406b28 <sqrt@plt+0x5148>
  407318:	b	407480 <sqrt@plt+0x5aa0>
  40731c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407320:	add	x0, x0, #0x24a
  407324:	ldr	x1, [sp, #64]
  407328:	ldr	x2, [sp, #64]
  40732c:	ldr	x3, [sp, #64]
  407330:	bl	40acf0 <sqrt@plt+0x9310>
  407334:	bl	4065dc <sqrt@plt+0x4bfc>
  407338:	b	407480 <sqrt@plt+0x5aa0>
  40733c:	bl	4063c8 <sqrt@plt+0x49e8>
  407340:	stur	x0, [x29, #-48]
  407344:	ldr	x8, [sp, #80]
  407348:	ldr	x9, [x8]
  40734c:	ldur	x1, [x29, #-48]
  407350:	ldr	x10, [sp, #72]
  407354:	ldr	x2, [x10]
  407358:	ldr	x11, [x9]
  40735c:	ldr	x11, [x11, #80]
  407360:	mov	x0, x9
  407364:	mov	w3, #0x75                  	// #117
  407368:	blr	x11
  40736c:	ldur	x8, [x29, #-48]
  407370:	str	x8, [sp, #32]
  407374:	cbz	x8, 407380 <sqrt@plt+0x59a0>
  407378:	ldr	x0, [sp, #32]
  40737c:	bl	401860 <_ZdaPv@plt>
  407380:	bl	406b28 <sqrt@plt+0x5148>
  407384:	b	407480 <sqrt@plt+0x5aa0>
  407388:	bl	40611c <sqrt@plt+0x473c>
  40738c:	stur	x0, [x29, #-56]
  407390:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  407394:	add	x8, x8, #0xf38
  407398:	ldr	w9, [x8]
  40739c:	cmp	w9, #0x0
  4073a0:	cset	w9, gt
  4073a4:	tbnz	w9, #0, 4073c4 <sqrt@plt+0x59e4>
  4073a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4073ac:	add	x0, x0, #0x262
  4073b0:	ldr	x1, [sp, #64]
  4073b4:	ldr	x2, [sp, #64]
  4073b8:	ldr	x3, [sp, #64]
  4073bc:	bl	40acf0 <sqrt@plt+0x9310>
  4073c0:	b	407438 <sqrt@plt+0x5a58>
  4073c4:	ldur	x8, [x29, #-56]
  4073c8:	cbz	x8, 407410 <sqrt@plt+0x5a30>
  4073cc:	ldur	x0, [x29, #-56]
  4073d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  4073d4:	add	x1, x1, #0x291
  4073d8:	mov	x2, #0x7                   	// #7
  4073dc:	bl	4017d0 <strncmp@plt>
  4073e0:	cbnz	w0, 407410 <sqrt@plt+0x5a30>
  4073e4:	ldr	x8, [sp, #80]
  4073e8:	ldr	x9, [x8]
  4073ec:	ldur	x1, [x29, #-56]
  4073f0:	ldr	x10, [sp, #72]
  4073f4:	ldr	x2, [x10]
  4073f8:	ldr	x11, [x9]
  4073fc:	ldr	x11, [x11, #88]
  407400:	mov	x0, x9
  407404:	mov	w3, #0x70                  	// #112
  407408:	blr	x11
  40740c:	b	407438 <sqrt@plt+0x5a58>
  407410:	ldr	x8, [sp, #80]
  407414:	ldr	x9, [x8]
  407418:	ldur	x1, [x29, #-56]
  40741c:	ldr	x10, [sp, #72]
  407420:	ldr	x2, [x10]
  407424:	ldr	x11, [x9]
  407428:	ldr	x11, [x11, #80]
  40742c:	mov	x0, x9
  407430:	mov	w3, #0x70                  	// #112
  407434:	blr	x11
  407438:	ldur	x8, [x29, #-56]
  40743c:	str	x8, [sp, #24]
  407440:	cbz	x8, 40744c <sqrt@plt+0x5a6c>
  407444:	ldr	x0, [sp, #24]
  407448:	bl	401860 <_ZdaPv@plt>
  40744c:	b	407480 <sqrt@plt+0x5aa0>
  407450:	ldurb	w1, [x29, #-17]
  407454:	sub	x8, x29, #0x48
  407458:	mov	x0, x8
  40745c:	str	x8, [sp, #16]
  407460:	bl	40a9d0 <sqrt@plt+0x8ff0>
  407464:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407468:	add	x0, x0, #0x299
  40746c:	ldr	x1, [sp, #16]
  407470:	ldr	x2, [sp, #64]
  407474:	ldr	x3, [sp, #64]
  407478:	bl	40ad9c <sqrt@plt+0x93bc>
  40747c:	bl	4065dc <sqrt@plt+0x4bfc>
  407480:	ldur	x8, [x29, #-16]
  407484:	str	x8, [sp, #8]
  407488:	cbz	x8, 407494 <sqrt@plt+0x5ab4>
  40748c:	ldr	x0, [sp, #8]
  407490:	bl	401860 <_ZdaPv@plt>
  407494:	ldurb	w8, [x29, #-1]
  407498:	and	w0, w8, #0x1
  40749c:	ldp	x29, x30, [sp, #160]
  4074a0:	add	sp, sp, #0xb0
  4074a4:	ret
  4074a8:	stp	x29, x30, [sp, #-32]!
  4074ac:	str	x28, [sp, #16]
  4074b0:	mov	x29, sp
  4074b4:	sub	sp, sp, #0x210
  4074b8:	mov	w8, #0x0                   	// #0
  4074bc:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074c0:	add	x9, x9, #0xf38
  4074c4:	mov	w10, #0x1                   	// #1
  4074c8:	adrp	x11, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074cc:	add	x11, x11, #0xf18
  4074d0:	adrp	x12, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074d4:	add	x12, x12, #0xf30
  4074d8:	adrp	x13, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4074dc:	add	x13, x13, #0xa80
  4074e0:	adrp	x14, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074e4:	add	x14, x14, #0xf40
  4074e8:	adrp	x15, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074ec:	add	x15, x15, #0xf28
  4074f0:	adrp	x16, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4074f4:	add	x16, x16, #0xf20
  4074f8:	sub	x17, x29, #0xc
  4074fc:	stur	x0, [x29, #-8]
  407500:	mov	x0, x17
  407504:	stur	w8, [x29, #-244]
  407508:	stur	x9, [x29, #-256]
  40750c:	str	w10, [sp, #268]
  407510:	str	x11, [sp, #256]
  407514:	str	x12, [sp, #248]
  407518:	str	x13, [sp, #240]
  40751c:	str	x14, [sp, #232]
  407520:	str	x15, [sp, #224]
  407524:	str	x16, [sp, #216]
  407528:	bl	4081a0 <sqrt@plt+0x67c0>
  40752c:	ldur	w8, [x29, #-244]
  407530:	sturb	w8, [x29, #-13]
  407534:	ldur	x9, [x29, #-256]
  407538:	str	wzr, [x9]
  40753c:	ldr	w10, [sp, #268]
  407540:	ldr	x11, [sp, #256]
  407544:	str	w10, [x11]
  407548:	ldur	x12, [x29, #-8]
  40754c:	ldrb	w18, [x12]
  407550:	cmp	w18, #0x2d
  407554:	b.ne	40757c <sqrt@plt+0x5b9c>  // b.any
  407558:	ldur	x8, [x29, #-8]
  40755c:	ldrb	w9, [x8, #1]
  407560:	cbnz	w9, 40757c <sqrt@plt+0x5b9c>
  407564:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407568:	add	x8, x8, #0xec8
  40756c:	ldr	x8, [x8]
  407570:	ldr	x9, [sp, #248]
  407574:	str	x8, [x9]
  407578:	b	4075e4 <sqrt@plt+0x5c04>
  40757c:	bl	401870 <__errno_location@plt>
  407580:	str	wzr, [x0]
  407584:	ldur	x0, [x29, #-8]
  407588:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  40758c:	add	x1, x1, #0x82b
  407590:	bl	401890 <fopen@plt>
  407594:	ldr	x8, [sp, #248]
  407598:	str	x0, [x8]
  40759c:	bl	401870 <__errno_location@plt>
  4075a0:	ldr	w9, [x0]
  4075a4:	cbnz	w9, 4075b4 <sqrt@plt+0x5bd4>
  4075a8:	ldr	x8, [sp, #248]
  4075ac:	ldr	x9, [x8]
  4075b0:	cbnz	x9, 4075e4 <sqrt@plt+0x5c04>
  4075b4:	ldur	x1, [x29, #-8]
  4075b8:	sub	x8, x29, #0x20
  4075bc:	mov	x0, x8
  4075c0:	str	x8, [sp, #208]
  4075c4:	bl	40a918 <sqrt@plt+0x8f38>
  4075c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4075cc:	add	x0, x0, #0x2b0
  4075d0:	ldr	x1, [sp, #208]
  4075d4:	ldr	x2, [sp, #240]
  4075d8:	ldr	x3, [sp, #240]
  4075dc:	bl	40acf0 <sqrt@plt+0x9310>
  4075e0:	b	408188 <sqrt@plt+0x67a8>
  4075e4:	ldur	x0, [x29, #-8]
  4075e8:	bl	406710 <sqrt@plt+0x4d30>
  4075ec:	ldr	x8, [sp, #232]
  4075f0:	ldr	x9, [x8]
  4075f4:	cbz	x9, 4075fc <sqrt@plt+0x5c1c>
  4075f8:	bl	405744 <sqrt@plt+0x3d64>
  4075fc:	mov	x8, #0x28                  	// #40
  407600:	mov	x0, x8
  407604:	str	x8, [sp, #200]
  407608:	bl	4139f4 <_Znwm@@Base>
  40760c:	ldr	x8, [sp, #232]
  407610:	str	x0, [x8]
  407614:	ldr	x0, [sp, #200]
  407618:	bl	4139f4 <_Znwm@@Base>
  40761c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  407620:	add	x8, x8, #0xfd0
  407624:	ldr	x8, [x8]
  407628:	stur	x8, [x29, #-40]
  40762c:	ldur	x1, [x29, #-40]
  407630:	str	x0, [sp, #192]
  407634:	bl	40511c <sqrt@plt+0x373c>
  407638:	b	40763c <sqrt@plt+0x5c5c>
  40763c:	ldr	x8, [sp, #232]
  407640:	ldr	x9, [x8]
  407644:	ldr	x10, [sp, #192]
  407648:	str	x10, [x9, #24]
  40764c:	mov	x0, #0x28                  	// #40
  407650:	bl	4139f4 <_Znwm@@Base>
  407654:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  407658:	add	x8, x8, #0xfd0
  40765c:	ldr	x8, [x8]
  407660:	stur	x8, [x29, #-64]
  407664:	ldur	x1, [x29, #-64]
  407668:	str	x0, [sp, #184]
  40766c:	bl	40511c <sqrt@plt+0x373c>
  407670:	b	407674 <sqrt@plt+0x5c94>
  407674:	ldr	x8, [sp, #232]
  407678:	ldr	x9, [x8]
  40767c:	ldr	x10, [sp, #184]
  407680:	str	x10, [x9, #32]
  407684:	ldr	x9, [x8]
  407688:	mov	w11, #0xffffffff            	// #-1
  40768c:	str	w11, [x9]
  407690:	ldr	x9, [x8]
  407694:	str	wzr, [x9, #16]
  407698:	ldr	x9, [x8]
  40769c:	str	w11, [x9, #8]
  4076a0:	ldr	x9, [x8]
  4076a4:	str	wzr, [x9, #20]
  4076a8:	ldr	x9, [x8]
  4076ac:	str	wzr, [x9, #4]
  4076b0:	ldr	x9, [x8]
  4076b4:	str	w11, [x9, #12]
  4076b8:	str	w11, [sp, #180]
  4076bc:	bl	406544 <sqrt@plt+0x4b64>
  4076c0:	stur	w0, [x29, #-80]
  4076c4:	ldur	w11, [x29, #-80]
  4076c8:	sub	x0, x29, #0xc
  4076cc:	stur	w11, [x29, #-12]
  4076d0:	bl	408218 <sqrt@plt+0x6838>
  4076d4:	ldr	w11, [sp, #180]
  4076d8:	cmp	w0, w11
  4076dc:	b.ne	40770c <sqrt@plt+0x5d2c>  // b.any
  4076e0:	b	408188 <sqrt@plt+0x67a8>
  4076e4:	stur	x0, [x29, #-48]
  4076e8:	stur	w1, [x29, #-52]
  4076ec:	ldr	x0, [sp, #192]
  4076f0:	bl	413acc <_ZdlPv@@Base>
  4076f4:	b	408198 <sqrt@plt+0x67b8>
  4076f8:	stur	x0, [x29, #-48]
  4076fc:	stur	w1, [x29, #-52]
  407700:	ldr	x0, [sp, #184]
  407704:	bl	413acc <_ZdlPv@@Base>
  407708:	b	408198 <sqrt@plt+0x67b8>
  40770c:	sub	x0, x29, #0xc
  407710:	bl	408218 <sqrt@plt+0x6838>
  407714:	cmp	w0, #0x78
  407718:	b.eq	407734 <sqrt@plt+0x5d54>  // b.none
  40771c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407720:	add	x0, x0, #0x2c5
  407724:	ldr	x1, [sp, #240]
  407728:	ldr	x2, [sp, #240]
  40772c:	ldr	x3, [sp, #240]
  407730:	bl	40ade0 <sqrt@plt+0x9400>
  407734:	bl	4063c8 <sqrt@plt+0x49e8>
  407738:	stur	x0, [x29, #-72]
  40773c:	ldur	x8, [x29, #-72]
  407740:	ldrb	w9, [x8]
  407744:	cmp	w9, #0x54
  407748:	b.eq	407764 <sqrt@plt+0x5d84>  // b.none
  40774c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407750:	add	x0, x0, #0x2c5
  407754:	ldr	x1, [sp, #240]
  407758:	ldr	x2, [sp, #240]
  40775c:	ldr	x3, [sp, #240]
  407760:	bl	40ade0 <sqrt@plt+0x9400>
  407764:	ldur	x8, [x29, #-72]
  407768:	str	x8, [sp, #168]
  40776c:	cbz	x8, 407778 <sqrt@plt+0x5d98>
  407770:	ldr	x0, [sp, #168]
  407774:	bl	401860 <_ZdaPv@plt>
  407778:	bl	4063c8 <sqrt@plt+0x49e8>
  40777c:	stur	x0, [x29, #-88]
  407780:	ldr	x8, [sp, #224]
  407784:	ldr	x9, [x8]
  407788:	cbnz	x9, 4077bc <sqrt@plt+0x5ddc>
  40778c:	ldur	x8, [x29, #-88]
  407790:	ldr	x9, [sp, #216]
  407794:	str	x8, [x9]
  407798:	bl	40e764 <sqrt@plt+0xcd84>
  40779c:	cbnz	w0, 4077b8 <sqrt@plt+0x5dd8>
  4077a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4077a4:	add	x0, x0, #0x2e5
  4077a8:	ldr	x1, [sp, #240]
  4077ac:	ldr	x2, [sp, #240]
  4077b0:	ldr	x3, [sp, #240]
  4077b4:	bl	40ade0 <sqrt@plt+0x9400>
  4077b8:	b	407808 <sqrt@plt+0x5e28>
  4077bc:	ldr	x8, [sp, #216]
  4077c0:	ldr	x9, [x8]
  4077c4:	cbz	x9, 4077dc <sqrt@plt+0x5dfc>
  4077c8:	ldr	x8, [sp, #216]
  4077cc:	ldr	x0, [x8]
  4077d0:	ldur	x1, [x29, #-88]
  4077d4:	bl	4018a0 <strcmp@plt>
  4077d8:	cbz	w0, 4077f4 <sqrt@plt+0x5e14>
  4077dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4077e0:	add	x0, x0, #0x30d
  4077e4:	ldr	x1, [sp, #240]
  4077e8:	ldr	x2, [sp, #240]
  4077ec:	ldr	x3, [sp, #240]
  4077f0:	bl	40ade0 <sqrt@plt+0x9400>
  4077f4:	ldur	x8, [x29, #-88]
  4077f8:	str	x8, [sp, #160]
  4077fc:	cbz	x8, 407808 <sqrt@plt+0x5e28>
  407800:	ldr	x0, [sp, #160]
  407804:	bl	401860 <_ZdaPv@plt>
  407808:	bl	406b28 <sqrt@plt+0x5148>
  40780c:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  407810:	add	x8, x8, #0x2a0
  407814:	ldr	w9, [x8]
  407818:	mov	w10, #0xa                   	// #10
  40781c:	mul	w9, w10, w9
  407820:	ldr	x8, [sp, #232]
  407824:	ldr	x11, [x8]
  407828:	str	w9, [x11, #4]
  40782c:	bl	406544 <sqrt@plt+0x4b64>
  407830:	stur	w0, [x29, #-92]
  407834:	ldur	w9, [x29, #-92]
  407838:	sub	x0, x29, #0xc
  40783c:	stur	w9, [x29, #-12]
  407840:	bl	408218 <sqrt@plt+0x6838>
  407844:	cmp	w0, #0x78
  407848:	b.eq	407864 <sqrt@plt+0x5e84>  // b.none
  40784c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407850:	add	x0, x0, #0x330
  407854:	ldr	x1, [sp, #240]
  407858:	ldr	x2, [sp, #240]
  40785c:	ldr	x3, [sp, #240]
  407860:	bl	40ade0 <sqrt@plt+0x9400>
  407864:	bl	4063c8 <sqrt@plt+0x49e8>
  407868:	stur	x0, [x29, #-72]
  40786c:	ldur	x8, [x29, #-72]
  407870:	ldrb	w9, [x8]
  407874:	cmp	w9, #0x72
  407878:	b.eq	407894 <sqrt@plt+0x5eb4>  // b.none
  40787c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407880:	add	x0, x0, #0x330
  407884:	ldr	x1, [sp, #240]
  407888:	ldr	x2, [sp, #240]
  40788c:	ldr	x3, [sp, #240]
  407890:	bl	40ade0 <sqrt@plt+0x9400>
  407894:	ldur	x8, [x29, #-72]
  407898:	str	x8, [sp, #152]
  40789c:	cbz	x8, 4078a8 <sqrt@plt+0x5ec8>
  4078a0:	ldr	x0, [sp, #152]
  4078a4:	bl	401860 <_ZdaPv@plt>
  4078a8:	bl	405894 <sqrt@plt+0x3eb4>
  4078ac:	stur	w0, [x29, #-76]
  4078b0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4078b4:	add	x8, x8, #0xaa8
  4078b8:	ldr	w9, [x8]
  4078bc:	stur	w9, [x29, #-96]
  4078c0:	ldur	w9, [x29, #-76]
  4078c4:	ldur	w10, [x29, #-96]
  4078c8:	cmp	w9, w10
  4078cc:	b.eq	4078e8 <sqrt@plt+0x5f08>  // b.none
  4078d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4078d4:	add	x0, x0, #0x353
  4078d8:	ldr	x1, [sp, #240]
  4078dc:	ldr	x2, [sp, #240]
  4078e0:	ldr	x3, [sp, #240]
  4078e4:	bl	40ade0 <sqrt@plt+0x9400>
  4078e8:	bl	405894 <sqrt@plt+0x3eb4>
  4078ec:	stur	w0, [x29, #-76]
  4078f0:	ldur	w8, [x29, #-76]
  4078f4:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  4078f8:	add	x9, x9, #0x298
  4078fc:	ldr	w10, [x9]
  407900:	cmp	w8, w10
  407904:	b.eq	407920 <sqrt@plt+0x5f40>  // b.none
  407908:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40790c:	add	x0, x0, #0x36d
  407910:	ldr	x1, [sp, #240]
  407914:	ldr	x2, [sp, #240]
  407918:	ldr	x3, [sp, #240]
  40791c:	bl	40ade0 <sqrt@plt+0x9400>
  407920:	bl	405894 <sqrt@plt+0x3eb4>
  407924:	stur	w0, [x29, #-76]
  407928:	ldur	w8, [x29, #-76]
  40792c:	adrp	x9, 42b000 <_Znam@GLIBCXX_3.4>
  407930:	add	x9, x9, #0x29c
  407934:	ldr	w10, [x9]
  407938:	cmp	w8, w10
  40793c:	b.eq	407958 <sqrt@plt+0x5f78>  // b.none
  407940:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407944:	add	x0, x0, #0x396
  407948:	ldr	x1, [sp, #240]
  40794c:	ldr	x2, [sp, #240]
  407950:	ldr	x3, [sp, #240]
  407954:	bl	40ade0 <sqrt@plt+0x9400>
  407958:	bl	406b28 <sqrt@plt+0x5148>
  40795c:	bl	406544 <sqrt@plt+0x4b64>
  407960:	stur	w0, [x29, #-100]
  407964:	ldur	w8, [x29, #-100]
  407968:	sub	x0, x29, #0xc
  40796c:	stur	w8, [x29, #-12]
  407970:	mov	w1, #0x78                  	// #120
  407974:	bl	408504 <sqrt@plt+0x6b24>
  407978:	tbnz	w0, #0, 407980 <sqrt@plt+0x5fa0>
  40797c:	b	407998 <sqrt@plt+0x5fb8>
  407980:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407984:	add	x0, x0, #0x3bd
  407988:	ldr	x1, [sp, #240]
  40798c:	ldr	x2, [sp, #240]
  407990:	ldr	x3, [sp, #240]
  407994:	bl	40ade0 <sqrt@plt+0x9400>
  407998:	bl	4063c8 <sqrt@plt+0x49e8>
  40799c:	stur	x0, [x29, #-72]
  4079a0:	ldur	x8, [x29, #-72]
  4079a4:	ldrb	w9, [x8]
  4079a8:	cmp	w9, #0x69
  4079ac:	b.eq	4079c8 <sqrt@plt+0x5fe8>  // b.none
  4079b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4079b4:	add	x0, x0, #0x3bd
  4079b8:	ldr	x1, [sp, #240]
  4079bc:	ldr	x2, [sp, #240]
  4079c0:	ldr	x3, [sp, #240]
  4079c4:	bl	40ade0 <sqrt@plt+0x9400>
  4079c8:	ldur	x8, [x29, #-72]
  4079cc:	str	x8, [sp, #144]
  4079d0:	cbz	x8, 4079dc <sqrt@plt+0x5ffc>
  4079d4:	ldr	x0, [sp, #144]
  4079d8:	bl	401860 <_ZdaPv@plt>
  4079dc:	bl	406b28 <sqrt@plt+0x5148>
  4079e0:	ldr	x8, [sp, #224]
  4079e4:	ldr	x9, [x8]
  4079e8:	cbnz	x9, 4079f8 <sqrt@plt+0x6018>
  4079ec:	bl	404cbc <sqrt@plt+0x32dc>
  4079f0:	ldr	x8, [sp, #224]
  4079f4:	str	x0, [x8]
  4079f8:	ldurb	w8, [x29, #-13]
  4079fc:	eor	w8, w8, #0x1
  407a00:	tbnz	w8, #0, 407a08 <sqrt@plt+0x6028>
  407a04:	b	4080f0 <sqrt@plt+0x6710>
  407a08:	bl	406544 <sqrt@plt+0x4b64>
  407a0c:	stur	w0, [x29, #-104]
  407a10:	ldur	w8, [x29, #-104]
  407a14:	sub	x0, x29, #0xc
  407a18:	stur	w8, [x29, #-12]
  407a1c:	mov	w1, #0xffffffff            	// #-1
  407a20:	bl	4084d0 <sqrt@plt+0x6af0>
  407a24:	tbnz	w0, #0, 407a2c <sqrt@plt+0x604c>
  407a28:	b	407a30 <sqrt@plt+0x6050>
  407a2c:	b	4080f0 <sqrt@plt+0x6710>
  407a30:	sub	x0, x29, #0xc
  407a34:	bl	408218 <sqrt@plt+0x6838>
  407a38:	subs	w8, w0, #0x23
  407a3c:	mov	w9, w8
  407a40:	ubfx	x9, x9, #0, #32
  407a44:	cmp	x9, #0x55
  407a48:	str	x9, [sp, #136]
  407a4c:	b.hi	4080b0 <sqrt@plt+0x66d0>  // b.pmore
  407a50:	adrp	x8, 415000 <_ZdlPvm@@Base+0x1508>
  407a54:	add	x8, x8, #0xed0
  407a58:	ldr	x11, [sp, #136]
  407a5c:	ldrsw	x10, [x8, x11, lsl #2]
  407a60:	add	x9, x8, x10
  407a64:	br	x9
  407a68:	bl	4065dc <sqrt@plt+0x4bfc>
  407a6c:	b	4080ec <sqrt@plt+0x670c>
  407a70:	bl	4062ac <sqrt@plt+0x48cc>
  407a74:	stur	w0, [x29, #-112]
  407a78:	ldur	x8, [x29, #-256]
  407a7c:	ldr	w9, [x8]
  407a80:	cmp	w9, #0x0
  407a84:	cset	w9, gt
  407a88:	tbnz	w9, #0, 407a98 <sqrt@plt+0x60b8>
  407a8c:	sub	x0, x29, #0xc
  407a90:	bl	4081b8 <sqrt@plt+0x67d8>
  407a94:	bl	4057d0 <sqrt@plt+0x3df0>
  407a98:	sub	x0, x29, #0x70
  407a9c:	bl	408218 <sqrt@plt+0x6838>
  407aa0:	bl	4018c0 <isdigit@plt>
  407aa4:	cbnz	w0, 407ad8 <sqrt@plt+0x60f8>
  407aa8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407aac:	add	x0, x0, #0x3e0
  407ab0:	ldr	x1, [sp, #240]
  407ab4:	ldr	x2, [sp, #240]
  407ab8:	ldr	x3, [sp, #240]
  407abc:	bl	40acf0 <sqrt@plt+0x9310>
  407ac0:	sub	x0, x29, #0x74
  407ac4:	mov	w8, wzr
  407ac8:	mov	w1, w8
  407acc:	bl	408280 <sqrt@plt+0x68a0>
  407ad0:	ldur	w8, [x29, #-116]
  407ad4:	stur	w8, [x29, #-112]
  407ad8:	sub	x0, x29, #0xc
  407adc:	bl	4081b8 <sqrt@plt+0x67d8>
  407ae0:	sub	x8, x29, #0x6b
  407ae4:	sturb	w0, [x29, #-107]
  407ae8:	sub	x0, x29, #0x70
  407aec:	str	x8, [sp, #128]
  407af0:	bl	4081b8 <sqrt@plt+0x67d8>
  407af4:	ldr	x8, [sp, #128]
  407af8:	strb	w0, [x8, #1]
  407afc:	mov	w9, #0x0                   	// #0
  407b00:	strb	w9, [x8, #2]
  407b04:	bl	401870 <__errno_location@plt>
  407b08:	str	wzr, [x0]
  407b0c:	ldr	x0, [sp, #128]
  407b10:	mov	x8, xzr
  407b14:	mov	x1, x8
  407b18:	mov	w2, #0xa                   	// #10
  407b1c:	bl	401700 <strtol@plt>
  407b20:	stur	x0, [x29, #-128]
  407b24:	bl	401870 <__errno_location@plt>
  407b28:	ldr	w9, [x0]
  407b2c:	cbz	w9, 407b48 <sqrt@plt+0x6168>
  407b30:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407b34:	add	x0, x0, #0x3ef
  407b38:	ldr	x1, [sp, #240]
  407b3c:	ldr	x2, [sp, #240]
  407b40:	ldr	x3, [sp, #240]
  407b44:	bl	40acf0 <sqrt@plt+0x9310>
  407b48:	ldur	x8, [x29, #-128]
  407b4c:	stur	w8, [x29, #-132]
  407b50:	ldur	w8, [x29, #-132]
  407b54:	ldr	x9, [sp, #232]
  407b58:	ldr	x10, [x9]
  407b5c:	ldr	w11, [x10, #8]
  407b60:	add	w8, w11, w8
  407b64:	str	w8, [x10, #8]
  407b68:	bl	4062ac <sqrt@plt+0x48cc>
  407b6c:	stur	w0, [x29, #-136]
  407b70:	ldur	w8, [x29, #-136]
  407b74:	sub	x0, x29, #0x70
  407b78:	stur	w8, [x29, #-112]
  407b7c:	bl	408218 <sqrt@plt+0x6838>
  407b80:	cmp	w0, #0xa
  407b84:	b.eq	407b9c <sqrt@plt+0x61bc>  // b.none
  407b88:	sub	x0, x29, #0x70
  407b8c:	bl	408218 <sqrt@plt+0x6838>
  407b90:	mov	w8, #0xffffffff            	// #-1
  407b94:	cmp	w0, w8
  407b98:	b.ne	407bb8 <sqrt@plt+0x61d8>  // b.any
  407b9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407ba0:	add	x0, x0, #0x409
  407ba4:	ldr	x1, [sp, #240]
  407ba8:	ldr	x2, [sp, #240]
  407bac:	ldr	x3, [sp, #240]
  407bb0:	bl	40acf0 <sqrt@plt+0x9310>
  407bb4:	b	407bf4 <sqrt@plt+0x6214>
  407bb8:	ldr	x8, [sp, #224]
  407bbc:	ldr	x0, [x8]
  407bc0:	sub	x9, x29, #0x70
  407bc4:	str	x0, [sp, #120]
  407bc8:	mov	x0, x9
  407bcc:	bl	408538 <sqrt@plt+0x6b58>
  407bd0:	ldr	x8, [sp, #232]
  407bd4:	ldr	x2, [x8]
  407bd8:	ldr	x9, [sp, #120]
  407bdc:	str	w0, [sp, #116]
  407be0:	mov	x0, x9
  407be4:	ldr	w1, [sp, #116]
  407be8:	mov	x10, xzr
  407bec:	mov	x3, x10
  407bf0:	bl	408b84 <sqrt@plt+0x71a4>
  407bf4:	b	4080ec <sqrt@plt+0x670c>
  407bf8:	ldur	x8, [x29, #-256]
  407bfc:	ldr	w9, [x8]
  407c00:	cmp	w9, #0x0
  407c04:	cset	w9, gt
  407c08:	tbnz	w9, #0, 407c18 <sqrt@plt+0x6238>
  407c0c:	sub	x0, x29, #0xc
  407c10:	bl	4081b8 <sqrt@plt+0x67d8>
  407c14:	bl	4057d0 <sqrt@plt+0x3df0>
  407c18:	bl	4062ac <sqrt@plt+0x48cc>
  407c1c:	sub	x8, x29, #0x8c
  407c20:	stur	w0, [x29, #-140]
  407c24:	mov	x0, x8
  407c28:	mov	w1, #0xa                   	// #10
  407c2c:	bl	4083ac <sqrt@plt+0x69cc>
  407c30:	tbnz	w0, #0, 407c48 <sqrt@plt+0x6268>
  407c34:	sub	x0, x29, #0x8c
  407c38:	mov	w1, #0xffffffff            	// #-1
  407c3c:	bl	4084d0 <sqrt@plt+0x6af0>
  407c40:	tbnz	w0, #0, 407c48 <sqrt@plt+0x6268>
  407c44:	b	407c64 <sqrt@plt+0x6284>
  407c48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  407c4c:	add	x0, x0, #0x425
  407c50:	ldr	x1, [sp, #240]
  407c54:	ldr	x2, [sp, #240]
  407c58:	ldr	x3, [sp, #240]
  407c5c:	bl	40acf0 <sqrt@plt+0x9310>
  407c60:	b	407ca0 <sqrt@plt+0x62c0>
  407c64:	ldr	x8, [sp, #224]
  407c68:	ldr	x0, [x8]
  407c6c:	sub	x9, x29, #0x8c
  407c70:	str	x0, [sp, #104]
  407c74:	mov	x0, x9
  407c78:	bl	408538 <sqrt@plt+0x6b58>
  407c7c:	ldr	x8, [sp, #232]
  407c80:	ldr	x2, [x8]
  407c84:	ldr	x9, [sp, #104]
  407c88:	str	w0, [sp, #100]
  407c8c:	mov	x0, x9
  407c90:	ldr	w1, [sp, #100]
  407c94:	mov	x10, xzr
  407c98:	mov	x3, x10
  407c9c:	bl	408b84 <sqrt@plt+0x71a4>
  407ca0:	b	4080ec <sqrt@plt+0x670c>
  407ca4:	ldur	x8, [x29, #-256]
  407ca8:	ldr	w9, [x8]
  407cac:	cmp	w9, #0x0
  407cb0:	cset	w9, gt
  407cb4:	tbnz	w9, #0, 407cc4 <sqrt@plt+0x62e4>
  407cb8:	sub	x0, x29, #0xc
  407cbc:	bl	4081b8 <sqrt@plt+0x67d8>
  407cc0:	bl	4057d0 <sqrt@plt+0x3df0>
  407cc4:	bl	4063c8 <sqrt@plt+0x49e8>
  407cc8:	stur	x0, [x29, #-152]
  407ccc:	ldr	x8, [sp, #224]
  407cd0:	ldr	x0, [x8]
  407cd4:	ldur	x1, [x29, #-152]
  407cd8:	ldr	x9, [sp, #232]
  407cdc:	ldr	x2, [x9]
  407ce0:	mov	x10, xzr
  407ce4:	mov	x3, x10
  407ce8:	bl	408ea0 <sqrt@plt+0x74c0>
  407cec:	ldur	x8, [x29, #-152]
  407cf0:	str	x8, [sp, #88]
  407cf4:	cbz	x8, 407d00 <sqrt@plt+0x6320>
  407cf8:	ldr	x0, [sp, #88]
  407cfc:	bl	401860 <_ZdaPv@plt>
  407d00:	b	4080ec <sqrt@plt+0x670c>
  407d04:	ldur	x8, [x29, #-256]
  407d08:	ldr	w9, [x8]
  407d0c:	cmp	w9, #0x0
  407d10:	cset	w9, gt
  407d14:	tbnz	w9, #0, 407d24 <sqrt@plt+0x6344>
  407d18:	sub	x0, x29, #0xc
  407d1c:	bl	4081b8 <sqrt@plt+0x67d8>
  407d20:	bl	4057d0 <sqrt@plt+0x3df0>
  407d24:	bl	406cc0 <sqrt@plt+0x52e0>
  407d28:	b	4080ec <sqrt@plt+0x670c>
  407d2c:	bl	405894 <sqrt@plt+0x3eb4>
  407d30:	ldr	x8, [sp, #232]
  407d34:	ldr	x9, [x8]
  407d38:	str	w0, [x9]
  407d3c:	b	4080ec <sqrt@plt+0x670c>
  407d40:	bl	40611c <sqrt@plt+0x473c>
  407d44:	stur	x0, [x29, #-160]
  407d48:	ldur	x0, [x29, #-160]
  407d4c:	bl	4067dc <sqrt@plt+0x4dfc>
  407d50:	ldur	x8, [x29, #-160]
  407d54:	str	x8, [sp, #80]
  407d58:	cbz	x8, 407d64 <sqrt@plt+0x6384>
  407d5c:	ldr	x0, [sp, #80]
  407d60:	bl	401860 <_ZdaPv@plt>
  407d64:	b	4080ec <sqrt@plt+0x670c>
  407d68:	bl	405894 <sqrt@plt+0x3eb4>
  407d6c:	ldr	x8, [sp, #232]
  407d70:	ldr	x9, [x8]
  407d74:	ldr	w10, [x9, #8]
  407d78:	add	w10, w10, w0
  407d7c:	str	w10, [x9, #8]
  407d80:	b	4080ec <sqrt@plt+0x670c>
  407d84:	bl	405894 <sqrt@plt+0x3eb4>
  407d88:	ldr	x8, [sp, #232]
  407d8c:	ldr	x9, [x8]
  407d90:	str	w0, [x9, #8]
  407d94:	b	4080ec <sqrt@plt+0x670c>
  407d98:	ldr	x8, [sp, #232]
  407d9c:	ldr	x9, [x8]
  407da0:	ldr	x0, [x9, #24]
  407da4:	bl	406b3c <sqrt@plt+0x515c>
  407da8:	ldr	x8, [sp, #224]
  407dac:	ldr	x9, [x8]
  407db0:	ldr	x10, [sp, #232]
  407db4:	ldr	x1, [x10]
  407db8:	ldr	x11, [x9]
  407dbc:	ldr	x11, [x11, #32]
  407dc0:	mov	x0, x9
  407dc4:	blr	x11
  407dc8:	b	4080ec <sqrt@plt+0x670c>
  407dcc:	ldur	x8, [x29, #-256]
  407dd0:	ldr	w9, [x8]
  407dd4:	cmp	w9, #0x0
  407dd8:	cset	w9, gt
  407ddc:	tbnz	w9, #0, 407dec <sqrt@plt+0x640c>
  407de0:	sub	x0, x29, #0xc
  407de4:	bl	4081b8 <sqrt@plt+0x67d8>
  407de8:	bl	4057d0 <sqrt@plt+0x3df0>
  407dec:	ldr	x8, [sp, #224]
  407df0:	ldr	x9, [x8]
  407df4:	ldr	x10, [x9]
  407df8:	ldr	x10, [x10, #72]
  407dfc:	mov	x0, x9
  407e00:	blr	x10
  407e04:	bl	405894 <sqrt@plt+0x3eb4>
  407e08:	bl	405894 <sqrt@plt+0x3eb4>
  407e0c:	b	4080ec <sqrt@plt+0x670c>
  407e10:	ldur	x8, [x29, #-256]
  407e14:	ldr	w9, [x8]
  407e18:	cmp	w9, #0x0
  407e1c:	cset	w9, gt
  407e20:	tbnz	w9, #0, 407e30 <sqrt@plt+0x6450>
  407e24:	sub	x0, x29, #0xc
  407e28:	bl	4081b8 <sqrt@plt+0x67d8>
  407e2c:	bl	4057d0 <sqrt@plt+0x3df0>
  407e30:	ldr	x8, [sp, #224]
  407e34:	ldr	x9, [x8]
  407e38:	str	x9, [sp, #72]
  407e3c:	bl	405894 <sqrt@plt+0x3eb4>
  407e40:	ldr	x8, [sp, #232]
  407e44:	ldr	x2, [x8]
  407e48:	ldr	x9, [sp, #72]
  407e4c:	ldr	x10, [x9]
  407e50:	ldr	x10, [x10, #16]
  407e54:	str	w0, [sp, #68]
  407e58:	mov	x0, x9
  407e5c:	ldr	w1, [sp, #68]
  407e60:	mov	x11, xzr
  407e64:	mov	x3, x11
  407e68:	blr	x10
  407e6c:	b	4080ec <sqrt@plt+0x670c>
  407e70:	ldur	x8, [x29, #-256]
  407e74:	ldr	w9, [x8]
  407e78:	cmp	w9, #0x0
  407e7c:	cset	w9, le
  407e80:	tbnz	w9, #0, 407ea8 <sqrt@plt+0x64c8>
  407e84:	ldr	x8, [sp, #224]
  407e88:	ldr	x9, [x8]
  407e8c:	ldr	x10, [sp, #232]
  407e90:	ldr	x11, [x10]
  407e94:	ldr	w1, [x11, #12]
  407e98:	ldr	x11, [x9]
  407e9c:	ldr	x11, [x11, #56]
  407ea0:	mov	x0, x9
  407ea4:	blr	x11
  407ea8:	ldur	x8, [x29, #-256]
  407eac:	ldr	w9, [x8]
  407eb0:	add	w9, w9, #0x1
  407eb4:	str	w9, [x8]
  407eb8:	ldr	x10, [sp, #224]
  407ebc:	ldr	x11, [x10]
  407ec0:	str	x11, [sp, #56]
  407ec4:	bl	405894 <sqrt@plt+0x3eb4>
  407ec8:	ldr	x8, [sp, #56]
  407ecc:	ldr	x10, [x8]
  407ed0:	ldr	x10, [x10, #48]
  407ed4:	str	w0, [sp, #52]
  407ed8:	mov	x0, x8
  407edc:	ldr	w1, [sp, #52]
  407ee0:	blr	x10
  407ee4:	ldr	x8, [sp, #232]
  407ee8:	ldr	x10, [x8]
  407eec:	str	wzr, [x10, #12]
  407ef0:	b	4080ec <sqrt@plt+0x670c>
  407ef4:	bl	405894 <sqrt@plt+0x3eb4>
  407ef8:	ldr	x8, [sp, #232]
  407efc:	ldr	x9, [x8]
  407f00:	str	w0, [x9, #4]
  407f04:	ldr	x9, [x8]
  407f08:	ldr	w10, [x9, #16]
  407f0c:	ldr	x9, [x8]
  407f10:	ldr	w11, [x9, #4]
  407f14:	cmp	w10, w11
  407f18:	b.ne	407f28 <sqrt@plt+0x6548>  // b.any
  407f1c:	ldr	x8, [sp, #232]
  407f20:	ldr	x9, [x8]
  407f24:	str	wzr, [x9, #16]
  407f28:	b	4080ec <sqrt@plt+0x670c>
  407f2c:	ldur	x8, [x29, #-256]
  407f30:	ldr	w9, [x8]
  407f34:	cmp	w9, #0x0
  407f38:	cset	w9, gt
  407f3c:	tbnz	w9, #0, 407f4c <sqrt@plt+0x656c>
  407f40:	sub	x0, x29, #0xc
  407f44:	bl	4081b8 <sqrt@plt+0x67d8>
  407f48:	bl	4057d0 <sqrt@plt+0x3df0>
  407f4c:	bl	4063c8 <sqrt@plt+0x49e8>
  407f50:	stur	x0, [x29, #-176]
  407f54:	stur	xzr, [x29, #-184]
  407f58:	ldur	x8, [x29, #-176]
  407f5c:	ldur	x9, [x29, #-184]
  407f60:	add	x10, x9, #0x1
  407f64:	stur	x10, [x29, #-184]
  407f68:	ldrb	w11, [x8, x9]
  407f6c:	sturb	w11, [x29, #-161]
  407f70:	cbz	w11, 407fac <sqrt@plt+0x65cc>
  407f74:	ldr	x8, [sp, #224]
  407f78:	ldr	x0, [x8]
  407f7c:	ldurb	w1, [x29, #-161]
  407f80:	ldr	x9, [sp, #232]
  407f84:	ldr	x2, [x9]
  407f88:	sub	x3, x29, #0xbc
  407f8c:	bl	408b84 <sqrt@plt+0x71a4>
  407f90:	ldur	w10, [x29, #-188]
  407f94:	ldr	x8, [sp, #232]
  407f98:	ldr	x9, [x8]
  407f9c:	ldr	w11, [x9, #8]
  407fa0:	add	w10, w11, w10
  407fa4:	str	w10, [x9, #8]
  407fa8:	b	407f58 <sqrt@plt+0x6578>
  407fac:	ldur	x8, [x29, #-176]
  407fb0:	str	x8, [sp, #40]
  407fb4:	cbz	x8, 407fc0 <sqrt@plt+0x65e0>
  407fb8:	ldr	x0, [sp, #40]
  407fbc:	bl	401860 <_ZdaPv@plt>
  407fc0:	b	4080ec <sqrt@plt+0x670c>
  407fc4:	ldur	x8, [x29, #-256]
  407fc8:	ldr	w9, [x8]
  407fcc:	cmp	w9, #0x0
  407fd0:	cset	w9, gt
  407fd4:	tbnz	w9, #0, 407fe4 <sqrt@plt+0x6604>
  407fd8:	sub	x0, x29, #0xc
  407fdc:	bl	4081b8 <sqrt@plt+0x67d8>
  407fe0:	bl	4057d0 <sqrt@plt+0x3df0>
  407fe4:	bl	405894 <sqrt@plt+0x3eb4>
  407fe8:	stur	w0, [x29, #-196]
  407fec:	bl	4063c8 <sqrt@plt+0x49e8>
  407ff0:	stur	x0, [x29, #-208]
  407ff4:	stur	xzr, [x29, #-216]
  407ff8:	ldur	x8, [x29, #-208]
  407ffc:	ldur	x9, [x29, #-216]
  408000:	add	x10, x9, #0x1
  408004:	stur	x10, [x29, #-216]
  408008:	ldrb	w11, [x8, x9]
  40800c:	sturb	w11, [x29, #-189]
  408010:	cbz	w11, 408054 <sqrt@plt+0x6674>
  408014:	ldr	x8, [sp, #224]
  408018:	ldr	x0, [x8]
  40801c:	ldurb	w1, [x29, #-189]
  408020:	ldr	x9, [sp, #232]
  408024:	ldr	x2, [x9]
  408028:	sub	x3, x29, #0xdc
  40802c:	bl	408b84 <sqrt@plt+0x71a4>
  408030:	ldur	w10, [x29, #-220]
  408034:	ldur	w11, [x29, #-196]
  408038:	add	w10, w10, w11
  40803c:	ldr	x8, [sp, #232]
  408040:	ldr	x9, [x8]
  408044:	ldr	w11, [x9, #8]
  408048:	add	w10, w11, w10
  40804c:	str	w10, [x9, #8]
  408050:	b	407ff8 <sqrt@plt+0x6618>
  408054:	ldur	x8, [x29, #-208]
  408058:	str	x8, [sp, #32]
  40805c:	cbz	x8, 408068 <sqrt@plt+0x6688>
  408060:	ldr	x0, [sp, #32]
  408064:	bl	401860 <_ZdaPv@plt>
  408068:	b	4080ec <sqrt@plt+0x670c>
  40806c:	bl	405894 <sqrt@plt+0x3eb4>
  408070:	ldr	x8, [sp, #232]
  408074:	ldr	x9, [x8]
  408078:	ldr	w10, [x9, #12]
  40807c:	add	w10, w10, w0
  408080:	str	w10, [x9, #12]
  408084:	b	4080ec <sqrt@plt+0x670c>
  408088:	bl	405894 <sqrt@plt+0x3eb4>
  40808c:	ldr	x8, [sp, #232]
  408090:	ldr	x9, [x8]
  408094:	str	w0, [x9, #12]
  408098:	b	4080ec <sqrt@plt+0x670c>
  40809c:	b	4080ec <sqrt@plt+0x670c>
  4080a0:	bl	40715c <sqrt@plt+0x577c>
  4080a4:	and	w8, w0, #0x1
  4080a8:	sturb	w8, [x29, #-13]
  4080ac:	b	4080ec <sqrt@plt+0x670c>
  4080b0:	sub	x0, x29, #0xc
  4080b4:	bl	408538 <sqrt@plt+0x6b58>
  4080b8:	sub	x8, x29, #0xf0
  4080bc:	str	w0, [sp, #28]
  4080c0:	mov	x0, x8
  4080c4:	ldr	w1, [sp, #28]
  4080c8:	str	x8, [sp, #16]
  4080cc:	bl	40a9f8 <sqrt@plt+0x9018>
  4080d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  4080d4:	add	x0, x0, #0x445
  4080d8:	ldr	x1, [sp, #16]
  4080dc:	ldr	x2, [sp, #240]
  4080e0:	ldr	x3, [sp, #240]
  4080e4:	bl	40ad9c <sqrt@plt+0x93bc>
  4080e8:	bl	4065dc <sqrt@plt+0x4bfc>
  4080ec:	b	4079f8 <sqrt@plt+0x6018>
  4080f0:	ldur	x8, [x29, #-256]
  4080f4:	ldr	w9, [x8]
  4080f8:	cmp	w9, #0x0
  4080fc:	cset	w9, le
  408100:	tbnz	w9, #0, 408128 <sqrt@plt+0x6748>
  408104:	ldr	x8, [sp, #224]
  408108:	ldr	x9, [x8]
  40810c:	ldr	x10, [sp, #232]
  408110:	ldr	x11, [x10]
  408114:	ldr	w1, [x11, #12]
  408118:	ldr	x11, [x9]
  40811c:	ldr	x11, [x11, #56]
  408120:	mov	x0, x9
  408124:	blr	x11
  408128:	ldr	x8, [sp, #224]
  40812c:	ldr	x9, [x8]
  408130:	str	x9, [sp, #8]
  408134:	cbz	x9, 40814c <sqrt@plt+0x676c>
  408138:	ldr	x8, [sp, #8]
  40813c:	ldr	x9, [x8]
  408140:	ldr	x9, [x9, #8]
  408144:	mov	x0, x8
  408148:	blr	x9
  40814c:	mov	x8, xzr
  408150:	ldr	x9, [sp, #224]
  408154:	str	x8, [x9]
  408158:	ldr	x8, [sp, #248]
  40815c:	ldr	x0, [x8]
  408160:	bl	4016e0 <fclose@plt>
  408164:	ldurb	w10, [x29, #-13]
  408168:	tbnz	w10, #0, 408184 <sqrt@plt+0x67a4>
  40816c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408170:	add	x0, x0, #0x45f
  408174:	ldr	x1, [sp, #240]
  408178:	ldr	x2, [sp, #240]
  40817c:	ldr	x3, [sp, #240]
  408180:	bl	40ad9c <sqrt@plt+0x93bc>
  408184:	bl	405744 <sqrt@plt+0x3d64>
  408188:	add	sp, sp, #0x210
  40818c:	ldr	x28, [sp, #16]
  408190:	ldp	x29, x30, [sp], #32
  408194:	ret
  408198:	ldur	x0, [x29, #-48]
  40819c:	bl	401970 <_Unwind_Resume@plt>
  4081a0:	sub	sp, sp, #0x10
  4081a4:	str	x0, [sp, #8]
  4081a8:	ldr	x8, [sp, #8]
  4081ac:	str	wzr, [x8]
  4081b0:	add	sp, sp, #0x10
  4081b4:	ret
  4081b8:	sub	sp, sp, #0x10
  4081bc:	str	x0, [sp, #8]
  4081c0:	ldr	x8, [sp, #8]
  4081c4:	ldr	w9, [x8]
  4081c8:	mov	w0, w9
  4081cc:	add	sp, sp, #0x10
  4081d0:	ret
  4081d4:	sub	sp, sp, #0x10
  4081d8:	mov	w8, #0x1                   	// #1
  4081dc:	str	w0, [sp, #12]
  4081e0:	ldr	w9, [sp, #12]
  4081e4:	and	w9, w9, #0x1
  4081e8:	mov	w10, wzr
  4081ec:	cmp	w9, #0x1
  4081f0:	csel	w8, w8, w10, eq  // eq = none
  4081f4:	and	w0, w8, #0x1
  4081f8:	add	sp, sp, #0x10
  4081fc:	ret
  408200:	sub	sp, sp, #0x10
  408204:	str	x0, [sp, #8]
  408208:	ldr	x8, [sp, #8]
  40820c:	ldr	x0, [x8, #8]
  408210:	add	sp, sp, #0x10
  408214:	ret
  408218:	sub	sp, sp, #0x10
  40821c:	str	x0, [sp, #8]
  408220:	ldr	x8, [sp, #8]
  408224:	ldr	w0, [x8]
  408228:	add	sp, sp, #0x10
  40822c:	ret
  408230:	sub	sp, sp, #0x30
  408234:	stp	x29, x30, [sp, #32]
  408238:	add	x29, sp, #0x20
  40823c:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  408240:	add	x8, x8, #0xf30
  408244:	sub	x0, x29, #0x4
  408248:	ldr	x8, [x8]
  40824c:	str	x0, [sp, #16]
  408250:	mov	x0, x8
  408254:	bl	4017c0 <getc@plt>
  408258:	ldr	x8, [sp, #16]
  40825c:	str	w0, [sp, #12]
  408260:	mov	x0, x8
  408264:	ldr	w1, [sp, #12]
  408268:	bl	408280 <sqrt@plt+0x68a0>
  40826c:	ldur	w9, [x29, #-4]
  408270:	mov	w0, w9
  408274:	ldp	x29, x30, [sp, #32]
  408278:	add	sp, sp, #0x30
  40827c:	ret
  408280:	sub	sp, sp, #0x10
  408284:	str	x0, [sp, #8]
  408288:	str	w1, [sp, #4]
  40828c:	ldr	x8, [sp, #8]
  408290:	ldr	w9, [sp, #4]
  408294:	str	w9, [x8]
  408298:	add	sp, sp, #0x10
  40829c:	ret
  4082a0:	sub	sp, sp, #0x20
  4082a4:	stp	x29, x30, [sp, #16]
  4082a8:	add	x29, sp, #0x10
  4082ac:	mov	w1, #0xffffffff            	// #-1
  4082b0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4082b4:	add	x8, x8, #0xa80
  4082b8:	sub	x9, x29, #0x4
  4082bc:	stur	w0, [x29, #-4]
  4082c0:	mov	x0, x9
  4082c4:	str	x8, [sp]
  4082c8:	bl	408588 <sqrt@plt+0x6ba8>
  4082cc:	tbnz	w0, #0, 4082d4 <sqrt@plt+0x68f4>
  4082d0:	b	408318 <sqrt@plt+0x6938>
  4082d4:	sub	x0, x29, #0x4
  4082d8:	bl	408218 <sqrt@plt+0x6838>
  4082dc:	str	w0, [sp, #8]
  4082e0:	ldr	w0, [sp, #8]
  4082e4:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  4082e8:	add	x8, x8, #0xf30
  4082ec:	ldr	x1, [x8]
  4082f0:	bl	401660 <ungetc@plt>
  4082f4:	mov	w9, #0xffffffff            	// #-1
  4082f8:	cmp	w0, w9
  4082fc:	b.ne	408318 <sqrt@plt+0x6938>  // b.any
  408300:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408304:	add	x0, x0, #0x48c
  408308:	ldr	x1, [sp]
  40830c:	ldr	x2, [sp]
  408310:	ldr	x3, [sp]
  408314:	bl	40ade0 <sqrt@plt+0x9400>
  408318:	ldp	x29, x30, [sp, #16]
  40831c:	add	sp, sp, #0x20
  408320:	ret
  408324:	sub	sp, sp, #0x30
  408328:	stp	x29, x30, [sp, #32]
  40832c:	add	x29, sp, #0x20
  408330:	mov	w1, #0x20                  	// #32
  408334:	sub	x8, x29, #0x4
  408338:	sub	x9, x29, #0x8
  40833c:	stur	w0, [x29, #-4]
  408340:	mov	x0, x9
  408344:	str	x8, [sp, #8]
  408348:	bl	408280 <sqrt@plt+0x68a0>
  40834c:	ldur	w10, [x29, #-8]
  408350:	mov	w1, w10
  408354:	ldr	x0, [sp, #8]
  408358:	bl	408554 <sqrt@plt+0x6b74>
  40835c:	mov	w10, #0x1                   	// #1
  408360:	str	w10, [sp, #4]
  408364:	tbnz	w0, #0, 408388 <sqrt@plt+0x69a8>
  408368:	sub	x0, x29, #0xc
  40836c:	mov	w1, #0x9                   	// #9
  408370:	bl	408280 <sqrt@plt+0x68a0>
  408374:	ldur	w8, [x29, #-12]
  408378:	mov	w1, w8
  40837c:	sub	x0, x29, #0x4
  408380:	bl	408554 <sqrt@plt+0x6b74>
  408384:	str	w0, [sp, #4]
  408388:	ldr	w8, [sp, #4]
  40838c:	mov	w9, #0x1                   	// #1
  408390:	mov	w10, wzr
  408394:	tst	w8, #0x1
  408398:	csel	w8, w9, w10, ne  // ne = any
  40839c:	and	w0, w8, #0x1
  4083a0:	ldp	x29, x30, [sp, #32]
  4083a4:	add	sp, sp, #0x30
  4083a8:	ret
  4083ac:	sub	sp, sp, #0x10
  4083b0:	str	x0, [sp, #8]
  4083b4:	strb	w1, [sp, #7]
  4083b8:	ldr	x8, [sp, #8]
  4083bc:	ldr	w9, [x8]
  4083c0:	ldrb	w10, [sp, #7]
  4083c4:	mov	w11, #0x1                   	// #1
  4083c8:	mov	w12, wzr
  4083cc:	cmp	w9, w10
  4083d0:	csel	w9, w11, w12, eq  // eq = none
  4083d4:	and	w0, w9, #0x1
  4083d8:	add	sp, sp, #0x10
  4083dc:	ret
  4083e0:	sub	sp, sp, #0x10
  4083e4:	str	x0, [sp, #8]
  4083e8:	ldr	x8, [sp, #8]
  4083ec:	ldr	x8, [x8, #8]
  4083f0:	mov	w9, wzr
  4083f4:	mov	w10, #0x1                   	// #1
  4083f8:	cmp	x8, #0x0
  4083fc:	csel	w9, w9, w10, hi  // hi = pmore
  408400:	and	w0, w9, #0x1
  408404:	add	sp, sp, #0x10
  408408:	ret
  40840c:	sub	sp, sp, #0x30
  408410:	stp	x29, x30, [sp, #32]
  408414:	add	x29, sp, #0x20
  408418:	stur	w1, [x29, #-4]
  40841c:	str	x0, [sp, #16]
  408420:	ldr	x0, [sp, #16]
  408424:	ldur	w8, [x29, #-4]
  408428:	str	w8, [sp, #12]
  40842c:	ldr	w8, [sp, #12]
  408430:	mov	w1, w8
  408434:	bl	408554 <sqrt@plt+0x6b74>
  408438:	eor	w8, w0, #0x1
  40843c:	and	w0, w8, #0x1
  408440:	ldp	x29, x30, [sp, #32]
  408444:	add	sp, sp, #0x30
  408448:	ret
  40844c:	sub	sp, sp, #0x30
  408450:	stp	x29, x30, [sp, #32]
  408454:	add	x29, sp, #0x20
  408458:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40845c:	add	x8, x8, #0xa80
  408460:	stur	x0, [x29, #-8]
  408464:	str	x1, [sp, #16]
  408468:	ldur	x9, [x29, #-8]
  40846c:	ldr	x10, [sp, #16]
  408470:	ldr	x11, [x9, #8]
  408474:	cmp	x10, x11
  408478:	str	x8, [sp, #8]
  40847c:	str	x9, [sp]
  408480:	b.cc	40849c <sqrt@plt+0x6abc>  // b.lo, b.ul, b.last
  408484:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408488:	add	x0, x0, #0x479
  40848c:	ldr	x1, [sp, #8]
  408490:	ldr	x2, [sp, #8]
  408494:	ldr	x3, [sp, #8]
  408498:	bl	40ade0 <sqrt@plt+0x9400>
  40849c:	ldr	x8, [sp]
  4084a0:	ldr	x9, [x8, #16]
  4084a4:	ldr	x10, [sp, #16]
  4084a8:	ldr	w0, [x9, x10, lsl #2]
  4084ac:	ldp	x29, x30, [sp, #32]
  4084b0:	add	sp, sp, #0x30
  4084b4:	ret
  4084b8:	sub	sp, sp, #0x10
  4084bc:	str	x0, [sp, #8]
  4084c0:	ldr	x8, [sp, #8]
  4084c4:	ldr	x0, [x8, #16]
  4084c8:	add	sp, sp, #0x10
  4084cc:	ret
  4084d0:	sub	sp, sp, #0x10
  4084d4:	str	x0, [sp, #8]
  4084d8:	str	w1, [sp, #4]
  4084dc:	ldr	x8, [sp, #8]
  4084e0:	ldr	w9, [x8]
  4084e4:	ldr	w10, [sp, #4]
  4084e8:	mov	w11, #0x1                   	// #1
  4084ec:	mov	w12, wzr
  4084f0:	cmp	w9, w10
  4084f4:	csel	w9, w11, w12, eq  // eq = none
  4084f8:	and	w0, w9, #0x1
  4084fc:	add	sp, sp, #0x10
  408500:	ret
  408504:	sub	sp, sp, #0x20
  408508:	stp	x29, x30, [sp, #16]
  40850c:	add	x29, sp, #0x10
  408510:	str	x0, [sp, #8]
  408514:	strb	w1, [sp, #7]
  408518:	ldr	x0, [sp, #8]
  40851c:	ldrb	w1, [sp, #7]
  408520:	bl	4083ac <sqrt@plt+0x69cc>
  408524:	eor	w8, w0, #0x1
  408528:	and	w0, w8, #0x1
  40852c:	ldp	x29, x30, [sp, #16]
  408530:	add	sp, sp, #0x20
  408534:	ret
  408538:	sub	sp, sp, #0x10
  40853c:	str	x0, [sp, #8]
  408540:	ldr	x8, [sp, #8]
  408544:	ldr	w9, [x8]
  408548:	mov	w0, w9
  40854c:	add	sp, sp, #0x10
  408550:	ret
  408554:	sub	sp, sp, #0x10
  408558:	str	w1, [sp, #12]
  40855c:	str	x0, [sp]
  408560:	ldr	x8, [sp]
  408564:	ldr	w9, [x8]
  408568:	ldr	w10, [sp, #12]
  40856c:	mov	w11, #0x1                   	// #1
  408570:	mov	w12, wzr
  408574:	cmp	w9, w10
  408578:	csel	w9, w11, w12, eq  // eq = none
  40857c:	and	w0, w9, #0x1
  408580:	add	sp, sp, #0x10
  408584:	ret
  408588:	sub	sp, sp, #0x20
  40858c:	stp	x29, x30, [sp, #16]
  408590:	add	x29, sp, #0x10
  408594:	str	x0, [sp, #8]
  408598:	str	w1, [sp, #4]
  40859c:	ldr	x0, [sp, #8]
  4085a0:	ldr	w1, [sp, #4]
  4085a4:	bl	4084d0 <sqrt@plt+0x6af0>
  4085a8:	eor	w8, w0, #0x1
  4085ac:	and	w0, w8, #0x1
  4085b0:	ldp	x29, x30, [sp, #16]
  4085b4:	add	sp, sp, #0x20
  4085b8:	ret
  4085bc:	sub	sp, sp, #0x20
  4085c0:	str	x0, [sp, #24]
  4085c4:	str	x1, [sp, #16]
  4085c8:	str	x2, [sp, #8]
  4085cc:	ldr	x8, [sp, #24]
  4085d0:	ldr	x9, [sp, #16]
  4085d4:	str	x9, [x8]
  4085d8:	ldr	x9, [sp, #8]
  4085dc:	str	x9, [x8, #8]
  4085e0:	add	sp, sp, #0x20
  4085e4:	ret
  4085e8:	sub	sp, sp, #0x10
  4085ec:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  4085f0:	add	x8, x8, #0x4a8
  4085f4:	add	x8, x8, #0x10
  4085f8:	mov	x9, xzr
  4085fc:	str	x0, [sp, #8]
  408600:	ldr	x10, [sp, #8]
  408604:	str	x8, [x10]
  408608:	str	x9, [x10, #8]
  40860c:	str	x9, [x10, #16]
  408610:	str	wzr, [x10, #24]
  408614:	add	sp, sp, #0x10
  408618:	ret
  40861c:	sub	sp, sp, #0x50
  408620:	stp	x29, x30, [sp, #64]
  408624:	add	x29, sp, #0x40
  408628:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40862c:	add	x8, x8, #0x4a8
  408630:	add	x8, x8, #0x10
  408634:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  408638:	add	x9, x9, #0xa80
  40863c:	stur	x0, [x29, #-8]
  408640:	ldur	x10, [x29, #-8]
  408644:	str	x8, [x10]
  408648:	ldr	x8, [x10, #16]
  40864c:	stur	x9, [x29, #-24]
  408650:	str	x10, [sp, #32]
  408654:	str	x8, [sp, #24]
  408658:	cbz	x8, 408664 <sqrt@plt+0x6c84>
  40865c:	ldr	x0, [sp, #24]
  408660:	bl	401860 <_ZdaPv@plt>
  408664:	ldr	x8, [sp, #32]
  408668:	ldr	x9, [x8, #8]
  40866c:	cbz	x9, 4086c4 <sqrt@plt+0x6ce4>
  408670:	ldr	x8, [sp, #32]
  408674:	ldr	x9, [x8, #8]
  408678:	stur	x9, [x29, #-16]
  40867c:	ldr	x9, [x8, #8]
  408680:	ldr	x9, [x9, #8]
  408684:	str	x9, [x8, #8]
  408688:	ldur	x9, [x29, #-16]
  40868c:	ldr	x9, [x9]
  408690:	str	x9, [sp, #16]
  408694:	cbz	x9, 4086ac <sqrt@plt+0x6ccc>
  408698:	ldr	x8, [sp, #16]
  40869c:	ldr	x9, [x8]
  4086a0:	ldr	x9, [x9, #8]
  4086a4:	mov	x0, x8
  4086a8:	blr	x9
  4086ac:	ldur	x8, [x29, #-16]
  4086b0:	str	x8, [sp, #8]
  4086b4:	cbz	x8, 4086c0 <sqrt@plt+0x6ce0>
  4086b8:	ldr	x0, [sp, #8]
  4086bc:	bl	413acc <_ZdlPv@@Base>
  4086c0:	b	408664 <sqrt@plt+0x6c84>
  4086c4:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4086c8:	add	x8, x8, #0xed0
  4086cc:	ldr	x0, [x8]
  4086d0:	bl	401980 <ferror@plt>
  4086d4:	cbnz	w0, 408700 <sqrt@plt+0x6d20>
  4086d8:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4086dc:	add	x8, x8, #0xed0
  4086e0:	ldr	x0, [x8]
  4086e4:	bl	401840 <fflush@plt>
  4086e8:	str	w0, [sp, #4]
  4086ec:	b	4086f0 <sqrt@plt+0x6d10>
  4086f0:	ldr	w8, [sp, #4]
  4086f4:	cmp	w8, #0x0
  4086f8:	cset	w9, ge  // ge = tcont
  4086fc:	tbnz	w9, #0, 40871c <sqrt@plt+0x6d3c>
  408700:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408704:	add	x0, x0, #0x540
  408708:	ldur	x1, [x29, #-24]
  40870c:	ldur	x2, [x29, #-24]
  408710:	ldur	x3, [x29, #-24]
  408714:	bl	40ade0 <sqrt@plt+0x9400>
  408718:	b	40871c <sqrt@plt+0x6d3c>
  40871c:	ldp	x29, x30, [sp, #64]
  408720:	add	sp, sp, #0x50
  408724:	ret
  408728:	bl	405140 <sqrt@plt+0x3760>
  40872c:	sub	sp, sp, #0x10
  408730:	str	x0, [sp, #8]
  408734:	brk	#0x1
  408738:	sub	sp, sp, #0x60
  40873c:	stp	x29, x30, [sp, #80]
  408740:	add	x29, sp, #0x50
  408744:	mov	w8, #0x64                  	// #100
  408748:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40874c:	add	x9, x9, #0x54d
  408750:	stur	x0, [x29, #-8]
  408754:	stur	w1, [x29, #-12]
  408758:	stur	x2, [x29, #-24]
  40875c:	ldur	x10, [x29, #-8]
  408760:	ldur	w11, [x29, #-12]
  408764:	cmp	w11, #0x0
  408768:	cset	w11, ge  // ge = tcont
  40876c:	and	w0, w11, #0x1
  408770:	mov	w1, w8
  408774:	mov	x2, x9
  408778:	str	x10, [sp, #16]
  40877c:	bl	40514c <sqrt@plt+0x376c>
  408780:	ldur	w8, [x29, #-12]
  408784:	ldr	x9, [sp, #16]
  408788:	ldr	w11, [x9, #24]
  40878c:	cmp	w8, w11
  408790:	b.lt	408968 <sqrt@plt+0x6f88>  // b.tstop
  408794:	ldr	x8, [sp, #16]
  408798:	ldr	w9, [x8, #24]
  40879c:	cbnz	w9, 408844 <sqrt@plt+0x6e64>
  4087a0:	mov	w8, #0xa                   	// #10
  4087a4:	ldr	x9, [sp, #16]
  4087a8:	str	w8, [x9, #24]
  4087ac:	ldr	w8, [x9, #24]
  4087b0:	ldur	w10, [x29, #-12]
  4087b4:	cmp	w8, w10
  4087b8:	b.gt	4087cc <sqrt@plt+0x6dec>
  4087bc:	ldur	w8, [x29, #-12]
  4087c0:	add	w8, w8, #0x1
  4087c4:	ldr	x9, [sp, #16]
  4087c8:	str	w8, [x9, #24]
  4087cc:	ldr	x8, [sp, #16]
  4087d0:	ldrsw	x9, [x8, #24]
  4087d4:	mov	x10, #0x8                   	// #8
  4087d8:	mul	x11, x9, x10
  4087dc:	umulh	x9, x9, x10
  4087e0:	mov	x10, #0xffffffffffffffff    	// #-1
  4087e4:	cmp	x9, #0x0
  4087e8:	csel	x0, x10, x11, ne  // ne = any
  4087ec:	bl	401630 <_Znam@plt>
  4087f0:	ldr	x8, [sp, #16]
  4087f4:	str	x0, [x8, #16]
  4087f8:	stur	wzr, [x29, #-28]
  4087fc:	ldur	w8, [x29, #-28]
  408800:	ldr	x9, [sp, #16]
  408804:	ldr	w10, [x9, #24]
  408808:	cmp	w8, w10
  40880c:	b.ge	408840 <sqrt@plt+0x6e60>  // b.tcont
  408810:	ldr	x8, [sp, #16]
  408814:	ldr	x9, [x8, #16]
  408818:	ldursw	x10, [x29, #-28]
  40881c:	mov	x11, #0x8                   	// #8
  408820:	mul	x10, x11, x10
  408824:	add	x9, x9, x10
  408828:	mov	x10, xzr
  40882c:	str	x10, [x9]
  408830:	ldur	w8, [x29, #-28]
  408834:	add	w8, w8, #0x1
  408838:	stur	w8, [x29, #-28]
  40883c:	b	4087fc <sqrt@plt+0x6e1c>
  408840:	b	408968 <sqrt@plt+0x6f88>
  408844:	ldr	x8, [sp, #16]
  408848:	ldr	x9, [x8, #16]
  40884c:	str	x9, [sp, #40]
  408850:	ldr	w10, [x8, #24]
  408854:	str	w10, [sp, #36]
  408858:	ldr	w10, [x8, #24]
  40885c:	mov	w11, #0x2                   	// #2
  408860:	mul	w10, w10, w11
  408864:	str	w10, [x8, #24]
  408868:	ldur	w10, [x29, #-12]
  40886c:	ldr	w11, [x8, #24]
  408870:	cmp	w10, w11
  408874:	b.lt	408888 <sqrt@plt+0x6ea8>  // b.tstop
  408878:	ldur	w8, [x29, #-12]
  40887c:	add	w8, w8, #0x1
  408880:	ldr	x9, [sp, #16]
  408884:	str	w8, [x9, #24]
  408888:	ldr	x8, [sp, #16]
  40888c:	ldrsw	x9, [x8, #24]
  408890:	mov	x10, #0x8                   	// #8
  408894:	mul	x11, x9, x10
  408898:	umulh	x9, x9, x10
  40889c:	mov	x10, #0xffffffffffffffff    	// #-1
  4088a0:	cmp	x9, #0x0
  4088a4:	csel	x0, x10, x11, ne  // ne = any
  4088a8:	bl	401630 <_Znam@plt>
  4088ac:	ldr	x8, [sp, #16]
  4088b0:	str	x0, [x8, #16]
  4088b4:	str	wzr, [sp, #32]
  4088b8:	ldr	w8, [sp, #32]
  4088bc:	ldr	w9, [sp, #36]
  4088c0:	cmp	w8, w9
  4088c4:	b.ge	408908 <sqrt@plt+0x6f28>  // b.tcont
  4088c8:	ldr	x8, [sp, #40]
  4088cc:	ldrsw	x9, [sp, #32]
  4088d0:	mov	x10, #0x8                   	// #8
  4088d4:	mul	x9, x10, x9
  4088d8:	add	x8, x8, x9
  4088dc:	ldr	x8, [x8]
  4088e0:	ldr	x9, [sp, #16]
  4088e4:	ldr	x11, [x9, #16]
  4088e8:	ldrsw	x12, [sp, #32]
  4088ec:	mul	x10, x10, x12
  4088f0:	add	x10, x11, x10
  4088f4:	str	x8, [x10]
  4088f8:	ldr	w8, [sp, #32]
  4088fc:	add	w8, w8, #0x1
  408900:	str	w8, [sp, #32]
  408904:	b	4088b8 <sqrt@plt+0x6ed8>
  408908:	ldr	w8, [sp, #36]
  40890c:	str	w8, [sp, #32]
  408910:	ldr	w8, [sp, #32]
  408914:	ldr	x9, [sp, #16]
  408918:	ldr	w10, [x9, #24]
  40891c:	cmp	w8, w10
  408920:	b.ge	408954 <sqrt@plt+0x6f74>  // b.tcont
  408924:	ldr	x8, [sp, #16]
  408928:	ldr	x9, [x8, #16]
  40892c:	ldrsw	x10, [sp, #32]
  408930:	mov	x11, #0x8                   	// #8
  408934:	mul	x10, x11, x10
  408938:	add	x9, x9, x10
  40893c:	mov	x10, xzr
  408940:	str	x10, [x9]
  408944:	ldr	w8, [sp, #32]
  408948:	add	w8, w8, #0x1
  40894c:	str	w8, [sp, #32]
  408950:	b	408910 <sqrt@plt+0x6f30>
  408954:	ldr	x8, [sp, #40]
  408958:	str	x8, [sp, #8]
  40895c:	cbz	x8, 408968 <sqrt@plt+0x6f88>
  408960:	ldr	x0, [sp, #8]
  408964:	bl	401860 <_ZdaPv@plt>
  408968:	ldur	x1, [x29, #-24]
  40896c:	ldr	x0, [sp, #16]
  408970:	bl	4089a4 <sqrt@plt+0x6fc4>
  408974:	str	x0, [sp, #24]
  408978:	ldr	x8, [sp, #24]
  40897c:	ldr	x9, [sp, #16]
  408980:	ldr	x10, [x9, #16]
  408984:	ldursw	x11, [x29, #-12]
  408988:	mov	x12, #0x8                   	// #8
  40898c:	mul	x11, x12, x11
  408990:	add	x10, x10, x11
  408994:	str	x8, [x10]
  408998:	ldp	x29, x30, [sp, #80]
  40899c:	add	sp, sp, #0x60
  4089a0:	ret
  4089a4:	sub	sp, sp, #0x60
  4089a8:	stp	x29, x30, [sp, #80]
  4089ac:	add	x29, sp, #0x50
  4089b0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4089b4:	add	x8, x8, #0xa80
  4089b8:	stur	x0, [x29, #-16]
  4089bc:	stur	x1, [x29, #-24]
  4089c0:	ldur	x9, [x29, #-16]
  4089c4:	ldr	x10, [x9, #8]
  4089c8:	stur	x10, [x29, #-32]
  4089cc:	str	x8, [sp, #16]
  4089d0:	str	x9, [sp, #8]
  4089d4:	ldur	x8, [x29, #-32]
  4089d8:	cbz	x8, 408a14 <sqrt@plt+0x7034>
  4089dc:	ldur	x8, [x29, #-32]
  4089e0:	ldr	x0, [x8]
  4089e4:	bl	40cab4 <sqrt@plt+0xb0d4>
  4089e8:	ldur	x1, [x29, #-24]
  4089ec:	bl	4018a0 <strcmp@plt>
  4089f0:	cbnz	w0, 408a04 <sqrt@plt+0x7024>
  4089f4:	ldur	x8, [x29, #-32]
  4089f8:	ldr	x8, [x8]
  4089fc:	stur	x8, [x29, #-8]
  408a00:	b	408aa4 <sqrt@plt+0x70c4>
  408a04:	ldur	x8, [x29, #-32]
  408a08:	ldr	x8, [x8, #8]
  408a0c:	stur	x8, [x29, #-32]
  408a10:	b	4089d4 <sqrt@plt+0x6ff4>
  408a14:	ldur	x1, [x29, #-24]
  408a18:	ldr	x8, [sp, #8]
  408a1c:	ldr	x9, [x8]
  408a20:	ldr	x9, [x9, #64]
  408a24:	mov	x0, x8
  408a28:	blr	x9
  408a2c:	str	x0, [sp, #40]
  408a30:	ldr	x8, [sp, #40]
  408a34:	cbnz	x8, 408a50 <sqrt@plt+0x7070>
  408a38:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408a3c:	add	x0, x0, #0x56c
  408a40:	ldr	x1, [sp, #16]
  408a44:	ldr	x2, [sp, #16]
  408a48:	ldr	x3, [sp, #16]
  408a4c:	bl	40ade0 <sqrt@plt+0x9400>
  408a50:	mov	x0, #0x10                  	// #16
  408a54:	bl	4139f4 <_Znwm@@Base>
  408a58:	ldr	x1, [sp, #40]
  408a5c:	ldr	x8, [sp, #8]
  408a60:	ldr	x2, [x8, #8]
  408a64:	str	x0, [sp]
  408a68:	adrp	x9, 408000 <sqrt@plt+0x6620>
  408a6c:	add	x9, x9, #0x5bc
  408a70:	blr	x9
  408a74:	b	408a78 <sqrt@plt+0x7098>
  408a78:	ldr	x8, [sp]
  408a7c:	ldr	x9, [sp, #8]
  408a80:	str	x8, [x9, #8]
  408a84:	ldr	x10, [sp, #40]
  408a88:	stur	x10, [x29, #-8]
  408a8c:	b	408aa4 <sqrt@plt+0x70c4>
  408a90:	str	x0, [sp, #32]
  408a94:	str	w1, [sp, #28]
  408a98:	ldr	x0, [sp]
  408a9c:	bl	413acc <_ZdlPv@@Base>
  408aa0:	b	408ab4 <sqrt@plt+0x70d4>
  408aa4:	ldur	x0, [x29, #-8]
  408aa8:	ldp	x29, x30, [sp, #80]
  408aac:	add	sp, sp, #0x60
  408ab0:	ret
  408ab4:	ldr	x0, [sp, #32]
  408ab8:	bl	401970 <_Unwind_Resume@plt>
  408abc:	sub	sp, sp, #0x20
  408ac0:	stp	x29, x30, [sp, #16]
  408ac4:	add	x29, sp, #0x10
  408ac8:	mov	x8, xzr
  408acc:	mov	w9, wzr
  408ad0:	str	x0, [sp, #8]
  408ad4:	str	x1, [sp]
  408ad8:	ldr	x0, [sp]
  408adc:	mov	x1, x8
  408ae0:	mov	w2, w9
  408ae4:	bl	40d1ec <sqrt@plt+0xb80c>
  408ae8:	ldp	x29, x30, [sp, #16]
  408aec:	add	sp, sp, #0x20
  408af0:	ret
  408af4:	sub	sp, sp, #0x10
  408af8:	str	x0, [sp, #8]
  408afc:	add	sp, sp, #0x10
  408b00:	ret
  408b04:	sub	sp, sp, #0x20
  408b08:	str	x0, [sp, #24]
  408b0c:	str	x1, [sp, #16]
  408b10:	str	x2, [sp, #8]
  408b14:	strb	w3, [sp, #7]
  408b18:	add	sp, sp, #0x20
  408b1c:	ret
  408b20:	sub	sp, sp, #0x20
  408b24:	str	x0, [sp, #24]
  408b28:	str	x1, [sp, #16]
  408b2c:	str	x2, [sp, #8]
  408b30:	strb	w3, [sp, #7]
  408b34:	add	sp, sp, #0x20
  408b38:	ret
  408b3c:	sub	sp, sp, #0x30
  408b40:	str	x0, [sp, #40]
  408b44:	str	w1, [sp, #36]
  408b48:	str	x2, [sp, #24]
  408b4c:	str	w3, [sp, #20]
  408b50:	str	x4, [sp, #8]
  408b54:	add	sp, sp, #0x30
  408b58:	ret
  408b5c:	sub	sp, sp, #0x10
  408b60:	str	x0, [sp, #8]
  408b64:	str	x1, [sp]
  408b68:	add	sp, sp, #0x10
  408b6c:	ret
  408b70:	sub	sp, sp, #0x10
  408b74:	str	x0, [sp, #8]
  408b78:	str	x1, [sp]
  408b7c:	add	sp, sp, #0x10
  408b80:	ret
  408b84:	sub	sp, sp, #0x60
  408b88:	stp	x29, x30, [sp, #80]
  408b8c:	add	x29, sp, #0x50
  408b90:	mov	w8, #0x0                   	// #0
  408b94:	mov	x9, xzr
  408b98:	sub	x10, x29, #0x22
  408b9c:	add	x11, sp, #0x28
  408ba0:	add	x4, sp, #0x20
  408ba4:	stur	x0, [x29, #-8]
  408ba8:	sturb	w1, [x29, #-9]
  408bac:	stur	x2, [x29, #-24]
  408bb0:	stur	x3, [x29, #-32]
  408bb4:	ldur	x12, [x29, #-8]
  408bb8:	ldurb	w13, [x29, #-9]
  408bbc:	sturb	w13, [x29, #-34]
  408bc0:	strb	w8, [x10, #1]
  408bc4:	ldur	x2, [x29, #-24]
  408bc8:	mov	x0, x12
  408bcc:	mov	x1, x10
  408bd0:	mov	x3, x11
  408bd4:	str	x9, [sp, #16]
  408bd8:	str	x12, [sp, #8]
  408bdc:	bl	408c2c <sqrt@plt+0x724c>
  408be0:	str	x0, [sp, #24]
  408be4:	ldr	x1, [sp, #24]
  408be8:	ldr	x2, [sp, #32]
  408bec:	ldur	x3, [x29, #-24]
  408bf0:	ldr	w4, [sp, #40]
  408bf4:	ldr	x9, [sp, #8]
  408bf8:	ldr	x10, [x9]
  408bfc:	ldr	x10, [x10, #96]
  408c00:	mov	x0, x9
  408c04:	ldr	x5, [sp, #16]
  408c08:	blr	x10
  408c0c:	ldur	x9, [x29, #-32]
  408c10:	cbz	x9, 408c20 <sqrt@plt+0x7240>
  408c14:	ldr	w8, [sp, #40]
  408c18:	ldur	x9, [x29, #-32]
  408c1c:	str	w8, [x9]
  408c20:	ldp	x29, x30, [sp, #80]
  408c24:	add	sp, sp, #0x60
  408c28:	ret
  408c2c:	sub	sp, sp, #0x120
  408c30:	stp	x29, x30, [sp, #256]
  408c34:	str	x28, [sp, #272]
  408c38:	add	x29, sp, #0x100
  408c3c:	sub	x8, x29, #0x20
  408c40:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  408c44:	add	x9, x9, #0xa80
  408c48:	str	x0, [x8, #16]
  408c4c:	str	x1, [x8, #8]
  408c50:	str	x2, [x8]
  408c54:	stur	x3, [x29, #-40]
  408c58:	stur	x4, [x29, #-48]
  408c5c:	ldr	x10, [x8, #16]
  408c60:	ldr	x0, [x8, #8]
  408c64:	str	x8, [sp, #80]
  408c68:	str	x9, [sp, #72]
  408c6c:	str	x10, [sp, #64]
  408c70:	bl	413690 <sqrt@plt+0x11cb0>
  408c74:	stur	x0, [x29, #-56]
  408c78:	ldr	x8, [sp, #80]
  408c7c:	ldr	x9, [x8]
  408c80:	ldr	w11, [x9]
  408c84:	stur	w11, [x29, #-60]
  408c88:	ldur	w11, [x29, #-60]
  408c8c:	cmp	w11, #0x0
  408c90:	cset	w11, lt  // lt = tstop
  408c94:	tbnz	w11, #0, 408cac <sqrt@plt+0x72cc>
  408c98:	ldur	w8, [x29, #-60]
  408c9c:	ldr	x9, [sp, #64]
  408ca0:	ldr	w10, [x9, #24]
  408ca4:	cmp	w8, w10
  408ca8:	b.lt	408ce8 <sqrt@plt+0x7308>  // b.tstop
  408cac:	ldur	w1, [x29, #-60]
  408cb0:	sub	x8, x29, #0x50
  408cb4:	mov	x0, x8
  408cb8:	str	x8, [sp, #56]
  408cbc:	bl	40a980 <sqrt@plt+0x8fa0>
  408cc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408cc4:	add	x0, x0, #0x584
  408cc8:	ldr	x1, [sp, #56]
  408ccc:	ldr	x2, [sp, #72]
  408cd0:	ldr	x3, [sp, #72]
  408cd4:	bl	40acf0 <sqrt@plt+0x9310>
  408cd8:	mov	x8, xzr
  408cdc:	ldr	x9, [sp, #80]
  408ce0:	str	x8, [x9, #24]
  408ce4:	b	408e88 <sqrt@plt+0x74a8>
  408ce8:	ldr	x8, [sp, #64]
  408cec:	ldr	x9, [x8, #16]
  408cf0:	ldursw	x10, [x29, #-60]
  408cf4:	mov	x11, #0x8                   	// #8
  408cf8:	mul	x10, x11, x10
  408cfc:	add	x9, x9, x10
  408d00:	ldr	x9, [x9]
  408d04:	ldur	x10, [x29, #-48]
  408d08:	str	x9, [x10]
  408d0c:	ldur	x9, [x29, #-48]
  408d10:	ldr	x9, [x9]
  408d14:	cbnz	x9, 408d54 <sqrt@plt+0x7374>
  408d18:	ldur	w1, [x29, #-60]
  408d1c:	sub	x8, x29, #0x60
  408d20:	mov	x0, x8
  408d24:	str	x8, [sp, #48]
  408d28:	bl	40a980 <sqrt@plt+0x8fa0>
  408d2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408d30:	add	x0, x0, #0x59b
  408d34:	ldr	x1, [sp, #48]
  408d38:	ldr	x2, [sp, #72]
  408d3c:	ldr	x3, [sp, #72]
  408d40:	bl	40acf0 <sqrt@plt+0x9310>
  408d44:	mov	x8, xzr
  408d48:	ldr	x9, [sp, #80]
  408d4c:	str	x8, [x9, #24]
  408d50:	b	408e88 <sqrt@plt+0x74a8>
  408d54:	ldur	x8, [x29, #-48]
  408d58:	ldr	x0, [x8]
  408d5c:	ldur	x1, [x29, #-56]
  408d60:	bl	40bc0c <sqrt@plt+0xa22c>
  408d64:	cbnz	w0, 408e48 <sqrt@plt+0x7468>
  408d68:	ldr	x8, [sp, #80]
  408d6c:	ldr	x9, [x8, #8]
  408d70:	ldrb	w10, [x9]
  408d74:	cbz	w10, 408de4 <sqrt@plt+0x7404>
  408d78:	ldr	x8, [sp, #80]
  408d7c:	ldr	x9, [x8, #8]
  408d80:	ldrb	w10, [x9, #1]
  408d84:	cbnz	w10, 408de4 <sqrt@plt+0x7404>
  408d88:	ldur	x8, [x29, #-48]
  408d8c:	ldr	x0, [x8]
  408d90:	bl	40cab4 <sqrt@plt+0xb0d4>
  408d94:	sub	x8, x29, #0x70
  408d98:	str	x0, [sp, #40]
  408d9c:	mov	x0, x8
  408da0:	ldr	x1, [sp, #40]
  408da4:	str	x8, [sp, #32]
  408da8:	bl	40a918 <sqrt@plt+0x8f38>
  408dac:	ldr	x8, [sp, #80]
  408db0:	ldr	x9, [x8, #8]
  408db4:	ldrb	w1, [x9]
  408db8:	add	x9, sp, #0x80
  408dbc:	mov	x0, x9
  408dc0:	str	x9, [sp, #24]
  408dc4:	bl	40a9d0 <sqrt@plt+0x8ff0>
  408dc8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408dcc:	add	x0, x0, #0x5b3
  408dd0:	ldr	x1, [sp, #32]
  408dd4:	ldr	x2, [sp, #24]
  408dd8:	ldr	x3, [sp, #72]
  408ddc:	bl	40acf0 <sqrt@plt+0x9310>
  408de0:	b	408e38 <sqrt@plt+0x7458>
  408de4:	ldur	x8, [x29, #-48]
  408de8:	ldr	x0, [x8]
  408dec:	bl	40cab4 <sqrt@plt+0xb0d4>
  408df0:	add	x8, sp, #0x70
  408df4:	str	x0, [sp, #16]
  408df8:	mov	x0, x8
  408dfc:	ldr	x1, [sp, #16]
  408e00:	str	x8, [sp, #8]
  408e04:	bl	40a918 <sqrt@plt+0x8f38>
  408e08:	ldr	x8, [sp, #80]
  408e0c:	ldr	x1, [x8, #8]
  408e10:	add	x9, sp, #0x60
  408e14:	mov	x0, x9
  408e18:	str	x9, [sp]
  408e1c:	bl	40a918 <sqrt@plt+0x8f38>
  408e20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408e24:	add	x0, x0, #0x5e3
  408e28:	ldr	x1, [sp, #8]
  408e2c:	ldr	x2, [sp]
  408e30:	ldr	x3, [sp, #72]
  408e34:	bl	40acf0 <sqrt@plt+0x9310>
  408e38:	mov	x8, xzr
  408e3c:	ldr	x9, [sp, #80]
  408e40:	str	x8, [x9, #24]
  408e44:	b	408e88 <sqrt@plt+0x74a8>
  408e48:	ldur	x8, [x29, #-48]
  408e4c:	ldr	x0, [x8]
  408e50:	ldur	x1, [x29, #-56]
  408e54:	ldr	x8, [sp, #80]
  408e58:	ldr	x9, [x8]
  408e5c:	ldr	w2, [x9, #4]
  408e60:	bl	40bdf0 <sqrt@plt+0xa410>
  408e64:	str	w0, [sp, #92]
  408e68:	ldur	x8, [x29, #-40]
  408e6c:	cbz	x8, 408e7c <sqrt@plt+0x749c>
  408e70:	ldr	w8, [sp, #92]
  408e74:	ldur	x9, [x29, #-40]
  408e78:	str	w8, [x9]
  408e7c:	ldur	x8, [x29, #-56]
  408e80:	ldr	x9, [sp, #80]
  408e84:	str	x8, [x9, #24]
  408e88:	ldr	x8, [sp, #80]
  408e8c:	ldr	x0, [x8, #24]
  408e90:	ldr	x28, [sp, #272]
  408e94:	ldp	x29, x30, [sp, #256]
  408e98:	add	sp, sp, #0x120
  408e9c:	ret
  408ea0:	sub	sp, sp, #0x50
  408ea4:	stp	x29, x30, [sp, #64]
  408ea8:	add	x29, sp, #0x40
  408eac:	add	x4, sp, #0x18
  408eb0:	add	x8, sp, #0x14
  408eb4:	stur	x0, [x29, #-8]
  408eb8:	stur	x1, [x29, #-16]
  408ebc:	stur	x2, [x29, #-24]
  408ec0:	str	x3, [sp, #32]
  408ec4:	ldur	x9, [x29, #-8]
  408ec8:	ldur	x1, [x29, #-16]
  408ecc:	ldur	x2, [x29, #-24]
  408ed0:	mov	x0, x9
  408ed4:	mov	x3, x8
  408ed8:	str	x9, [sp]
  408edc:	bl	408c2c <sqrt@plt+0x724c>
  408ee0:	str	x0, [sp, #8]
  408ee4:	ldr	x8, [sp, #8]
  408ee8:	cbz	x8, 408f28 <sqrt@plt+0x7548>
  408eec:	ldr	x1, [sp, #8]
  408ef0:	ldr	x2, [sp, #24]
  408ef4:	ldur	x3, [x29, #-24]
  408ef8:	ldr	w4, [sp, #20]
  408efc:	ldur	x5, [x29, #-16]
  408f00:	ldr	x8, [sp]
  408f04:	ldr	x9, [x8]
  408f08:	ldr	x9, [x9, #96]
  408f0c:	mov	x0, x8
  408f10:	blr	x9
  408f14:	ldr	x8, [sp, #32]
  408f18:	cbz	x8, 408f28 <sqrt@plt+0x7548>
  408f1c:	ldr	w8, [sp, #20]
  408f20:	ldr	x9, [sp, #32]
  408f24:	str	w8, [x9]
  408f28:	ldp	x29, x30, [sp, #64]
  408f2c:	add	sp, sp, #0x50
  408f30:	ret
  408f34:	sub	sp, sp, #0xd0
  408f38:	stp	x29, x30, [sp, #192]
  408f3c:	add	x29, sp, #0xc0
  408f40:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  408f44:	add	x8, x8, #0xa80
  408f48:	stur	x0, [x29, #-8]
  408f4c:	stur	w1, [x29, #-12]
  408f50:	stur	x2, [x29, #-24]
  408f54:	stur	x3, [x29, #-32]
  408f58:	ldur	x9, [x29, #-8]
  408f5c:	ldur	w0, [x29, #-12]
  408f60:	str	x8, [sp, #56]
  408f64:	str	x9, [sp, #48]
  408f68:	bl	413660 <sqrt@plt+0x11c80>
  408f6c:	stur	x0, [x29, #-40]
  408f70:	ldur	x8, [x29, #-24]
  408f74:	ldr	w10, [x8]
  408f78:	stur	w10, [x29, #-44]
  408f7c:	ldur	w10, [x29, #-44]
  408f80:	cmp	w10, #0x0
  408f84:	cset	w10, lt  // lt = tstop
  408f88:	tbnz	w10, #0, 408fa0 <sqrt@plt+0x75c0>
  408f8c:	ldur	w8, [x29, #-44]
  408f90:	ldr	x9, [sp, #48]
  408f94:	ldr	w10, [x9, #24]
  408f98:	cmp	w8, w10
  408f9c:	b.lt	408fd0 <sqrt@plt+0x75f0>  // b.tstop
  408fa0:	ldur	w1, [x29, #-44]
  408fa4:	sub	x8, x29, #0x40
  408fa8:	mov	x0, x8
  408fac:	str	x8, [sp, #40]
  408fb0:	bl	40a980 <sqrt@plt+0x8fa0>
  408fb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  408fb8:	add	x0, x0, #0x584
  408fbc:	ldr	x1, [sp, #40]
  408fc0:	ldr	x2, [sp, #56]
  408fc4:	ldr	x3, [sp, #56]
  408fc8:	bl	40acf0 <sqrt@plt+0x9310>
  408fcc:	b	4090e0 <sqrt@plt+0x7700>
  408fd0:	ldr	x8, [sp, #48]
  408fd4:	ldr	x9, [x8, #16]
  408fd8:	ldursw	x10, [x29, #-44]
  408fdc:	mov	x11, #0x8                   	// #8
  408fe0:	mul	x10, x11, x10
  408fe4:	add	x9, x9, x10
  408fe8:	ldr	x9, [x9]
  408fec:	stur	x9, [x29, #-72]
  408ff0:	ldur	x9, [x29, #-72]
  408ff4:	cbnz	x9, 409028 <sqrt@plt+0x7648>
  408ff8:	ldur	w1, [x29, #-44]
  408ffc:	sub	x8, x29, #0x58
  409000:	mov	x0, x8
  409004:	str	x8, [sp, #32]
  409008:	bl	40a980 <sqrt@plt+0x8fa0>
  40900c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  409010:	add	x0, x0, #0x59b
  409014:	ldr	x1, [sp, #32]
  409018:	ldr	x2, [sp, #56]
  40901c:	ldr	x3, [sp, #56]
  409020:	bl	40acf0 <sqrt@plt+0x9310>
  409024:	b	4090e0 <sqrt@plt+0x7700>
  409028:	ldur	x0, [x29, #-72]
  40902c:	ldur	x1, [x29, #-40]
  409030:	bl	40bc0c <sqrt@plt+0xa22c>
  409034:	cbnz	w0, 409088 <sqrt@plt+0x76a8>
  409038:	ldur	x0, [x29, #-72]
  40903c:	bl	40cab4 <sqrt@plt+0xb0d4>
  409040:	add	x8, sp, #0x58
  409044:	str	x0, [sp, #24]
  409048:	mov	x0, x8
  40904c:	ldr	x1, [sp, #24]
  409050:	str	x8, [sp, #16]
  409054:	bl	40a918 <sqrt@plt+0x8f38>
  409058:	ldur	w1, [x29, #-12]
  40905c:	add	x8, sp, #0x48
  409060:	mov	x0, x8
  409064:	str	x8, [sp, #8]
  409068:	bl	40a980 <sqrt@plt+0x8fa0>
  40906c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  409070:	add	x0, x0, #0x615
  409074:	ldr	x1, [sp, #16]
  409078:	ldr	x2, [sp, #8]
  40907c:	ldr	x3, [sp, #56]
  409080:	bl	40acf0 <sqrt@plt+0x9310>
  409084:	b	4090e0 <sqrt@plt+0x7700>
  409088:	ldur	x0, [x29, #-72]
  40908c:	ldur	x1, [x29, #-40]
  409090:	ldur	x8, [x29, #-24]
  409094:	ldr	w2, [x8, #4]
  409098:	bl	40bdf0 <sqrt@plt+0xa410>
  40909c:	str	w0, [sp, #68]
  4090a0:	ldur	x8, [x29, #-32]
  4090a4:	cbz	x8, 4090b4 <sqrt@plt+0x76d4>
  4090a8:	ldr	w8, [sp, #68]
  4090ac:	ldur	x9, [x29, #-32]
  4090b0:	str	w8, [x9]
  4090b4:	ldur	x1, [x29, #-40]
  4090b8:	ldur	x2, [x29, #-72]
  4090bc:	ldur	x3, [x29, #-24]
  4090c0:	ldr	w4, [sp, #68]
  4090c4:	ldr	x8, [sp, #48]
  4090c8:	ldr	x9, [x8]
  4090cc:	ldr	x9, [x9, #96]
  4090d0:	mov	x0, x8
  4090d4:	mov	x10, xzr
  4090d8:	mov	x5, x10
  4090dc:	blr	x9
  4090e0:	ldp	x29, x30, [sp, #192]
  4090e4:	add	sp, sp, #0xd0
  4090e8:	ret
  4090ec:	sub	sp, sp, #0x20
  4090f0:	str	x0, [sp, #16]
  4090f4:	str	w1, [sp, #12]
  4090f8:	ldr	x8, [sp, #16]
  4090fc:	ldr	w9, [sp, #12]
  409100:	cmp	w9, #0x0
  409104:	cset	w9, lt  // lt = tstop
  409108:	str	x8, [sp]
  40910c:	tbnz	w9, #0, 409148 <sqrt@plt+0x7768>
  409110:	ldr	w8, [sp, #12]
  409114:	ldr	x9, [sp]
  409118:	ldr	w10, [x9, #24]
  40911c:	cmp	w8, w10
  409120:	b.ge	409148 <sqrt@plt+0x7768>  // b.tcont
  409124:	ldr	x8, [sp]
  409128:	ldr	x9, [x8, #16]
  40912c:	ldrsw	x10, [sp, #12]
  409130:	mov	x11, #0x8                   	// #8
  409134:	mul	x10, x11, x10
  409138:	add	x9, x9, x10
  40913c:	ldr	x9, [x9]
  409140:	str	x9, [sp, #24]
  409144:	b	409150 <sqrt@plt+0x7770>
  409148:	mov	x8, xzr
  40914c:	str	x8, [sp, #24]
  409150:	ldr	x0, [sp, #24]
  409154:	add	sp, sp, #0x20
  409158:	ret
  40915c:	sub	sp, sp, #0x30
  409160:	stp	x29, x30, [sp, #32]
  409164:	add	x29, sp, #0x20
  409168:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  40916c:	add	x8, x8, #0xf98
  409170:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409174:	add	x9, x9, #0xed8
  409178:	stur	w0, [x29, #-4]
  40917c:	str	x1, [sp, #16]
  409180:	ldr	x8, [x8]
  409184:	str	x9, [sp, #8]
  409188:	cbz	x8, 4091ac <sqrt@plt+0x77cc>
  40918c:	ldr	x8, [sp, #8]
  409190:	ldr	x0, [x8]
  409194:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3128>
  409198:	add	x9, x9, #0xf98
  40919c:	ldr	x2, [x9]
  4091a0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  4091a4:	add	x1, x1, #0x646
  4091a8:	bl	4016a0 <fprintf@plt>
  4091ac:	ldr	x8, [sp, #8]
  4091b0:	ldr	x0, [x8]
  4091b4:	ldur	w2, [x29, #-4]
  4091b8:	ldr	x3, [sp, #16]
  4091bc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  4091c0:	add	x1, x1, #0x64b
  4091c4:	bl	4016a0 <fprintf@plt>
  4091c8:	ldr	x8, [sp, #8]
  4091cc:	ldr	x9, [x8]
  4091d0:	mov	x0, x9
  4091d4:	bl	401840 <fflush@plt>
  4091d8:	bl	401910 <abort@plt>
  4091dc:	sub	sp, sp, #0x30
  4091e0:	stp	x29, x30, [sp, #32]
  4091e4:	add	x29, sp, #0x20
  4091e8:	stur	x0, [x29, #-8]
  4091ec:	str	x1, [sp, #16]
  4091f0:	ldur	x8, [x29, #-8]
  4091f4:	add	x0, x8, #0x20
  4091f8:	str	x8, [sp, #8]
  4091fc:	bl	40a3d8 <sqrt@plt+0x89f8>
  409200:	ldr	x8, [sp, #16]
  409204:	ldr	x8, [x8, #32]
  409208:	ldr	x9, [sp, #8]
  40920c:	str	x8, [x9, #32]
  409210:	ldr	x8, [sp, #16]
  409214:	ldr	w10, [x8]
  409218:	str	w10, [x9]
  40921c:	ldr	x8, [sp, #16]
  409220:	ldr	w10, [x8, #4]
  409224:	str	w10, [x9, #4]
  409228:	ldr	x8, [sp, #16]
  40922c:	ldr	w10, [x8, #8]
  409230:	str	w10, [x9, #8]
  409234:	ldr	x8, [sp, #16]
  409238:	ldr	w10, [x8, #12]
  40923c:	str	w10, [x9, #12]
  409240:	ldr	x8, [sp, #16]
  409244:	ldr	w10, [x8, #16]
  409248:	str	w10, [x9, #16]
  40924c:	ldp	x29, x30, [sp, #32]
  409250:	add	sp, sp, #0x30
  409254:	ret
  409258:	sub	sp, sp, #0x10
  40925c:	str	x0, [sp, #8]
  409260:	add	sp, sp, #0x10
  409264:	ret
  409268:	sub	sp, sp, #0x30
  40926c:	str	x0, [sp, #32]
  409270:	str	x1, [sp, #24]
  409274:	ldr	x8, [sp, #32]
  409278:	ldr	w9, [x8]
  40927c:	ldr	x10, [sp, #24]
  409280:	ldr	w11, [x10]
  409284:	cmp	w9, w11
  409288:	str	x8, [sp, #16]
  40928c:	b.eq	409298 <sqrt@plt+0x78b8>  // b.none
  409290:	str	wzr, [sp, #44]
  409294:	b	409410 <sqrt@plt+0x7a30>
  409298:	ldr	x8, [sp, #16]
  40929c:	ldr	w9, [x8]
  4092a0:	subs	w9, w9, #0x0
  4092a4:	mov	w10, w9
  4092a8:	ubfx	x10, x10, #0, #32
  4092ac:	cmp	x10, #0x4
  4092b0:	str	x10, [sp, #8]
  4092b4:	b.hi	409408 <sqrt@plt+0x7a28>  // b.pmore
  4092b8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  4092bc:	add	x8, x8, #0x674
  4092c0:	ldr	x11, [sp, #8]
  4092c4:	ldrsw	x10, [x8, x11, lsl #2]
  4092c8:	add	x9, x8, x10
  4092cc:	br	x9
  4092d0:	b	409408 <sqrt@plt+0x7a28>
  4092d4:	ldr	x8, [sp, #16]
  4092d8:	ldr	w9, [x8, #4]
  4092dc:	ldr	x10, [sp, #24]
  4092e0:	ldr	w11, [x10, #4]
  4092e4:	cmp	w9, w11
  4092e8:	b.ne	40931c <sqrt@plt+0x793c>  // b.any
  4092ec:	ldr	x8, [sp, #16]
  4092f0:	ldr	w9, [x8, #8]
  4092f4:	ldr	x10, [sp, #24]
  4092f8:	ldr	w11, [x10, #8]
  4092fc:	cmp	w9, w11
  409300:	b.ne	40931c <sqrt@plt+0x793c>  // b.any
  409304:	ldr	x8, [sp, #16]
  409308:	ldr	w9, [x8, #12]
  40930c:	ldr	x10, [sp, #24]
  409310:	ldr	w11, [x10, #12]
  409314:	cmp	w9, w11
  409318:	b.eq	409324 <sqrt@plt+0x7944>  // b.none
  40931c:	str	wzr, [sp, #44]
  409320:	b	409410 <sqrt@plt+0x7a30>
  409324:	b	409408 <sqrt@plt+0x7a28>
  409328:	ldr	x8, [sp, #16]
  40932c:	ldr	w9, [x8, #4]
  409330:	ldr	x10, [sp, #24]
  409334:	ldr	w11, [x10, #4]
  409338:	cmp	w9, w11
  40933c:	b.ne	409388 <sqrt@plt+0x79a8>  // b.any
  409340:	ldr	x8, [sp, #16]
  409344:	ldr	w9, [x8, #8]
  409348:	ldr	x10, [sp, #24]
  40934c:	ldr	w11, [x10, #8]
  409350:	cmp	w9, w11
  409354:	b.ne	409388 <sqrt@plt+0x79a8>  // b.any
  409358:	ldr	x8, [sp, #16]
  40935c:	ldr	w9, [x8, #12]
  409360:	ldr	x10, [sp, #24]
  409364:	ldr	w11, [x10, #12]
  409368:	cmp	w9, w11
  40936c:	b.ne	409388 <sqrt@plt+0x79a8>  // b.any
  409370:	ldr	x8, [sp, #16]
  409374:	ldr	w9, [x8, #16]
  409378:	ldr	x10, [sp, #24]
  40937c:	ldr	w11, [x10, #16]
  409380:	cmp	w9, w11
  409384:	b.eq	409390 <sqrt@plt+0x79b0>  // b.none
  409388:	str	wzr, [sp, #44]
  40938c:	b	409410 <sqrt@plt+0x7a30>
  409390:	b	409408 <sqrt@plt+0x7a28>
  409394:	ldr	x8, [sp, #16]
  409398:	ldr	w9, [x8, #4]
  40939c:	ldr	x10, [sp, #24]
  4093a0:	ldr	w11, [x10, #4]
  4093a4:	cmp	w9, w11
  4093a8:	b.eq	4093b4 <sqrt@plt+0x79d4>  // b.none
  4093ac:	str	wzr, [sp, #44]
  4093b0:	b	409410 <sqrt@plt+0x7a30>
  4093b4:	b	409408 <sqrt@plt+0x7a28>
  4093b8:	ldr	x8, [sp, #16]
  4093bc:	ldr	w9, [x8, #4]
  4093c0:	ldr	x10, [sp, #24]
  4093c4:	ldr	w11, [x10, #4]
  4093c8:	cmp	w9, w11
  4093cc:	b.ne	409400 <sqrt@plt+0x7a20>  // b.any
  4093d0:	ldr	x8, [sp, #16]
  4093d4:	ldr	w9, [x8, #8]
  4093d8:	ldr	x10, [sp, #24]
  4093dc:	ldr	w11, [x10, #8]
  4093e0:	cmp	w9, w11
  4093e4:	b.ne	409400 <sqrt@plt+0x7a20>  // b.any
  4093e8:	ldr	x8, [sp, #16]
  4093ec:	ldr	w9, [x8, #12]
  4093f0:	ldr	x10, [sp, #24]
  4093f4:	ldr	w11, [x10, #12]
  4093f8:	cmp	w9, w11
  4093fc:	b.eq	409408 <sqrt@plt+0x7a28>  // b.none
  409400:	str	wzr, [sp, #44]
  409404:	b	409410 <sqrt@plt+0x7a30>
  409408:	mov	w8, #0x1                   	// #1
  40940c:	str	w8, [sp, #44]
  409410:	ldr	w0, [sp, #44]
  409414:	add	sp, sp, #0x30
  409418:	ret
  40941c:	sub	sp, sp, #0x20
  409420:	stp	x29, x30, [sp, #16]
  409424:	add	x29, sp, #0x10
  409428:	str	x0, [sp, #8]
  40942c:	str	x1, [sp]
  409430:	ldr	x0, [sp, #8]
  409434:	ldr	x1, [sp]
  409438:	bl	409268 <sqrt@plt+0x7888>
  40943c:	cmp	w0, #0x0
  409440:	cset	w8, ne  // ne = any
  409444:	eor	w8, w8, #0x1
  409448:	and	w0, w8, #0x1
  40944c:	ldp	x29, x30, [sp, #16]
  409450:	add	sp, sp, #0x20
  409454:	ret
  409458:	sub	sp, sp, #0x10
  40945c:	str	x0, [sp, #8]
  409460:	str	x1, [sp]
  409464:	ldr	x8, [sp, #8]
  409468:	ldr	w9, [x8, #4]
  40946c:	ldr	x10, [sp]
  409470:	str	w9, [x10]
  409474:	ldr	w9, [x8, #8]
  409478:	ldr	x10, [sp]
  40947c:	str	w9, [x10, #4]
  409480:	ldr	w9, [x8, #12]
  409484:	ldr	x10, [sp]
  409488:	str	w9, [x10, #8]
  40948c:	ldr	w9, [x8, #16]
  409490:	ldr	x10, [sp]
  409494:	str	w9, [x10, #12]
  409498:	ldr	w0, [x8]
  40949c:	add	sp, sp, #0x10
  4094a0:	ret
  4094a4:	sub	sp, sp, #0x10
  4094a8:	str	x0, [sp, #8]
  4094ac:	ldr	x8, [sp, #8]
  4094b0:	str	wzr, [x8]
  4094b4:	add	sp, sp, #0x10
  4094b8:	ret
  4094bc:	sub	sp, sp, #0x30
  4094c0:	stp	x29, x30, [sp, #32]
  4094c4:	add	x29, sp, #0x20
  4094c8:	mov	w8, #0x3                   	// #3
  4094cc:	mov	w9, #0xffff                	// #65535
  4094d0:	stur	x0, [x29, #-8]
  4094d4:	stur	w1, [x29, #-12]
  4094d8:	str	w2, [sp, #16]
  4094dc:	str	w3, [sp, #12]
  4094e0:	ldur	x10, [x29, #-8]
  4094e4:	str	w8, [x10]
  4094e8:	ldur	w1, [x29, #-12]
  4094ec:	mov	w0, w9
  4094f0:	str	w9, [sp, #8]
  4094f4:	str	x10, [sp]
  4094f8:	bl	409538 <sqrt@plt+0x7b58>
  4094fc:	ldr	x10, [sp]
  409500:	str	w0, [x10, #4]
  409504:	ldr	w1, [sp, #16]
  409508:	ldr	w0, [sp, #8]
  40950c:	bl	409538 <sqrt@plt+0x7b58>
  409510:	ldr	x10, [sp]
  409514:	str	w0, [x10, #8]
  409518:	ldr	w1, [sp, #12]
  40951c:	ldr	w0, [sp, #8]
  409520:	bl	409538 <sqrt@plt+0x7b58>
  409524:	ldr	x10, [sp]
  409528:	str	w0, [x10, #12]
  40952c:	ldp	x29, x30, [sp, #32]
  409530:	add	sp, sp, #0x30
  409534:	ret
  409538:	sub	sp, sp, #0x10
  40953c:	str	w0, [sp, #8]
  409540:	str	w1, [sp, #4]
  409544:	ldr	w8, [sp, #8]
  409548:	ldr	w9, [sp, #4]
  40954c:	cmp	w8, w9
  409550:	b.cs	409560 <sqrt@plt+0x7b80>  // b.hs, b.nlast
  409554:	ldr	w8, [sp, #8]
  409558:	str	w8, [sp, #12]
  40955c:	b	409568 <sqrt@plt+0x7b88>
  409560:	ldr	w8, [sp, #4]
  409564:	str	w8, [sp, #12]
  409568:	ldr	w0, [sp, #12]
  40956c:	add	sp, sp, #0x10
  409570:	ret
  409574:	sub	sp, sp, #0x30
  409578:	stp	x29, x30, [sp, #32]
  40957c:	add	x29, sp, #0x20
  409580:	mov	w8, #0x1                   	// #1
  409584:	mov	w9, #0xffff                	// #65535
  409588:	stur	x0, [x29, #-8]
  40958c:	stur	w1, [x29, #-12]
  409590:	str	w2, [sp, #16]
  409594:	str	w3, [sp, #12]
  409598:	ldur	x10, [x29, #-8]
  40959c:	str	w8, [x10]
  4095a0:	ldur	w1, [x29, #-12]
  4095a4:	mov	w0, w9
  4095a8:	str	w9, [sp, #8]
  4095ac:	str	x10, [sp]
  4095b0:	bl	409538 <sqrt@plt+0x7b58>
  4095b4:	ldr	x10, [sp]
  4095b8:	str	w0, [x10, #4]
  4095bc:	ldr	w1, [sp, #16]
  4095c0:	ldr	w0, [sp, #8]
  4095c4:	bl	409538 <sqrt@plt+0x7b58>
  4095c8:	ldr	x10, [sp]
  4095cc:	str	w0, [x10, #8]
  4095d0:	ldr	w1, [sp, #12]
  4095d4:	ldr	w0, [sp, #8]
  4095d8:	bl	409538 <sqrt@plt+0x7b58>
  4095dc:	ldr	x10, [sp]
  4095e0:	str	w0, [x10, #12]
  4095e4:	ldp	x29, x30, [sp, #32]
  4095e8:	add	sp, sp, #0x30
  4095ec:	ret
  4095f0:	sub	sp, sp, #0x40
  4095f4:	stp	x29, x30, [sp, #48]
  4095f8:	add	x29, sp, #0x30
  4095fc:	mov	w8, #0x2                   	// #2
  409600:	mov	w9, #0xffff                	// #65535
  409604:	stur	x0, [x29, #-8]
  409608:	stur	w1, [x29, #-12]
  40960c:	stur	w2, [x29, #-16]
  409610:	stur	w3, [x29, #-20]
  409614:	str	w4, [sp, #24]
  409618:	ldur	x10, [x29, #-8]
  40961c:	str	w8, [x10]
  409620:	ldur	w1, [x29, #-12]
  409624:	mov	w0, w9
  409628:	str	w9, [sp, #20]
  40962c:	str	x10, [sp, #8]
  409630:	bl	409538 <sqrt@plt+0x7b58>
  409634:	ldr	x10, [sp, #8]
  409638:	str	w0, [x10, #4]
  40963c:	ldur	w1, [x29, #-16]
  409640:	ldr	w0, [sp, #20]
  409644:	bl	409538 <sqrt@plt+0x7b58>
  409648:	ldr	x10, [sp, #8]
  40964c:	str	w0, [x10, #8]
  409650:	ldur	w1, [x29, #-20]
  409654:	ldr	w0, [sp, #20]
  409658:	bl	409538 <sqrt@plt+0x7b58>
  40965c:	ldr	x10, [sp, #8]
  409660:	str	w0, [x10, #12]
  409664:	ldr	w1, [sp, #24]
  409668:	ldr	w0, [sp, #20]
  40966c:	bl	409538 <sqrt@plt+0x7b58>
  409670:	ldr	x10, [sp, #8]
  409674:	str	w0, [x10, #16]
  409678:	ldp	x29, x30, [sp, #48]
  40967c:	add	sp, sp, #0x40
  409680:	ret
  409684:	sub	sp, sp, #0x30
  409688:	stp	x29, x30, [sp, #32]
  40968c:	add	x29, sp, #0x20
  409690:	mov	w8, #0x4                   	// #4
  409694:	mov	w9, #0xffff                	// #65535
  409698:	stur	x0, [x29, #-8]
  40969c:	stur	w1, [x29, #-12]
  4096a0:	ldur	x10, [x29, #-8]
  4096a4:	str	w8, [x10]
  4096a8:	ldur	w1, [x29, #-12]
  4096ac:	mov	w0, w9
  4096b0:	str	x10, [sp, #8]
  4096b4:	bl	409538 <sqrt@plt+0x7b58>
  4096b8:	ldr	x10, [sp, #8]
  4096bc:	str	w0, [x10, #4]
  4096c0:	ldp	x29, x30, [sp, #32]
  4096c4:	add	sp, sp, #0x30
  4096c8:	ret
  4096cc:	sub	sp, sp, #0x60
  4096d0:	stp	x29, x30, [sp, #80]
  4096d4:	add	x29, sp, #0x50
  4096d8:	mov	x8, #0x2                   	// #2
  4096dc:	stur	x0, [x29, #-16]
  4096e0:	stur	w1, [x29, #-20]
  4096e4:	stur	x2, [x29, #-32]
  4096e8:	str	x3, [sp, #40]
  4096ec:	ldur	x9, [x29, #-16]
  4096f0:	str	x8, [sp, #32]
  4096f4:	ldur	w10, [x29, #-20]
  4096f8:	str	w10, [x9]
  4096fc:	ldur	x8, [x29, #-32]
  409700:	str	x8, [sp, #24]
  409704:	ldr	x8, [sp, #24]
  409708:	add	x8, x8, #0x1
  40970c:	str	x8, [sp, #24]
  409710:	ldr	x8, [sp, #24]
  409714:	ldrb	w10, [x8]
  409718:	cmp	w10, #0x23
  40971c:	str	x9, [sp, #8]
  409720:	b.ne	409738 <sqrt@plt+0x7d58>  // b.any
  409724:	mov	x8, #0x4                   	// #4
  409728:	str	x8, [sp, #32]
  40972c:	ldr	x8, [sp, #24]
  409730:	add	x8, x8, #0x1
  409734:	str	x8, [sp, #24]
  409738:	str	xzr, [sp, #16]
  40973c:	ldr	x8, [sp, #16]
  409740:	ldr	x9, [sp, #40]
  409744:	cmp	x8, x9
  409748:	b.cs	4097d0 <sqrt@plt+0x7df0>  // b.hs, b.nlast
  40974c:	mov	x8, #0x4                   	// #4
  409750:	ldr	x9, [sp, #8]
  409754:	add	x10, x9, #0x4
  409758:	ldr	x11, [sp, #16]
  40975c:	mul	x8, x8, x11
  409760:	add	x0, x10, x8
  409764:	ldr	x1, [sp, #24]
  409768:	ldr	x2, [sp, #32]
  40976c:	bl	4097e8 <sqrt@plt+0x7e08>
  409770:	cbnz	w0, 40977c <sqrt@plt+0x7d9c>
  409774:	stur	wzr, [x29, #-4]
  409778:	b	4097d8 <sqrt@plt+0x7df8>
  40977c:	ldr	x8, [sp, #32]
  409780:	cmp	x8, #0x2
  409784:	b.ne	4097b0 <sqrt@plt+0x7dd0>  // b.any
  409788:	mov	x8, #0x4                   	// #4
  40978c:	ldr	x9, [sp, #8]
  409790:	add	x10, x9, #0x4
  409794:	ldr	x11, [sp, #16]
  409798:	mul	x8, x8, x11
  40979c:	add	x8, x10, x8
  4097a0:	ldr	w12, [x8]
  4097a4:	mov	w13, #0x101                 	// #257
  4097a8:	mul	w12, w12, w13
  4097ac:	str	w12, [x8]
  4097b0:	ldr	x8, [sp, #32]
  4097b4:	ldr	x9, [sp, #24]
  4097b8:	add	x8, x9, x8
  4097bc:	str	x8, [sp, #24]
  4097c0:	ldr	x8, [sp, #16]
  4097c4:	add	x8, x8, #0x1
  4097c8:	str	x8, [sp, #16]
  4097cc:	b	40973c <sqrt@plt+0x7d5c>
  4097d0:	mov	w8, #0x1                   	// #1
  4097d4:	stur	w8, [x29, #-4]
  4097d8:	ldur	w0, [x29, #-4]
  4097dc:	ldp	x29, x30, [sp, #80]
  4097e0:	add	sp, sp, #0x60
  4097e4:	ret
  4097e8:	sub	sp, sp, #0x40
  4097ec:	stp	x29, x30, [sp, #48]
  4097f0:	add	x29, sp, #0x30
  4097f4:	stur	x0, [x29, #-16]
  4097f8:	str	x1, [sp, #24]
  4097fc:	str	x2, [sp, #16]
  409800:	str	xzr, [sp, #8]
  409804:	str	wzr, [sp, #4]
  409808:	ldr	x8, [sp, #8]
  40980c:	ldr	x9, [sp, #16]
  409810:	mov	w10, #0x0                   	// #0
  409814:	cmp	x8, x9
  409818:	str	w10, [sp]
  40981c:	b.cs	409844 <sqrt@plt+0x7e64>  // b.hs, b.nlast
  409820:	ldr	x8, [sp, #24]
  409824:	ldr	x9, [sp, #8]
  409828:	ldrb	w1, [x8, x9]
  40982c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  409830:	add	x0, x0, #0x379
  409834:	bl	40a3f4 <sqrt@plt+0x8a14>
  409838:	cmp	w0, #0x0
  40983c:	cset	w10, ne  // ne = any
  409840:	str	w10, [sp]
  409844:	ldr	w8, [sp]
  409848:	tbnz	w8, #0, 409850 <sqrt@plt+0x7e70>
  40984c:	b	409914 <sqrt@plt+0x7f34>
  409850:	ldr	x8, [sp, #24]
  409854:	ldr	x9, [sp, #8]
  409858:	ldrb	w1, [x8, x9]
  40985c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  409860:	add	x0, x0, #0x279
  409864:	bl	40a3f4 <sqrt@plt+0x8a14>
  409868:	cbz	w0, 409894 <sqrt@plt+0x7eb4>
  40986c:	ldr	w8, [sp, #4]
  409870:	mov	w9, #0x10                  	// #16
  409874:	mul	w8, w8, w9
  409878:	ldr	x10, [sp, #24]
  40987c:	ldr	x11, [sp, #8]
  409880:	ldrb	w9, [x10, x11]
  409884:	subs	w9, w9, #0x30
  409888:	add	w8, w8, w9
  40988c:	str	w8, [sp, #4]
  409890:	b	409904 <sqrt@plt+0x7f24>
  409894:	ldr	x8, [sp, #24]
  409898:	ldr	x9, [sp, #8]
  40989c:	ldrb	w1, [x8, x9]
  4098a0:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4098a4:	add	x0, x0, #0x79
  4098a8:	bl	40a3f4 <sqrt@plt+0x8a14>
  4098ac:	cbz	w0, 4098dc <sqrt@plt+0x7efc>
  4098b0:	ldr	w8, [sp, #4]
  4098b4:	mov	w9, #0x10                  	// #16
  4098b8:	mul	w8, w8, w9
  4098bc:	ldr	x10, [sp, #24]
  4098c0:	ldr	x11, [sp, #8]
  4098c4:	ldrb	w9, [x10, x11]
  4098c8:	subs	w9, w9, #0x41
  4098cc:	add	w8, w8, w9
  4098d0:	add	w8, w8, #0xa
  4098d4:	str	w8, [sp, #4]
  4098d8:	b	409904 <sqrt@plt+0x7f24>
  4098dc:	ldr	w8, [sp, #4]
  4098e0:	mov	w9, #0x10                  	// #16
  4098e4:	mul	w8, w8, w9
  4098e8:	ldr	x10, [sp, #24]
  4098ec:	ldr	x11, [sp, #8]
  4098f0:	ldrb	w9, [x10, x11]
  4098f4:	subs	w9, w9, #0x61
  4098f8:	add	w8, w8, w9
  4098fc:	add	w8, w8, #0xa
  409900:	str	w8, [sp, #4]
  409904:	ldr	x8, [sp, #8]
  409908:	add	x8, x8, #0x1
  40990c:	str	x8, [sp, #8]
  409910:	b	409808 <sqrt@plt+0x7e28>
  409914:	ldr	x8, [sp, #8]
  409918:	ldr	x9, [sp, #16]
  40991c:	cmp	x8, x9
  409920:	b.eq	40992c <sqrt@plt+0x7f4c>  // b.none
  409924:	stur	wzr, [x29, #-4]
  409928:	b	409940 <sqrt@plt+0x7f60>
  40992c:	ldr	w8, [sp, #4]
  409930:	ldur	x9, [x29, #-16]
  409934:	str	w8, [x9]
  409938:	mov	w8, #0x1                   	// #1
  40993c:	stur	w8, [x29, #-4]
  409940:	ldur	w0, [x29, #-4]
  409944:	ldp	x29, x30, [sp, #48]
  409948:	add	sp, sp, #0x40
  40994c:	ret
  409950:	sub	sp, sp, #0x20
  409954:	stp	x29, x30, [sp, #16]
  409958:	add	x29, sp, #0x10
  40995c:	mov	w8, #0x3                   	// #3
  409960:	mov	x3, #0x3                   	// #3
  409964:	str	x0, [sp, #8]
  409968:	str	x1, [sp]
  40996c:	ldr	x0, [sp, #8]
  409970:	ldr	x2, [sp]
  409974:	mov	w1, w8
  409978:	bl	4096cc <sqrt@plt+0x7cec>
  40997c:	ldp	x29, x30, [sp, #16]
  409980:	add	sp, sp, #0x20
  409984:	ret
  409988:	sub	sp, sp, #0x20
  40998c:	stp	x29, x30, [sp, #16]
  409990:	add	x29, sp, #0x10
  409994:	mov	w8, #0x1                   	// #1
  409998:	mov	x3, #0x3                   	// #3
  40999c:	str	x0, [sp, #8]
  4099a0:	str	x1, [sp]
  4099a4:	ldr	x0, [sp, #8]
  4099a8:	ldr	x2, [sp]
  4099ac:	mov	w1, w8
  4099b0:	bl	4096cc <sqrt@plt+0x7cec>
  4099b4:	ldp	x29, x30, [sp, #16]
  4099b8:	add	sp, sp, #0x20
  4099bc:	ret
  4099c0:	sub	sp, sp, #0x20
  4099c4:	stp	x29, x30, [sp, #16]
  4099c8:	add	x29, sp, #0x10
  4099cc:	mov	w8, #0x2                   	// #2
  4099d0:	mov	x3, #0x4                   	// #4
  4099d4:	str	x0, [sp, #8]
  4099d8:	str	x1, [sp]
  4099dc:	ldr	x0, [sp, #8]
  4099e0:	ldr	x2, [sp]
  4099e4:	mov	w1, w8
  4099e8:	bl	4096cc <sqrt@plt+0x7cec>
  4099ec:	ldp	x29, x30, [sp, #16]
  4099f0:	add	sp, sp, #0x20
  4099f4:	ret
  4099f8:	sub	sp, sp, #0x20
  4099fc:	stp	x29, x30, [sp, #16]
  409a00:	add	x29, sp, #0x10
  409a04:	mov	w8, #0x4                   	// #4
  409a08:	mov	x3, #0x1                   	// #1
  409a0c:	str	x0, [sp, #8]
  409a10:	str	x1, [sp]
  409a14:	ldr	x0, [sp, #8]
  409a18:	ldr	x2, [sp]
  409a1c:	mov	w1, w8
  409a20:	bl	4096cc <sqrt@plt+0x7cec>
  409a24:	ldp	x29, x30, [sp, #16]
  409a28:	add	sp, sp, #0x20
  409a2c:	ret
  409a30:	sub	sp, sp, #0x50
  409a34:	stp	x29, x30, [sp, #64]
  409a38:	add	x29, sp, #0x40
  409a3c:	stur	x0, [x29, #-8]
  409a40:	stur	x1, [x29, #-16]
  409a44:	stur	x2, [x29, #-24]
  409a48:	str	x3, [sp, #32]
  409a4c:	ldur	x8, [x29, #-8]
  409a50:	ldr	w9, [x8]
  409a54:	subs	w9, w9, #0x1
  409a58:	mov	w10, w9
  409a5c:	ubfx	x10, x10, #0, #32
  409a60:	cmp	x10, #0x3
  409a64:	str	x8, [sp, #24]
  409a68:	str	x10, [sp, #16]
  409a6c:	b.hi	409bc8 <sqrt@plt+0x81e8>  // b.pmore
  409a70:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  409a74:	add	x8, x8, #0x688
  409a78:	ldr	x11, [sp, #16]
  409a7c:	ldrsw	x10, [x8, x11, lsl #2]
  409a80:	add	x9, x8, x10
  409a84:	br	x9
  409a88:	ldr	x8, [sp, #24]
  409a8c:	ldr	w9, [x8, #4]
  409a90:	ldur	x10, [x29, #-16]
  409a94:	str	w9, [x10]
  409a98:	ldr	w9, [x8, #8]
  409a9c:	ldur	x10, [x29, #-24]
  409aa0:	str	w9, [x10]
  409aa4:	ldr	w9, [x8, #12]
  409aa8:	ldr	x10, [sp, #32]
  409aac:	str	w9, [x10]
  409ab0:	b	409be0 <sqrt@plt+0x8200>
  409ab4:	ldr	x8, [sp, #24]
  409ab8:	ldr	w9, [x8, #4]
  409abc:	mov	w10, #0xffff                	// #65535
  409ac0:	subs	w9, w10, w9
  409ac4:	ldur	x11, [x29, #-16]
  409ac8:	str	w9, [x11]
  409acc:	ldr	w9, [x8, #8]
  409ad0:	subs	w9, w10, w9
  409ad4:	ldur	x11, [x29, #-24]
  409ad8:	str	w9, [x11]
  409adc:	ldr	w9, [x8, #12]
  409ae0:	subs	w9, w10, w9
  409ae4:	ldr	x11, [sp, #32]
  409ae8:	str	w9, [x11]
  409aec:	b	409be0 <sqrt@plt+0x8200>
  409af0:	ldr	x8, [sp, #24]
  409af4:	ldr	w9, [x8, #4]
  409af8:	ldr	w10, [x8, #16]
  409afc:	mov	w11, #0xffff                	// #65535
  409b00:	subs	w10, w11, w10
  409b04:	mul	w9, w9, w10
  409b08:	udiv	w9, w9, w11
  409b0c:	ldr	w10, [x8, #16]
  409b10:	add	w1, w9, w10
  409b14:	mov	w0, w11
  409b18:	str	w11, [sp, #12]
  409b1c:	bl	409538 <sqrt@plt+0x7b58>
  409b20:	ldr	w9, [sp, #12]
  409b24:	subs	w10, w9, w0
  409b28:	ldur	x8, [x29, #-16]
  409b2c:	str	w10, [x8]
  409b30:	ldr	x8, [sp, #24]
  409b34:	ldr	w10, [x8, #8]
  409b38:	ldr	w11, [x8, #16]
  409b3c:	subs	w11, w9, w11
  409b40:	mul	w10, w10, w11
  409b44:	udiv	w10, w10, w9
  409b48:	ldr	w11, [x8, #16]
  409b4c:	add	w1, w10, w11
  409b50:	mov	w0, w9
  409b54:	bl	409538 <sqrt@plt+0x7b58>
  409b58:	ldr	w9, [sp, #12]
  409b5c:	subs	w10, w9, w0
  409b60:	ldur	x8, [x29, #-24]
  409b64:	str	w10, [x8]
  409b68:	ldr	x8, [sp, #24]
  409b6c:	ldr	w10, [x8, #12]
  409b70:	ldr	w11, [x8, #16]
  409b74:	subs	w11, w9, w11
  409b78:	mul	w10, w10, w11
  409b7c:	udiv	w10, w10, w9
  409b80:	ldr	w11, [x8, #16]
  409b84:	add	w1, w10, w11
  409b88:	mov	w0, w9
  409b8c:	bl	409538 <sqrt@plt+0x7b58>
  409b90:	ldr	w9, [sp, #12]
  409b94:	subs	w10, w9, w0
  409b98:	ldr	x8, [sp, #32]
  409b9c:	str	w10, [x8]
  409ba0:	b	409be0 <sqrt@plt+0x8200>
  409ba4:	ldr	x8, [sp, #24]
  409ba8:	ldr	w9, [x8, #4]
  409bac:	ldr	x10, [sp, #32]
  409bb0:	str	w9, [x10]
  409bb4:	ldur	x10, [x29, #-24]
  409bb8:	str	w9, [x10]
  409bbc:	ldur	x10, [x29, #-16]
  409bc0:	str	w9, [x10]
  409bc4:	b	409be0 <sqrt@plt+0x8200>
  409bc8:	mov	w8, wzr
  409bcc:	mov	w0, w8
  409bd0:	mov	w1, #0x100                 	// #256
  409bd4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  409bd8:	add	x2, x2, #0x6dc
  409bdc:	bl	40514c <sqrt@plt+0x376c>
  409be0:	ldp	x29, x30, [sp, #64]
  409be4:	add	sp, sp, #0x50
  409be8:	ret
  409bec:	sub	sp, sp, #0x50
  409bf0:	stp	x29, x30, [sp, #64]
  409bf4:	add	x29, sp, #0x40
  409bf8:	stur	x0, [x29, #-8]
  409bfc:	stur	x1, [x29, #-16]
  409c00:	stur	x2, [x29, #-24]
  409c04:	str	x3, [sp, #32]
  409c08:	ldur	x8, [x29, #-8]
  409c0c:	ldr	w9, [x8]
  409c10:	subs	w9, w9, #0x1
  409c14:	mov	w10, w9
  409c18:	ubfx	x10, x10, #0, #32
  409c1c:	cmp	x10, #0x3
  409c20:	str	x8, [sp, #24]
  409c24:	str	x10, [sp, #16]
  409c28:	b.hi	409d7c <sqrt@plt+0x839c>  // b.pmore
  409c2c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  409c30:	add	x8, x8, #0x698
  409c34:	ldr	x11, [sp, #16]
  409c38:	ldrsw	x10, [x8, x11, lsl #2]
  409c3c:	add	x9, x8, x10
  409c40:	br	x9
  409c44:	ldr	x8, [sp, #24]
  409c48:	ldr	w9, [x8, #4]
  409c4c:	mov	w10, #0xffff                	// #65535
  409c50:	subs	w9, w10, w9
  409c54:	ldur	x11, [x29, #-16]
  409c58:	str	w9, [x11]
  409c5c:	ldr	w9, [x8, #8]
  409c60:	subs	w9, w10, w9
  409c64:	ldur	x11, [x29, #-24]
  409c68:	str	w9, [x11]
  409c6c:	ldr	w9, [x8, #12]
  409c70:	subs	w9, w10, w9
  409c74:	ldr	x11, [sp, #32]
  409c78:	str	w9, [x11]
  409c7c:	b	409d94 <sqrt@plt+0x83b4>
  409c80:	ldr	x8, [sp, #24]
  409c84:	ldr	w9, [x8, #4]
  409c88:	ldur	x10, [x29, #-16]
  409c8c:	str	w9, [x10]
  409c90:	ldr	w9, [x8, #8]
  409c94:	ldur	x10, [x29, #-24]
  409c98:	str	w9, [x10]
  409c9c:	ldr	w9, [x8, #12]
  409ca0:	ldr	x10, [sp, #32]
  409ca4:	str	w9, [x10]
  409ca8:	b	409d94 <sqrt@plt+0x83b4>
  409cac:	ldr	x8, [sp, #24]
  409cb0:	ldr	w9, [x8, #4]
  409cb4:	ldr	w10, [x8, #16]
  409cb8:	mov	w11, #0xffff                	// #65535
  409cbc:	subs	w10, w11, w10
  409cc0:	mul	w9, w9, w10
  409cc4:	udiv	w9, w9, w11
  409cc8:	ldr	w10, [x8, #16]
  409ccc:	add	w1, w9, w10
  409cd0:	mov	w0, w11
  409cd4:	str	w11, [sp, #12]
  409cd8:	bl	409538 <sqrt@plt+0x7b58>
  409cdc:	ldur	x8, [x29, #-16]
  409ce0:	str	w0, [x8]
  409ce4:	ldr	x8, [sp, #24]
  409ce8:	ldr	w9, [x8, #8]
  409cec:	ldr	w10, [x8, #16]
  409cf0:	ldr	w11, [sp, #12]
  409cf4:	subs	w10, w11, w10
  409cf8:	mul	w9, w9, w10
  409cfc:	udiv	w9, w9, w11
  409d00:	ldr	w10, [x8, #16]
  409d04:	add	w1, w9, w10
  409d08:	mov	w0, w11
  409d0c:	bl	409538 <sqrt@plt+0x7b58>
  409d10:	ldur	x8, [x29, #-24]
  409d14:	str	w0, [x8]
  409d18:	ldr	x8, [sp, #24]
  409d1c:	ldr	w9, [x8, #12]
  409d20:	ldr	w10, [x8, #16]
  409d24:	ldr	w11, [sp, #12]
  409d28:	subs	w10, w11, w10
  409d2c:	mul	w9, w9, w10
  409d30:	udiv	w9, w9, w11
  409d34:	ldr	w10, [x8, #16]
  409d38:	add	w1, w9, w10
  409d3c:	mov	w0, w11
  409d40:	bl	409538 <sqrt@plt+0x7b58>
  409d44:	ldr	x8, [sp, #32]
  409d48:	str	w0, [x8]
  409d4c:	b	409d94 <sqrt@plt+0x83b4>
  409d50:	ldr	x8, [sp, #24]
  409d54:	ldr	w9, [x8, #4]
  409d58:	mov	w10, #0xffff                	// #65535
  409d5c:	subs	w9, w10, w9
  409d60:	ldr	x11, [sp, #32]
  409d64:	str	w9, [x11]
  409d68:	ldur	x11, [x29, #-24]
  409d6c:	str	w9, [x11]
  409d70:	ldur	x11, [x29, #-16]
  409d74:	str	w9, [x11]
  409d78:	b	409d94 <sqrt@plt+0x83b4>
  409d7c:	mov	w8, wzr
  409d80:	mov	w0, w8
  409d84:	mov	w1, #0x11f                 	// #287
  409d88:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  409d8c:	add	x2, x2, #0x6dc
  409d90:	bl	40514c <sqrt@plt+0x376c>
  409d94:	ldp	x29, x30, [sp, #64]
  409d98:	add	sp, sp, #0x50
  409d9c:	ret
  409da0:	sub	sp, sp, #0x60
  409da4:	stp	x29, x30, [sp, #80]
  409da8:	add	x29, sp, #0x50
  409dac:	stur	x0, [x29, #-8]
  409db0:	stur	x1, [x29, #-16]
  409db4:	stur	x2, [x29, #-24]
  409db8:	stur	x3, [x29, #-32]
  409dbc:	str	x4, [sp, #40]
  409dc0:	ldur	x8, [x29, #-8]
  409dc4:	ldr	w9, [x8]
  409dc8:	subs	w9, w9, #0x1
  409dcc:	mov	w10, w9
  409dd0:	ubfx	x10, x10, #0, #32
  409dd4:	cmp	x10, #0x3
  409dd8:	str	x8, [sp, #32]
  409ddc:	str	x10, [sp, #24]
  409de0:	b.hi	40a080 <sqrt@plt+0x86a0>  // b.pmore
  409de4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  409de8:	add	x8, x8, #0x6a8
  409dec:	ldr	x11, [sp, #24]
  409df0:	ldrsw	x10, [x8, x11, lsl #2]
  409df4:	add	x9, x8, x10
  409df8:	br	x9
  409dfc:	ldr	x8, [sp, #32]
  409e00:	ldr	w9, [x8, #4]
  409e04:	mov	w10, #0xffff                	// #65535
  409e08:	subs	w0, w10, w9
  409e0c:	ldr	w9, [x8, #8]
  409e10:	subs	w9, w10, w9
  409e14:	ldr	w11, [x8, #12]
  409e18:	subs	w1, w10, w11
  409e1c:	str	w0, [sp, #20]
  409e20:	mov	w0, w9
  409e24:	str	w10, [sp, #16]
  409e28:	bl	409538 <sqrt@plt+0x7b58>
  409e2c:	ldr	w9, [sp, #20]
  409e30:	str	w0, [sp, #12]
  409e34:	mov	w0, w9
  409e38:	ldr	w1, [sp, #12]
  409e3c:	bl	409538 <sqrt@plt+0x7b58>
  409e40:	ldr	x8, [sp, #40]
  409e44:	str	w0, [x8]
  409e48:	ldr	x8, [sp, #40]
  409e4c:	ldr	w9, [x8]
  409e50:	ldr	w10, [sp, #16]
  409e54:	cmp	w10, w9
  409e58:	b.ne	409e7c <sqrt@plt+0x849c>  // b.any
  409e5c:	ldur	x8, [x29, #-16]
  409e60:	mov	w9, #0xffff                	// #65535
  409e64:	str	w9, [x8]
  409e68:	ldur	x8, [x29, #-24]
  409e6c:	str	w9, [x8]
  409e70:	ldur	x8, [x29, #-32]
  409e74:	str	w9, [x8]
  409e78:	b	409f14 <sqrt@plt+0x8534>
  409e7c:	ldr	x8, [sp, #32]
  409e80:	ldr	w9, [x8, #4]
  409e84:	mov	w10, #0xffff                	// #65535
  409e88:	subs	w9, w10, w9
  409e8c:	ldr	x11, [sp, #40]
  409e90:	ldr	w12, [x11]
  409e94:	subs	w9, w9, w12
  409e98:	mul	w9, w10, w9
  409e9c:	ldr	x11, [sp, #40]
  409ea0:	ldr	w12, [x11]
  409ea4:	subs	w12, w10, w12
  409ea8:	udiv	w9, w9, w12
  409eac:	ldur	x11, [x29, #-16]
  409eb0:	str	w9, [x11]
  409eb4:	ldr	w9, [x8, #8]
  409eb8:	subs	w9, w10, w9
  409ebc:	ldr	x11, [sp, #40]
  409ec0:	ldr	w12, [x11]
  409ec4:	subs	w9, w9, w12
  409ec8:	mul	w9, w10, w9
  409ecc:	ldr	x11, [sp, #40]
  409ed0:	ldr	w12, [x11]
  409ed4:	subs	w12, w10, w12
  409ed8:	udiv	w9, w9, w12
  409edc:	ldur	x11, [x29, #-24]
  409ee0:	str	w9, [x11]
  409ee4:	ldr	w9, [x8, #12]
  409ee8:	subs	w9, w10, w9
  409eec:	ldr	x11, [sp, #40]
  409ef0:	ldr	w12, [x11]
  409ef4:	subs	w9, w9, w12
  409ef8:	mul	w9, w10, w9
  409efc:	ldr	x11, [sp, #40]
  409f00:	ldr	w12, [x11]
  409f04:	subs	w10, w10, w12
  409f08:	udiv	w9, w9, w10
  409f0c:	ldur	x11, [x29, #-32]
  409f10:	str	w9, [x11]
  409f14:	b	40a098 <sqrt@plt+0x86b8>
  409f18:	ldr	x8, [sp, #32]
  409f1c:	ldr	w0, [x8, #4]
  409f20:	ldr	w9, [x8, #8]
  409f24:	ldr	w1, [x8, #12]
  409f28:	str	w0, [sp, #8]
  409f2c:	mov	w0, w9
  409f30:	bl	409538 <sqrt@plt+0x7b58>
  409f34:	ldr	w9, [sp, #8]
  409f38:	str	w0, [sp, #4]
  409f3c:	mov	w0, w9
  409f40:	ldr	w1, [sp, #4]
  409f44:	bl	409538 <sqrt@plt+0x7b58>
  409f48:	ldr	x8, [sp, #40]
  409f4c:	str	w0, [x8]
  409f50:	ldr	x8, [sp, #40]
  409f54:	ldr	w9, [x8]
  409f58:	mov	w10, #0xffff                	// #65535
  409f5c:	cmp	w10, w9
  409f60:	b.ne	409f84 <sqrt@plt+0x85a4>  // b.any
  409f64:	ldur	x8, [x29, #-16]
  409f68:	mov	w9, #0xffff                	// #65535
  409f6c:	str	w9, [x8]
  409f70:	ldur	x8, [x29, #-24]
  409f74:	str	w9, [x8]
  409f78:	ldur	x8, [x29, #-32]
  409f7c:	str	w9, [x8]
  409f80:	b	40a010 <sqrt@plt+0x8630>
  409f84:	ldr	x8, [sp, #32]
  409f88:	ldr	w9, [x8, #4]
  409f8c:	ldr	x10, [sp, #40]
  409f90:	ldr	w11, [x10]
  409f94:	subs	w9, w9, w11
  409f98:	mov	w11, #0xffff                	// #65535
  409f9c:	mul	w9, w11, w9
  409fa0:	ldr	x10, [sp, #40]
  409fa4:	ldr	w12, [x10]
  409fa8:	subs	w12, w11, w12
  409fac:	udiv	w9, w9, w12
  409fb0:	ldur	x10, [x29, #-16]
  409fb4:	str	w9, [x10]
  409fb8:	ldr	w9, [x8, #8]
  409fbc:	ldr	x10, [sp, #40]
  409fc0:	ldr	w12, [x10]
  409fc4:	subs	w9, w9, w12
  409fc8:	mul	w9, w11, w9
  409fcc:	ldr	x10, [sp, #40]
  409fd0:	ldr	w12, [x10]
  409fd4:	subs	w12, w11, w12
  409fd8:	udiv	w9, w9, w12
  409fdc:	ldur	x10, [x29, #-24]
  409fe0:	str	w9, [x10]
  409fe4:	ldr	w9, [x8, #12]
  409fe8:	ldr	x10, [sp, #40]
  409fec:	ldr	w12, [x10]
  409ff0:	subs	w9, w9, w12
  409ff4:	mul	w9, w11, w9
  409ff8:	ldr	x10, [sp, #40]
  409ffc:	ldr	w12, [x10]
  40a000:	subs	w11, w11, w12
  40a004:	udiv	w9, w9, w11
  40a008:	ldur	x10, [x29, #-32]
  40a00c:	str	w9, [x10]
  40a010:	b	40a098 <sqrt@plt+0x86b8>
  40a014:	ldr	x8, [sp, #32]
  40a018:	ldr	w9, [x8, #4]
  40a01c:	ldur	x10, [x29, #-16]
  40a020:	str	w9, [x10]
  40a024:	ldr	w9, [x8, #8]
  40a028:	ldur	x10, [x29, #-24]
  40a02c:	str	w9, [x10]
  40a030:	ldr	w9, [x8, #12]
  40a034:	ldur	x10, [x29, #-32]
  40a038:	str	w9, [x10]
  40a03c:	ldr	w9, [x8, #16]
  40a040:	ldr	x10, [sp, #40]
  40a044:	str	w9, [x10]
  40a048:	b	40a098 <sqrt@plt+0x86b8>
  40a04c:	ldur	x8, [x29, #-32]
  40a050:	str	wzr, [x8]
  40a054:	ldur	x8, [x29, #-24]
  40a058:	str	wzr, [x8]
  40a05c:	ldur	x8, [x29, #-16]
  40a060:	str	wzr, [x8]
  40a064:	ldr	x8, [sp, #32]
  40a068:	ldr	w9, [x8, #4]
  40a06c:	mov	w10, #0xffff                	// #65535
  40a070:	subs	w9, w10, w9
  40a074:	ldr	x11, [sp, #40]
  40a078:	str	w9, [x11]
  40a07c:	b	40a098 <sqrt@plt+0x86b8>
  40a080:	mov	w8, wzr
  40a084:	mov	w0, w8
  40a088:	mov	w1, #0x151                 	// #337
  40a08c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40a090:	add	x2, x2, #0x6dc
  40a094:	bl	40514c <sqrt@plt+0x376c>
  40a098:	ldp	x29, x30, [sp, #80]
  40a09c:	add	sp, sp, #0x60
  40a0a0:	ret
  40a0a4:	sub	sp, sp, #0x30
  40a0a8:	stp	x29, x30, [sp, #32]
  40a0ac:	add	x29, sp, #0x20
  40a0b0:	stur	x0, [x29, #-8]
  40a0b4:	str	x1, [sp, #16]
  40a0b8:	ldur	x8, [x29, #-8]
  40a0bc:	ldr	w9, [x8]
  40a0c0:	subs	w9, w9, #0x1
  40a0c4:	mov	w10, w9
  40a0c8:	ubfx	x10, x10, #0, #32
  40a0cc:	cmp	x10, #0x3
  40a0d0:	str	x8, [sp, #8]
  40a0d4:	str	x10, [sp]
  40a0d8:	b.hi	40a1f0 <sqrt@plt+0x8810>  // b.pmore
  40a0dc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40a0e0:	add	x8, x8, #0x6b8
  40a0e4:	ldr	x11, [sp]
  40a0e8:	ldrsw	x10, [x8, x11, lsl #2]
  40a0ec:	add	x9, x8, x10
  40a0f0:	br	x9
  40a0f4:	ldr	x8, [sp, #8]
  40a0f8:	ldr	w9, [x8, #4]
  40a0fc:	mov	w10, #0xde                  	// #222
  40a100:	mul	w9, w10, w9
  40a104:	ldr	w10, [x8, #8]
  40a108:	mov	w11, #0x2c3                 	// #707
  40a10c:	mul	w10, w11, w10
  40a110:	add	w9, w9, w10
  40a114:	ldr	w10, [x8, #12]
  40a118:	mov	w11, #0x47                  	// #71
  40a11c:	mul	w10, w11, w10
  40a120:	add	w9, w9, w10
  40a124:	mov	w10, #0x3e8                 	// #1000
  40a128:	udiv	w9, w9, w10
  40a12c:	ldr	x12, [sp, #16]
  40a130:	str	w9, [x12]
  40a134:	b	40a208 <sqrt@plt+0x8828>
  40a138:	ldr	x8, [sp, #8]
  40a13c:	ldr	w9, [x8, #4]
  40a140:	mov	w10, #0xde                  	// #222
  40a144:	mul	w9, w10, w9
  40a148:	ldr	w10, [x8, #8]
  40a14c:	mov	w11, #0x2c3                 	// #707
  40a150:	mul	w10, w11, w10
  40a154:	add	w9, w9, w10
  40a158:	ldr	w10, [x8, #12]
  40a15c:	mov	w11, #0x47                  	// #71
  40a160:	mul	w10, w11, w10
  40a164:	add	w9, w9, w10
  40a168:	mov	w10, #0x3e8                 	// #1000
  40a16c:	udiv	w9, w9, w10
  40a170:	mov	w10, #0xffff                	// #65535
  40a174:	subs	w9, w10, w9
  40a178:	ldr	x12, [sp, #16]
  40a17c:	str	w9, [x12]
  40a180:	b	40a208 <sqrt@plt+0x8828>
  40a184:	ldr	x8, [sp, #8]
  40a188:	ldr	w9, [x8, #4]
  40a18c:	mov	w10, #0xde                  	// #222
  40a190:	mul	w9, w10, w9
  40a194:	ldr	w10, [x8, #8]
  40a198:	mov	w11, #0x2c3                 	// #707
  40a19c:	mul	w10, w11, w10
  40a1a0:	add	w9, w9, w10
  40a1a4:	ldr	w10, [x8, #12]
  40a1a8:	mov	w11, #0x47                  	// #71
  40a1ac:	mul	w10, w11, w10
  40a1b0:	add	w9, w9, w10
  40a1b4:	mov	w10, #0x3e8                 	// #1000
  40a1b8:	udiv	w9, w9, w10
  40a1bc:	mov	w10, #0xffff                	// #65535
  40a1c0:	subs	w9, w10, w9
  40a1c4:	ldr	w11, [x8, #16]
  40a1c8:	subs	w10, w10, w11
  40a1cc:	mul	w9, w9, w10
  40a1d0:	ldr	x12, [sp, #16]
  40a1d4:	str	w9, [x12]
  40a1d8:	b	40a208 <sqrt@plt+0x8828>
  40a1dc:	ldr	x8, [sp, #8]
  40a1e0:	ldr	w9, [x8, #4]
  40a1e4:	ldr	x10, [sp, #16]
  40a1e8:	str	w9, [x10]
  40a1ec:	b	40a208 <sqrt@plt+0x8828>
  40a1f0:	mov	w8, wzr
  40a1f4:	mov	w0, w8
  40a1f8:	mov	w1, #0x16a                 	// #362
  40a1fc:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40a200:	add	x2, x2, #0x6dc
  40a204:	bl	40514c <sqrt@plt+0x376c>
  40a208:	ldp	x29, x30, [sp, #32]
  40a20c:	add	sp, sp, #0x30
  40a210:	ret
  40a214:	sub	sp, sp, #0x30
  40a218:	stp	x29, x30, [sp, #32]
  40a21c:	add	x29, sp, #0x20
  40a220:	mov	x8, #0x1e                  	// #30
  40a224:	stur	x0, [x29, #-8]
  40a228:	ldur	x9, [x29, #-8]
  40a22c:	mov	x0, x8
  40a230:	str	x9, [sp, #8]
  40a234:	bl	401630 <_Znam@plt>
  40a238:	str	x0, [sp, #16]
  40a23c:	ldr	x8, [sp, #8]
  40a240:	ldr	w10, [x8]
  40a244:	subs	w10, w10, #0x0
  40a248:	mov	w9, w10
  40a24c:	ubfx	x9, x9, #0, #32
  40a250:	cmp	x9, #0x4
  40a254:	str	x9, [sp]
  40a258:	b.hi	40a3c8 <sqrt@plt+0x89e8>  // b.pmore
  40a25c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40a260:	add	x8, x8, #0x6c8
  40a264:	ldr	x11, [sp]
  40a268:	ldrsw	x10, [x8, x11, lsl #2]
  40a26c:	add	x9, x8, x10
  40a270:	br	x9
  40a274:	ldr	x0, [sp, #16]
  40a278:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40a27c:	add	x1, x1, #0x6f8
  40a280:	bl	401760 <sprintf@plt>
  40a284:	b	40a3c8 <sqrt@plt+0x89e8>
  40a288:	ldr	x0, [sp, #16]
  40a28c:	ldr	x8, [sp, #8]
  40a290:	ldr	s0, [x8, #4]
  40a294:	mov	v1.16b, v0.16b
  40a298:	ucvtf	d1, d1
  40a29c:	mov	x9, #0xffe000000000        	// #281337537757184
  40a2a0:	movk	x9, #0x40ef, lsl #48
  40a2a4:	fmov	d2, x9
  40a2a8:	fdiv	d0, d1, d2
  40a2ac:	ldr	s3, [x8, #8]
  40a2b0:	mov	v1.16b, v3.16b
  40a2b4:	ucvtf	d1, d1
  40a2b8:	fdiv	d1, d1, d2
  40a2bc:	ldr	s3, [x8, #12]
  40a2c0:	mov	v4.16b, v3.16b
  40a2c4:	ucvtf	d4, d4
  40a2c8:	fdiv	d2, d4, d2
  40a2cc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40a2d0:	add	x1, x1, #0x700
  40a2d4:	bl	401760 <sprintf@plt>
  40a2d8:	b	40a3c8 <sqrt@plt+0x89e8>
  40a2dc:	ldr	x0, [sp, #16]
  40a2e0:	ldr	x8, [sp, #8]
  40a2e4:	ldr	s0, [x8, #4]
  40a2e8:	mov	v1.16b, v0.16b
  40a2ec:	ucvtf	d1, d1
  40a2f0:	mov	x9, #0xffe000000000        	// #281337537757184
  40a2f4:	movk	x9, #0x40ef, lsl #48
  40a2f8:	fmov	d2, x9
  40a2fc:	fdiv	d0, d1, d2
  40a300:	ldr	s3, [x8, #8]
  40a304:	mov	v1.16b, v3.16b
  40a308:	ucvtf	d1, d1
  40a30c:	fdiv	d1, d1, d2
  40a310:	ldr	s3, [x8, #12]
  40a314:	mov	v4.16b, v3.16b
  40a318:	ucvtf	d4, d4
  40a31c:	fdiv	d2, d4, d2
  40a320:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40a324:	add	x1, x1, #0x716
  40a328:	bl	401760 <sprintf@plt>
  40a32c:	b	40a3c8 <sqrt@plt+0x89e8>
  40a330:	ldr	x0, [sp, #16]
  40a334:	ldr	x8, [sp, #8]
  40a338:	ldr	s0, [x8, #4]
  40a33c:	mov	v1.16b, v0.16b
  40a340:	ucvtf	d1, d1
  40a344:	mov	x9, #0xffe000000000        	// #281337537757184
  40a348:	movk	x9, #0x40ef, lsl #48
  40a34c:	fmov	d2, x9
  40a350:	fdiv	d0, d1, d2
  40a354:	ldr	s3, [x8, #8]
  40a358:	mov	v1.16b, v3.16b
  40a35c:	ucvtf	d1, d1
  40a360:	fdiv	d1, d1, d2
  40a364:	ldr	s3, [x8, #12]
  40a368:	mov	v4.16b, v3.16b
  40a36c:	ucvtf	d4, d4
  40a370:	fdiv	d4, d4, d2
  40a374:	ldr	s3, [x8, #16]
  40a378:	mov	v5.16b, v3.16b
  40a37c:	ucvtf	d5, d5
  40a380:	fdiv	d3, d5, d2
  40a384:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40a388:	add	x1, x1, #0x72c
  40a38c:	mov	v2.16b, v4.16b
  40a390:	bl	401760 <sprintf@plt>
  40a394:	b	40a3c8 <sqrt@plt+0x89e8>
  40a398:	ldr	x0, [sp, #16]
  40a39c:	ldr	x8, [sp, #8]
  40a3a0:	ldr	s0, [x8, #4]
  40a3a4:	mov	v1.16b, v0.16b
  40a3a8:	ucvtf	d1, d1
  40a3ac:	mov	x9, #0xffe000000000        	// #281337537757184
  40a3b0:	movk	x9, #0x40ef, lsl #48
  40a3b4:	fmov	d2, x9
  40a3b8:	fdiv	d0, d1, d2
  40a3bc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40a3c0:	add	x1, x1, #0x749
  40a3c4:	bl	401760 <sprintf@plt>
  40a3c8:	ldr	x0, [sp, #16]
  40a3cc:	ldp	x29, x30, [sp, #32]
  40a3d0:	add	sp, sp, #0x30
  40a3d4:	ret
  40a3d8:	sub	sp, sp, #0x10
  40a3dc:	mov	x8, xzr
  40a3e0:	str	x0, [sp, #8]
  40a3e4:	ldr	x9, [sp, #8]
  40a3e8:	str	x8, [x9]
  40a3ec:	add	sp, sp, #0x10
  40a3f0:	ret
  40a3f4:	sub	sp, sp, #0x10
  40a3f8:	str	x0, [sp, #8]
  40a3fc:	strb	w1, [sp, #7]
  40a400:	ldr	x8, [sp, #8]
  40a404:	ldrb	w9, [sp, #7]
  40a408:	mov	w10, w9
  40a40c:	ldrb	w0, [x8, x10]
  40a410:	add	sp, sp, #0x10
  40a414:	ret
  40a418:	sub	sp, sp, #0x20
  40a41c:	str	x0, [sp, #24]
  40a420:	ldr	x8, [sp, #24]
  40a424:	str	x8, [sp, #16]
  40a428:	str	wzr, [sp, #12]
  40a42c:	ldr	w8, [sp, #12]
  40a430:	cmp	w8, #0xff
  40a434:	b.gt	40a45c <sqrt@plt+0x8a7c>
  40a438:	ldr	x8, [sp, #16]
  40a43c:	ldrsw	x9, [sp, #12]
  40a440:	add	x8, x8, x9
  40a444:	mov	w10, #0x0                   	// #0
  40a448:	strb	w10, [x8]
  40a44c:	ldr	w8, [sp, #12]
  40a450:	add	w8, w8, #0x1
  40a454:	str	w8, [sp, #12]
  40a458:	b	40a42c <sqrt@plt+0x8a4c>
  40a45c:	add	sp, sp, #0x20
  40a460:	ret
  40a464:	sub	sp, sp, #0x20
  40a468:	stp	x29, x30, [sp, #16]
  40a46c:	add	x29, sp, #0x10
  40a470:	str	x0, [sp, #8]
  40a474:	ldr	x0, [sp, #8]
  40a478:	bl	40a418 <sqrt@plt+0x8a38>
  40a47c:	ldp	x29, x30, [sp, #16]
  40a480:	add	sp, sp, #0x20
  40a484:	ret
  40a488:	sub	sp, sp, #0x30
  40a48c:	stp	x29, x30, [sp, #32]
  40a490:	add	x29, sp, #0x20
  40a494:	stur	x0, [x29, #-8]
  40a498:	str	x1, [sp, #16]
  40a49c:	ldur	x8, [x29, #-8]
  40a4a0:	mov	x0, x8
  40a4a4:	str	x8, [sp, #8]
  40a4a8:	bl	40a418 <sqrt@plt+0x8a38>
  40a4ac:	ldr	x8, [sp, #16]
  40a4b0:	ldrb	w9, [x8]
  40a4b4:	cbz	w9, 40a4e0 <sqrt@plt+0x8b00>
  40a4b8:	ldr	x8, [sp, #16]
  40a4bc:	add	x9, x8, #0x1
  40a4c0:	str	x9, [sp, #16]
  40a4c4:	ldrb	w10, [x8]
  40a4c8:	mov	w8, w10
  40a4cc:	ldr	x9, [sp, #8]
  40a4d0:	add	x8, x9, x8
  40a4d4:	mov	w10, #0x1                   	// #1
  40a4d8:	strb	w10, [x8]
  40a4dc:	b	40a4ac <sqrt@plt+0x8acc>
  40a4e0:	ldp	x29, x30, [sp, #32]
  40a4e4:	add	sp, sp, #0x30
  40a4e8:	ret
  40a4ec:	sub	sp, sp, #0x30
  40a4f0:	stp	x29, x30, [sp, #32]
  40a4f4:	add	x29, sp, #0x20
  40a4f8:	stur	x0, [x29, #-8]
  40a4fc:	str	x1, [sp, #16]
  40a500:	ldur	x8, [x29, #-8]
  40a504:	mov	x0, x8
  40a508:	str	x8, [sp, #8]
  40a50c:	bl	40a418 <sqrt@plt+0x8a38>
  40a510:	ldr	x8, [sp, #16]
  40a514:	ldrb	w9, [x8]
  40a518:	cbz	w9, 40a544 <sqrt@plt+0x8b64>
  40a51c:	ldr	x8, [sp, #16]
  40a520:	add	x9, x8, #0x1
  40a524:	str	x9, [sp, #16]
  40a528:	ldrb	w10, [x8]
  40a52c:	mov	w8, w10
  40a530:	ldr	x9, [sp, #8]
  40a534:	add	x8, x9, x8
  40a538:	mov	w10, #0x1                   	// #1
  40a53c:	strb	w10, [x8]
  40a540:	b	40a510 <sqrt@plt+0x8b30>
  40a544:	ldp	x29, x30, [sp, #32]
  40a548:	add	sp, sp, #0x30
  40a54c:	ret
  40a550:	sub	sp, sp, #0x10
  40a554:	str	x0, [sp, #8]
  40a558:	str	w1, [sp, #4]
  40a55c:	add	sp, sp, #0x10
  40a560:	ret
  40a564:	sub	sp, sp, #0x20
  40a568:	str	x0, [sp, #24]
  40a56c:	str	x1, [sp, #16]
  40a570:	ldr	x8, [sp, #24]
  40a574:	str	wzr, [sp, #12]
  40a578:	str	x8, [sp]
  40a57c:	ldr	w8, [sp, #12]
  40a580:	cmp	w8, #0xff
  40a584:	b.gt	40a5c0 <sqrt@plt+0x8be0>
  40a588:	ldr	x8, [sp, #16]
  40a58c:	ldrsw	x9, [sp, #12]
  40a590:	add	x8, x8, x9
  40a594:	ldrb	w10, [x8]
  40a598:	cbz	w10, 40a5b0 <sqrt@plt+0x8bd0>
  40a59c:	ldrsw	x8, [sp, #12]
  40a5a0:	ldr	x9, [sp]
  40a5a4:	add	x8, x9, x8
  40a5a8:	mov	w10, #0x1                   	// #1
  40a5ac:	strb	w10, [x8]
  40a5b0:	ldr	w8, [sp, #12]
  40a5b4:	add	w8, w8, #0x1
  40a5b8:	str	w8, [sp, #12]
  40a5bc:	b	40a57c <sqrt@plt+0x8b9c>
  40a5c0:	ldr	x0, [sp]
  40a5c4:	add	sp, sp, #0x20
  40a5c8:	ret
  40a5cc:	sub	sp, sp, #0x50
  40a5d0:	stp	x29, x30, [sp, #64]
  40a5d4:	add	x29, sp, #0x40
  40a5d8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a5dc:	add	x8, x8, #0xa7c
  40a5e0:	stur	x0, [x29, #-8]
  40a5e4:	ldr	w9, [x8]
  40a5e8:	cbz	w9, 40a5f0 <sqrt@plt+0x8c10>
  40a5ec:	b	40a90c <sqrt@plt+0x8f2c>
  40a5f0:	mov	w8, #0x1                   	// #1
  40a5f4:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a5f8:	add	x9, x9, #0xa7c
  40a5fc:	str	w8, [x9]
  40a600:	stur	wzr, [x29, #-12]
  40a604:	ldur	w8, [x29, #-12]
  40a608:	cmp	w8, #0xff
  40a60c:	b.gt	40a90c <sqrt@plt+0x8f2c>
  40a610:	ldur	w8, [x29, #-12]
  40a614:	and	w8, w8, #0xffffff80
  40a618:	mov	w9, #0x0                   	// #0
  40a61c:	stur	w9, [x29, #-16]
  40a620:	cbnz	w8, 40a638 <sqrt@plt+0x8c58>
  40a624:	ldur	w0, [x29, #-12]
  40a628:	bl	401850 <isalpha@plt>
  40a62c:	cmp	w0, #0x0
  40a630:	cset	w8, ne  // ne = any
  40a634:	stur	w8, [x29, #-16]
  40a638:	ldur	w8, [x29, #-16]
  40a63c:	and	w8, w8, #0x1
  40a640:	ldursw	x9, [x29, #-12]
  40a644:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40a648:	add	x10, x10, #0xf79
  40a64c:	add	x9, x10, x9
  40a650:	strb	w8, [x9]
  40a654:	ldur	w8, [x29, #-12]
  40a658:	and	w8, w8, #0xffffff80
  40a65c:	mov	w11, #0x0                   	// #0
  40a660:	stur	w11, [x29, #-20]
  40a664:	cbnz	w8, 40a67c <sqrt@plt+0x8c9c>
  40a668:	ldur	w0, [x29, #-12]
  40a66c:	bl	401800 <isupper@plt>
  40a670:	cmp	w0, #0x0
  40a674:	cset	w8, ne  // ne = any
  40a678:	stur	w8, [x29, #-20]
  40a67c:	ldur	w8, [x29, #-20]
  40a680:	and	w8, w8, #0x1
  40a684:	ldursw	x9, [x29, #-12]
  40a688:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a68c:	add	x10, x10, #0x79
  40a690:	add	x9, x10, x9
  40a694:	strb	w8, [x9]
  40a698:	ldur	w8, [x29, #-12]
  40a69c:	and	w8, w8, #0xffffff80
  40a6a0:	mov	w11, #0x0                   	// #0
  40a6a4:	stur	w11, [x29, #-24]
  40a6a8:	cbnz	w8, 40a6c0 <sqrt@plt+0x8ce0>
  40a6ac:	ldur	w0, [x29, #-12]
  40a6b0:	bl	4016d0 <islower@plt>
  40a6b4:	cmp	w0, #0x0
  40a6b8:	cset	w8, ne  // ne = any
  40a6bc:	stur	w8, [x29, #-24]
  40a6c0:	ldur	w8, [x29, #-24]
  40a6c4:	and	w8, w8, #0x1
  40a6c8:	ldursw	x9, [x29, #-12]
  40a6cc:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a6d0:	add	x10, x10, #0x179
  40a6d4:	add	x9, x10, x9
  40a6d8:	strb	w8, [x9]
  40a6dc:	ldur	w8, [x29, #-12]
  40a6e0:	and	w8, w8, #0xffffff80
  40a6e4:	mov	w11, #0x0                   	// #0
  40a6e8:	stur	w11, [x29, #-28]
  40a6ec:	cbnz	w8, 40a704 <sqrt@plt+0x8d24>
  40a6f0:	ldur	w0, [x29, #-12]
  40a6f4:	bl	4018c0 <isdigit@plt>
  40a6f8:	cmp	w0, #0x0
  40a6fc:	cset	w8, ne  // ne = any
  40a700:	stur	w8, [x29, #-28]
  40a704:	ldur	w8, [x29, #-28]
  40a708:	and	w8, w8, #0x1
  40a70c:	ldursw	x9, [x29, #-12]
  40a710:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a714:	add	x10, x10, #0x279
  40a718:	add	x9, x10, x9
  40a71c:	strb	w8, [x9]
  40a720:	ldur	w8, [x29, #-12]
  40a724:	and	w8, w8, #0xffffff80
  40a728:	mov	w11, #0x0                   	// #0
  40a72c:	str	w11, [sp, #32]
  40a730:	cbnz	w8, 40a748 <sqrt@plt+0x8d68>
  40a734:	ldur	w0, [x29, #-12]
  40a738:	bl	401770 <isxdigit@plt>
  40a73c:	cmp	w0, #0x0
  40a740:	cset	w8, ne  // ne = any
  40a744:	str	w8, [sp, #32]
  40a748:	ldr	w8, [sp, #32]
  40a74c:	and	w8, w8, #0x1
  40a750:	ldursw	x9, [x29, #-12]
  40a754:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a758:	add	x10, x10, #0x379
  40a75c:	add	x9, x10, x9
  40a760:	strb	w8, [x9]
  40a764:	ldur	w8, [x29, #-12]
  40a768:	and	w8, w8, #0xffffff80
  40a76c:	mov	w11, #0x0                   	// #0
  40a770:	str	w11, [sp, #28]
  40a774:	cbnz	w8, 40a78c <sqrt@plt+0x8dac>
  40a778:	ldur	w0, [x29, #-12]
  40a77c:	bl	4016f0 <isspace@plt>
  40a780:	cmp	w0, #0x0
  40a784:	cset	w8, ne  // ne = any
  40a788:	str	w8, [sp, #28]
  40a78c:	ldr	w8, [sp, #28]
  40a790:	and	w8, w8, #0x1
  40a794:	ldursw	x9, [x29, #-12]
  40a798:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a79c:	add	x10, x10, #0x479
  40a7a0:	add	x9, x10, x9
  40a7a4:	strb	w8, [x9]
  40a7a8:	ldur	w8, [x29, #-12]
  40a7ac:	and	w8, w8, #0xffffff80
  40a7b0:	mov	w11, #0x0                   	// #0
  40a7b4:	str	w11, [sp, #24]
  40a7b8:	cbnz	w8, 40a7d0 <sqrt@plt+0x8df0>
  40a7bc:	ldur	w0, [x29, #-12]
  40a7c0:	bl	4018f0 <ispunct@plt>
  40a7c4:	cmp	w0, #0x0
  40a7c8:	cset	w8, ne  // ne = any
  40a7cc:	str	w8, [sp, #24]
  40a7d0:	ldr	w8, [sp, #24]
  40a7d4:	and	w8, w8, #0x1
  40a7d8:	ldursw	x9, [x29, #-12]
  40a7dc:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a7e0:	add	x10, x10, #0x579
  40a7e4:	add	x9, x10, x9
  40a7e8:	strb	w8, [x9]
  40a7ec:	ldur	w8, [x29, #-12]
  40a7f0:	and	w8, w8, #0xffffff80
  40a7f4:	mov	w11, #0x0                   	// #0
  40a7f8:	str	w11, [sp, #20]
  40a7fc:	cbnz	w8, 40a814 <sqrt@plt+0x8e34>
  40a800:	ldur	w0, [x29, #-12]
  40a804:	bl	401680 <isalnum@plt>
  40a808:	cmp	w0, #0x0
  40a80c:	cset	w8, ne  // ne = any
  40a810:	str	w8, [sp, #20]
  40a814:	ldr	w8, [sp, #20]
  40a818:	and	w8, w8, #0x1
  40a81c:	ldursw	x9, [x29, #-12]
  40a820:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a824:	add	x10, x10, #0x679
  40a828:	add	x9, x10, x9
  40a82c:	strb	w8, [x9]
  40a830:	ldur	w8, [x29, #-12]
  40a834:	and	w8, w8, #0xffffff80
  40a838:	mov	w11, #0x0                   	// #0
  40a83c:	str	w11, [sp, #16]
  40a840:	cbnz	w8, 40a858 <sqrt@plt+0x8e78>
  40a844:	ldur	w0, [x29, #-12]
  40a848:	bl	4017e0 <isprint@plt>
  40a84c:	cmp	w0, #0x0
  40a850:	cset	w8, ne  // ne = any
  40a854:	str	w8, [sp, #16]
  40a858:	ldr	w8, [sp, #16]
  40a85c:	and	w8, w8, #0x1
  40a860:	ldursw	x9, [x29, #-12]
  40a864:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a868:	add	x10, x10, #0x779
  40a86c:	add	x9, x10, x9
  40a870:	strb	w8, [x9]
  40a874:	ldur	w8, [x29, #-12]
  40a878:	and	w8, w8, #0xffffff80
  40a87c:	mov	w11, #0x0                   	// #0
  40a880:	str	w11, [sp, #12]
  40a884:	cbnz	w8, 40a89c <sqrt@plt+0x8ebc>
  40a888:	ldur	w0, [x29, #-12]
  40a88c:	bl	4017a0 <isgraph@plt>
  40a890:	cmp	w0, #0x0
  40a894:	cset	w8, ne  // ne = any
  40a898:	str	w8, [sp, #12]
  40a89c:	ldr	w8, [sp, #12]
  40a8a0:	and	w8, w8, #0x1
  40a8a4:	ldursw	x9, [x29, #-12]
  40a8a8:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a8ac:	add	x10, x10, #0x879
  40a8b0:	add	x9, x10, x9
  40a8b4:	strb	w8, [x9]
  40a8b8:	ldur	w8, [x29, #-12]
  40a8bc:	and	w8, w8, #0xffffff80
  40a8c0:	mov	w11, #0x0                   	// #0
  40a8c4:	str	w11, [sp, #8]
  40a8c8:	cbnz	w8, 40a8e0 <sqrt@plt+0x8f00>
  40a8cc:	ldur	w0, [x29, #-12]
  40a8d0:	bl	401900 <iscntrl@plt>
  40a8d4:	cmp	w0, #0x0
  40a8d8:	cset	w8, ne  // ne = any
  40a8dc:	str	w8, [sp, #8]
  40a8e0:	ldr	w8, [sp, #8]
  40a8e4:	and	w8, w8, #0x1
  40a8e8:	ldursw	x9, [x29, #-12]
  40a8ec:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40a8f0:	add	x10, x10, #0x979
  40a8f4:	add	x9, x10, x9
  40a8f8:	strb	w8, [x9]
  40a8fc:	ldur	w8, [x29, #-12]
  40a900:	add	w8, w8, #0x1
  40a904:	stur	w8, [x29, #-12]
  40a908:	b	40a604 <sqrt@plt+0x8c24>
  40a90c:	ldp	x29, x30, [sp, #64]
  40a910:	add	sp, sp, #0x50
  40a914:	ret
  40a918:	sub	sp, sp, #0x20
  40a91c:	mov	w8, #0x1                   	// #1
  40a920:	str	x0, [sp, #24]
  40a924:	str	x1, [sp, #16]
  40a928:	ldr	x9, [sp, #24]
  40a92c:	str	w8, [x9]
  40a930:	ldr	x10, [sp, #16]
  40a934:	str	x9, [sp, #8]
  40a938:	cbz	x10, 40a948 <sqrt@plt+0x8f68>
  40a93c:	ldr	x8, [sp, #16]
  40a940:	str	x8, [sp]
  40a944:	b	40a954 <sqrt@plt+0x8f74>
  40a948:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40a94c:	add	x8, x8, #0x7a8
  40a950:	str	x8, [sp]
  40a954:	ldr	x8, [sp]
  40a958:	ldr	x9, [sp, #8]
  40a95c:	str	x8, [x9, #8]
  40a960:	add	sp, sp, #0x20
  40a964:	ret
  40a968:	sub	sp, sp, #0x10
  40a96c:	str	x0, [sp, #8]
  40a970:	ldr	x8, [sp, #8]
  40a974:	str	wzr, [x8]
  40a978:	add	sp, sp, #0x10
  40a97c:	ret
  40a980:	sub	sp, sp, #0x10
  40a984:	mov	w8, #0x3                   	// #3
  40a988:	str	x0, [sp, #8]
  40a98c:	str	w1, [sp, #4]
  40a990:	ldr	x9, [sp, #8]
  40a994:	str	w8, [x9]
  40a998:	ldr	w8, [sp, #4]
  40a99c:	str	w8, [x9, #8]
  40a9a0:	add	sp, sp, #0x10
  40a9a4:	ret
  40a9a8:	sub	sp, sp, #0x10
  40a9ac:	mov	w8, #0x4                   	// #4
  40a9b0:	str	x0, [sp, #8]
  40a9b4:	str	w1, [sp, #4]
  40a9b8:	ldr	x9, [sp, #8]
  40a9bc:	str	w8, [x9]
  40a9c0:	ldr	w8, [sp, #4]
  40a9c4:	str	w8, [x9, #8]
  40a9c8:	add	sp, sp, #0x10
  40a9cc:	ret
  40a9d0:	sub	sp, sp, #0x10
  40a9d4:	mov	w8, #0x2                   	// #2
  40a9d8:	str	x0, [sp, #8]
  40a9dc:	strb	w1, [sp, #7]
  40a9e0:	ldr	x9, [sp, #8]
  40a9e4:	str	w8, [x9]
  40a9e8:	ldrb	w8, [sp, #7]
  40a9ec:	strb	w8, [x9, #8]
  40a9f0:	add	sp, sp, #0x10
  40a9f4:	ret
  40a9f8:	sub	sp, sp, #0x10
  40a9fc:	mov	w8, #0x2                   	// #2
  40aa00:	str	x0, [sp, #8]
  40aa04:	strb	w1, [sp, #7]
  40aa08:	ldr	x9, [sp, #8]
  40aa0c:	str	w8, [x9]
  40aa10:	ldrb	w8, [sp, #7]
  40aa14:	strb	w8, [x9, #8]
  40aa18:	add	sp, sp, #0x10
  40aa1c:	ret
  40aa20:	sub	sp, sp, #0x10
  40aa24:	mov	w8, #0x5                   	// #5
  40aa28:	str	x0, [sp, #8]
  40aa2c:	str	d0, [sp]
  40aa30:	ldr	x9, [sp, #8]
  40aa34:	str	w8, [x9]
  40aa38:	ldr	x10, [sp]
  40aa3c:	str	x10, [x9, #8]
  40aa40:	add	sp, sp, #0x10
  40aa44:	ret
  40aa48:	sub	sp, sp, #0x10
  40aa4c:	str	x0, [sp, #8]
  40aa50:	ldr	x8, [sp, #8]
  40aa54:	ldr	w9, [x8]
  40aa58:	cmp	w9, #0x0
  40aa5c:	cset	w9, eq  // eq = none
  40aa60:	and	w0, w9, #0x1
  40aa64:	add	sp, sp, #0x10
  40aa68:	ret
  40aa6c:	sub	sp, sp, #0x30
  40aa70:	stp	x29, x30, [sp, #32]
  40aa74:	add	x29, sp, #0x20
  40aa78:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa7c:	add	x8, x8, #0xed8
  40aa80:	stur	x0, [x29, #-8]
  40aa84:	ldur	x9, [x29, #-8]
  40aa88:	ldr	w10, [x9]
  40aa8c:	subs	w10, w10, #0x0
  40aa90:	mov	w11, w10
  40aa94:	ubfx	x11, x11, #0, #32
  40aa98:	cmp	x11, #0x5
  40aa9c:	str	x8, [sp, #16]
  40aaa0:	str	x9, [sp, #8]
  40aaa4:	str	x11, [sp]
  40aaa8:	b.hi	40ab4c <sqrt@plt+0x916c>  // b.pmore
  40aaac:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40aab0:	add	x8, x8, #0x754
  40aab4:	ldr	x11, [sp]
  40aab8:	ldrsw	x10, [x8, x11, lsl #2]
  40aabc:	add	x9, x8, x10
  40aac0:	br	x9
  40aac4:	ldr	x8, [sp, #8]
  40aac8:	ldr	w0, [x8, #8]
  40aacc:	bl	4120f4 <sqrt@plt+0x10714>
  40aad0:	ldr	x8, [sp, #16]
  40aad4:	ldr	x1, [x8]
  40aad8:	bl	401640 <fputs@plt>
  40aadc:	b	40ab4c <sqrt@plt+0x916c>
  40aae0:	ldr	x8, [sp, #8]
  40aae4:	ldr	w0, [x8, #8]
  40aae8:	bl	4121d8 <sqrt@plt+0x107f8>
  40aaec:	ldr	x8, [sp, #16]
  40aaf0:	ldr	x1, [x8]
  40aaf4:	bl	401640 <fputs@plt>
  40aaf8:	b	40ab4c <sqrt@plt+0x916c>
  40aafc:	ldr	x8, [sp, #8]
  40ab00:	ldrb	w0, [x8, #8]
  40ab04:	ldr	x9, [sp, #16]
  40ab08:	ldr	x1, [x9]
  40ab0c:	bl	4016c0 <putc@plt>
  40ab10:	b	40ab4c <sqrt@plt+0x916c>
  40ab14:	ldr	x8, [sp, #8]
  40ab18:	ldr	x0, [x8, #8]
  40ab1c:	ldr	x9, [sp, #16]
  40ab20:	ldr	x1, [x9]
  40ab24:	bl	401640 <fputs@plt>
  40ab28:	b	40ab4c <sqrt@plt+0x916c>
  40ab2c:	ldr	x8, [sp, #16]
  40ab30:	ldr	x0, [x8]
  40ab34:	ldr	x9, [sp, #8]
  40ab38:	ldr	d0, [x9, #8]
  40ab3c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ab40:	add	x1, x1, #0x7af
  40ab44:	bl	4016a0 <fprintf@plt>
  40ab48:	b	40ab4c <sqrt@plt+0x916c>
  40ab4c:	ldp	x29, x30, [sp, #32]
  40ab50:	add	sp, sp, #0x30
  40ab54:	ret
  40ab58:	sub	sp, sp, #0x50
  40ab5c:	stp	x29, x30, [sp, #64]
  40ab60:	add	x29, sp, #0x40
  40ab64:	mov	w8, #0x62                  	// #98
  40ab68:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40ab6c:	add	x9, x9, #0x7b2
  40ab70:	stur	x0, [x29, #-8]
  40ab74:	stur	x1, [x29, #-16]
  40ab78:	stur	x2, [x29, #-24]
  40ab7c:	str	x3, [sp, #32]
  40ab80:	ldur	x10, [x29, #-8]
  40ab84:	cmp	x10, #0x0
  40ab88:	cset	w11, ne  // ne = any
  40ab8c:	and	w0, w11, #0x1
  40ab90:	mov	w1, w8
  40ab94:	mov	x2, x9
  40ab98:	str	x9, [sp, #16]
  40ab9c:	bl	40514c <sqrt@plt+0x376c>
  40aba0:	ldur	x8, [x29, #-8]
  40aba4:	add	x9, x8, #0x1
  40aba8:	stur	x9, [x29, #-8]
  40abac:	ldrb	w10, [x8]
  40abb0:	strb	w10, [sp, #31]
  40abb4:	cbz	w10, 40ace4 <sqrt@plt+0x9304>
  40abb8:	ldrb	w8, [sp, #31]
  40abbc:	cmp	w8, #0x25
  40abc0:	b.ne	40accc <sqrt@plt+0x92ec>  // b.any
  40abc4:	ldur	x8, [x29, #-8]
  40abc8:	add	x9, x8, #0x1
  40abcc:	stur	x9, [x29, #-8]
  40abd0:	ldrb	w10, [x8]
  40abd4:	strb	w10, [sp, #31]
  40abd8:	ldrb	w10, [sp, #31]
  40abdc:	subs	w10, w10, #0x25
  40abe0:	mov	w8, w10
  40abe4:	ubfx	x8, x8, #0, #32
  40abe8:	cmp	x8, #0xe
  40abec:	str	x8, [sp, #8]
  40abf0:	b.hi	40acb4 <sqrt@plt+0x92d4>  // b.pmore
  40abf4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40abf8:	add	x8, x8, #0x76c
  40abfc:	ldr	x11, [sp, #8]
  40ac00:	ldrsw	x10, [x8, x11, lsl #2]
  40ac04:	add	x9, x8, x10
  40ac08:	br	x9
  40ac0c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac10:	add	x8, x8, #0xed8
  40ac14:	ldr	x1, [x8]
  40ac18:	mov	w0, #0x25                  	// #37
  40ac1c:	bl	401810 <fputc@plt>
  40ac20:	b	40acc8 <sqrt@plt+0x92e8>
  40ac24:	ldur	x0, [x29, #-16]
  40ac28:	bl	40aa48 <sqrt@plt+0x9068>
  40ac2c:	cmp	w0, #0x0
  40ac30:	cset	w8, ne  // ne = any
  40ac34:	eor	w8, w8, #0x1
  40ac38:	and	w0, w8, #0x1
  40ac3c:	mov	w1, #0x6c                  	// #108
  40ac40:	ldr	x2, [sp, #16]
  40ac44:	bl	40514c <sqrt@plt+0x376c>
  40ac48:	ldur	x0, [x29, #-16]
  40ac4c:	bl	40aa6c <sqrt@plt+0x908c>
  40ac50:	b	40acc8 <sqrt@plt+0x92e8>
  40ac54:	ldur	x0, [x29, #-24]
  40ac58:	bl	40aa48 <sqrt@plt+0x9068>
  40ac5c:	cmp	w0, #0x0
  40ac60:	cset	w8, ne  // ne = any
  40ac64:	eor	w8, w8, #0x1
  40ac68:	and	w0, w8, #0x1
  40ac6c:	mov	w1, #0x70                  	// #112
  40ac70:	ldr	x2, [sp, #16]
  40ac74:	bl	40514c <sqrt@plt+0x376c>
  40ac78:	ldur	x0, [x29, #-24]
  40ac7c:	bl	40aa6c <sqrt@plt+0x908c>
  40ac80:	b	40acc8 <sqrt@plt+0x92e8>
  40ac84:	ldr	x0, [sp, #32]
  40ac88:	bl	40aa48 <sqrt@plt+0x9068>
  40ac8c:	cmp	w0, #0x0
  40ac90:	cset	w8, ne  // ne = any
  40ac94:	eor	w8, w8, #0x1
  40ac98:	and	w0, w8, #0x1
  40ac9c:	mov	w1, #0x74                  	// #116
  40aca0:	ldr	x2, [sp, #16]
  40aca4:	bl	40514c <sqrt@plt+0x376c>
  40aca8:	ldr	x0, [sp, #32]
  40acac:	bl	40aa6c <sqrt@plt+0x908c>
  40acb0:	b	40acc8 <sqrt@plt+0x92e8>
  40acb4:	mov	w8, wzr
  40acb8:	mov	w0, w8
  40acbc:	mov	w1, #0x78                  	// #120
  40acc0:	ldr	x2, [sp, #16]
  40acc4:	bl	40514c <sqrt@plt+0x376c>
  40acc8:	b	40ace0 <sqrt@plt+0x9300>
  40accc:	ldrb	w0, [sp, #31]
  40acd0:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40acd4:	add	x8, x8, #0xed8
  40acd8:	ldr	x1, [x8]
  40acdc:	bl	4016c0 <putc@plt>
  40ace0:	b	40aba0 <sqrt@plt+0x91c0>
  40ace4:	ldp	x29, x30, [sp, #64]
  40ace8:	add	sp, sp, #0x50
  40acec:	ret
  40acf0:	sub	sp, sp, #0x30
  40acf4:	stp	x29, x30, [sp, #32]
  40acf8:	add	x29, sp, #0x20
  40acfc:	mov	w8, #0x1                   	// #1
  40ad00:	stur	x0, [x29, #-8]
  40ad04:	str	x1, [sp, #16]
  40ad08:	str	x2, [sp, #8]
  40ad0c:	str	x3, [sp]
  40ad10:	ldur	x1, [x29, #-8]
  40ad14:	ldr	x2, [sp, #16]
  40ad18:	ldr	x3, [sp, #8]
  40ad1c:	ldr	x4, [sp]
  40ad20:	mov	w0, w8
  40ad24:	bl	40ad34 <sqrt@plt+0x9354>
  40ad28:	ldp	x29, x30, [sp, #32]
  40ad2c:	add	sp, sp, #0x30
  40ad30:	ret
  40ad34:	sub	sp, sp, #0x40
  40ad38:	stp	x29, x30, [sp, #48]
  40ad3c:	add	x29, sp, #0x30
  40ad40:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40ad44:	add	x8, x8, #0xf08
  40ad48:	adrp	x9, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40ad4c:	add	x9, x9, #0xf10
  40ad50:	adrp	x10, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40ad54:	add	x10, x10, #0xf18
  40ad58:	stur	w0, [x29, #-4]
  40ad5c:	stur	x1, [x29, #-16]
  40ad60:	str	x2, [sp, #24]
  40ad64:	str	x3, [sp, #16]
  40ad68:	str	x4, [sp, #8]
  40ad6c:	ldr	x0, [x8]
  40ad70:	ldr	x1, [x9]
  40ad74:	ldr	w2, [x10]
  40ad78:	ldur	w3, [x29, #-4]
  40ad7c:	ldur	x4, [x29, #-16]
  40ad80:	ldr	x5, [sp, #24]
  40ad84:	ldr	x6, [sp, #16]
  40ad88:	ldr	x7, [sp, #8]
  40ad8c:	bl	40ae80 <sqrt@plt+0x94a0>
  40ad90:	ldp	x29, x30, [sp, #48]
  40ad94:	add	sp, sp, #0x40
  40ad98:	ret
  40ad9c:	sub	sp, sp, #0x30
  40ada0:	stp	x29, x30, [sp, #32]
  40ada4:	add	x29, sp, #0x20
  40ada8:	mov	w8, wzr
  40adac:	stur	x0, [x29, #-8]
  40adb0:	str	x1, [sp, #16]
  40adb4:	str	x2, [sp, #8]
  40adb8:	str	x3, [sp]
  40adbc:	ldur	x1, [x29, #-8]
  40adc0:	ldr	x2, [sp, #16]
  40adc4:	ldr	x3, [sp, #8]
  40adc8:	ldr	x4, [sp]
  40adcc:	mov	w0, w8
  40add0:	bl	40ad34 <sqrt@plt+0x9354>
  40add4:	ldp	x29, x30, [sp, #32]
  40add8:	add	sp, sp, #0x30
  40addc:	ret
  40ade0:	sub	sp, sp, #0x30
  40ade4:	stp	x29, x30, [sp, #32]
  40ade8:	add	x29, sp, #0x20
  40adec:	mov	w8, #0x2                   	// #2
  40adf0:	stur	x0, [x29, #-8]
  40adf4:	str	x1, [sp, #16]
  40adf8:	str	x2, [sp, #8]
  40adfc:	str	x3, [sp]
  40ae00:	ldur	x1, [x29, #-8]
  40ae04:	ldr	x2, [sp, #16]
  40ae08:	ldr	x3, [sp, #8]
  40ae0c:	ldr	x4, [sp]
  40ae10:	mov	w0, w8
  40ae14:	bl	40ad34 <sqrt@plt+0x9354>
  40ae18:	ldp	x29, x30, [sp, #32]
  40ae1c:	add	sp, sp, #0x30
  40ae20:	ret
  40ae24:	sub	sp, sp, #0x40
  40ae28:	stp	x29, x30, [sp, #48]
  40ae2c:	add	x29, sp, #0x30
  40ae30:	mov	x8, xzr
  40ae34:	mov	w9, #0x1                   	// #1
  40ae38:	stur	x0, [x29, #-8]
  40ae3c:	stur	w1, [x29, #-12]
  40ae40:	str	x2, [sp, #24]
  40ae44:	str	x3, [sp, #16]
  40ae48:	str	x4, [sp, #8]
  40ae4c:	str	x5, [sp]
  40ae50:	ldur	x0, [x29, #-8]
  40ae54:	ldur	w2, [x29, #-12]
  40ae58:	ldr	x4, [sp, #24]
  40ae5c:	ldr	x5, [sp, #16]
  40ae60:	ldr	x6, [sp, #8]
  40ae64:	ldr	x7, [sp]
  40ae68:	mov	x1, x8
  40ae6c:	mov	w3, w9
  40ae70:	bl	40ae80 <sqrt@plt+0x94a0>
  40ae74:	ldp	x29, x30, [sp, #48]
  40ae78:	add	sp, sp, #0x40
  40ae7c:	ret
  40ae80:	sub	sp, sp, #0x60
  40ae84:	stp	x29, x30, [sp, #80]
  40ae88:	add	x29, sp, #0x50
  40ae8c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  40ae90:	add	x8, x8, #0xf98
  40ae94:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae98:	add	x9, x9, #0xed8
  40ae9c:	stur	x0, [x29, #-8]
  40aea0:	stur	x1, [x29, #-16]
  40aea4:	stur	w2, [x29, #-20]
  40aea8:	stur	w3, [x29, #-24]
  40aeac:	stur	x4, [x29, #-32]
  40aeb0:	str	x5, [sp, #40]
  40aeb4:	str	x6, [sp, #32]
  40aeb8:	str	x7, [sp, #24]
  40aebc:	str	wzr, [sp, #20]
  40aec0:	ldr	x8, [x8]
  40aec4:	str	x9, [sp, #8]
  40aec8:	cbz	x8, 40aef4 <sqrt@plt+0x9514>
  40aecc:	ldr	x8, [sp, #8]
  40aed0:	ldr	x0, [x8]
  40aed4:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3128>
  40aed8:	add	x9, x9, #0xf98
  40aedc:	ldr	x2, [x9]
  40aee0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40aee4:	add	x1, x1, #0x7cf
  40aee8:	bl	4016a0 <fprintf@plt>
  40aeec:	mov	w10, #0x1                   	// #1
  40aef0:	str	w10, [sp, #20]
  40aef4:	ldur	w8, [x29, #-20]
  40aef8:	cmp	w8, #0x0
  40aefc:	cset	w8, lt  // lt = tstop
  40af00:	tbnz	w8, #0, 40af7c <sqrt@plt+0x959c>
  40af04:	ldur	x8, [x29, #-8]
  40af08:	cbz	x8, 40af7c <sqrt@plt+0x959c>
  40af0c:	ldur	x0, [x29, #-8]
  40af10:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  40af14:	add	x1, x1, #0x3d5
  40af18:	bl	4018a0 <strcmp@plt>
  40af1c:	cbnz	w0, 40af2c <sqrt@plt+0x954c>
  40af20:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40af24:	add	x8, x8, #0x186
  40af28:	stur	x8, [x29, #-8]
  40af2c:	ldur	x8, [x29, #-16]
  40af30:	cbz	x8, 40af58 <sqrt@plt+0x9578>
  40af34:	ldr	x8, [sp, #8]
  40af38:	ldr	x0, [x8]
  40af3c:	ldur	x2, [x29, #-8]
  40af40:	ldur	x3, [x29, #-16]
  40af44:	ldur	w4, [x29, #-20]
  40af48:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40af4c:	add	x1, x1, #0x7d3
  40af50:	bl	4016a0 <fprintf@plt>
  40af54:	b	40af74 <sqrt@plt+0x9594>
  40af58:	ldr	x8, [sp, #8]
  40af5c:	ldr	x0, [x8]
  40af60:	ldur	x2, [x29, #-8]
  40af64:	ldur	w3, [x29, #-20]
  40af68:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40af6c:	add	x1, x1, #0x7df
  40af70:	bl	4016a0 <fprintf@plt>
  40af74:	mov	w8, #0x1                   	// #1
  40af78:	str	w8, [sp, #20]
  40af7c:	ldr	w8, [sp, #20]
  40af80:	cbz	w8, 40af98 <sqrt@plt+0x95b8>
  40af84:	ldr	x8, [sp, #8]
  40af88:	ldr	x1, [x8]
  40af8c:	mov	w0, #0x20                  	// #32
  40af90:	bl	401810 <fputc@plt>
  40af94:	str	wzr, [sp, #20]
  40af98:	ldur	w8, [x29, #-24]
  40af9c:	str	w8, [sp, #4]
  40afa0:	cbz	w8, 40aff4 <sqrt@plt+0x9614>
  40afa4:	b	40afa8 <sqrt@plt+0x95c8>
  40afa8:	ldr	w8, [sp, #4]
  40afac:	cmp	w8, #0x1
  40afb0:	b.eq	40aff0 <sqrt@plt+0x9610>  // b.none
  40afb4:	b	40afb8 <sqrt@plt+0x95d8>
  40afb8:	ldr	w8, [sp, #4]
  40afbc:	cmp	w8, #0x2
  40afc0:	cset	w9, eq  // eq = none
  40afc4:	eor	w9, w9, #0x1
  40afc8:	tbnz	w9, #0, 40b010 <sqrt@plt+0x9630>
  40afcc:	b	40afd0 <sqrt@plt+0x95f0>
  40afd0:	ldr	x8, [sp, #8]
  40afd4:	ldr	x1, [x8]
  40afd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40afdc:	add	x0, x0, #0x7e6
  40afe0:	bl	401640 <fputs@plt>
  40afe4:	mov	w9, #0x1                   	// #1
  40afe8:	str	w9, [sp, #20]
  40afec:	b	40b010 <sqrt@plt+0x9630>
  40aff0:	b	40b010 <sqrt@plt+0x9630>
  40aff4:	ldr	x8, [sp, #8]
  40aff8:	ldr	x1, [x8]
  40affc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40b000:	add	x0, x0, #0x7f3
  40b004:	bl	401640 <fputs@plt>
  40b008:	mov	w9, #0x1                   	// #1
  40b00c:	str	w9, [sp, #20]
  40b010:	ldr	w8, [sp, #20]
  40b014:	cbz	w8, 40b028 <sqrt@plt+0x9648>
  40b018:	ldr	x8, [sp, #8]
  40b01c:	ldr	x1, [x8]
  40b020:	mov	w0, #0x20                  	// #32
  40b024:	bl	401810 <fputc@plt>
  40b028:	ldur	x0, [x29, #-32]
  40b02c:	ldr	x1, [sp, #40]
  40b030:	ldr	x2, [sp, #32]
  40b034:	ldr	x3, [sp, #24]
  40b038:	bl	40ab58 <sqrt@plt+0x9178>
  40b03c:	ldr	x8, [sp, #8]
  40b040:	ldr	x1, [x8]
  40b044:	mov	w0, #0xa                   	// #10
  40b048:	bl	401810 <fputc@plt>
  40b04c:	ldr	x8, [sp, #8]
  40b050:	ldr	x9, [x8]
  40b054:	mov	x0, x9
  40b058:	bl	401840 <fflush@plt>
  40b05c:	ldur	w10, [x29, #-24]
  40b060:	cmp	w10, #0x2
  40b064:	b.ne	40b06c <sqrt@plt+0x968c>  // b.any
  40b068:	bl	40b130 <sqrt@plt+0x9750>
  40b06c:	ldp	x29, x30, [sp, #80]
  40b070:	add	sp, sp, #0x60
  40b074:	ret
  40b078:	sub	sp, sp, #0x40
  40b07c:	stp	x29, x30, [sp, #48]
  40b080:	add	x29, sp, #0x30
  40b084:	mov	x8, xzr
  40b088:	mov	w9, wzr
  40b08c:	stur	x0, [x29, #-8]
  40b090:	stur	w1, [x29, #-12]
  40b094:	str	x2, [sp, #24]
  40b098:	str	x3, [sp, #16]
  40b09c:	str	x4, [sp, #8]
  40b0a0:	str	x5, [sp]
  40b0a4:	ldur	x0, [x29, #-8]
  40b0a8:	ldur	w2, [x29, #-12]
  40b0ac:	ldr	x4, [sp, #24]
  40b0b0:	ldr	x5, [sp, #16]
  40b0b4:	ldr	x6, [sp, #8]
  40b0b8:	ldr	x7, [sp]
  40b0bc:	mov	x1, x8
  40b0c0:	mov	w3, w9
  40b0c4:	bl	40ae80 <sqrt@plt+0x94a0>
  40b0c8:	ldp	x29, x30, [sp, #48]
  40b0cc:	add	sp, sp, #0x40
  40b0d0:	ret
  40b0d4:	sub	sp, sp, #0x40
  40b0d8:	stp	x29, x30, [sp, #48]
  40b0dc:	add	x29, sp, #0x30
  40b0e0:	mov	x8, xzr
  40b0e4:	mov	w9, #0x2                   	// #2
  40b0e8:	stur	x0, [x29, #-8]
  40b0ec:	stur	w1, [x29, #-12]
  40b0f0:	str	x2, [sp, #24]
  40b0f4:	str	x3, [sp, #16]
  40b0f8:	str	x4, [sp, #8]
  40b0fc:	str	x5, [sp]
  40b100:	ldur	x0, [x29, #-8]
  40b104:	ldur	w2, [x29, #-12]
  40b108:	ldr	x4, [sp, #24]
  40b10c:	ldr	x5, [sp, #16]
  40b110:	ldr	x6, [sp, #8]
  40b114:	ldr	x7, [sp]
  40b118:	mov	x1, x8
  40b11c:	mov	w3, w9
  40b120:	bl	40ae80 <sqrt@plt+0x94a0>
  40b124:	ldp	x29, x30, [sp, #48]
  40b128:	add	sp, sp, #0x40
  40b12c:	ret
  40b130:	stp	x29, x30, [sp, #-16]!
  40b134:	mov	x29, sp
  40b138:	mov	w0, #0x3                   	// #3
  40b13c:	bl	401960 <exit@plt>
  40b140:	sub	sp, sp, #0x20
  40b144:	mov	w8, #0x1                   	// #1
  40b148:	mov	x9, xzr
  40b14c:	str	x0, [sp, #24]
  40b150:	str	x1, [sp, #16]
  40b154:	str	x2, [sp, #8]
  40b158:	ldr	x10, [sp, #24]
  40b15c:	ldr	x11, [sp, #16]
  40b160:	str	x11, [x10]
  40b164:	ldr	x11, [sp, #8]
  40b168:	str	x11, [x10, #8]
  40b16c:	str	wzr, [x10, #16]
  40b170:	str	wzr, [x10, #20]
  40b174:	str	w8, [x10, #24]
  40b178:	str	wzr, [x10, #28]
  40b17c:	str	x9, [x10, #32]
  40b180:	add	sp, sp, #0x20
  40b184:	ret
  40b188:	sub	sp, sp, #0x30
  40b18c:	stp	x29, x30, [sp, #32]
  40b190:	add	x29, sp, #0x20
  40b194:	stur	x0, [x29, #-8]
  40b198:	ldur	x8, [x29, #-8]
  40b19c:	ldr	x9, [x8, #32]
  40b1a0:	str	x8, [sp, #16]
  40b1a4:	str	x9, [sp, #8]
  40b1a8:	cbz	x9, 40b1b4 <sqrt@plt+0x97d4>
  40b1ac:	ldr	x0, [sp, #8]
  40b1b0:	bl	401860 <_ZdaPv@plt>
  40b1b4:	ldr	x8, [sp, #16]
  40b1b8:	ldr	x0, [x8, #8]
  40b1bc:	bl	401710 <free@plt>
  40b1c0:	ldr	x8, [sp, #16]
  40b1c4:	ldr	x9, [x8]
  40b1c8:	cbz	x9, 40b1dc <sqrt@plt+0x97fc>
  40b1cc:	ldr	x8, [sp, #16]
  40b1d0:	ldr	x0, [x8]
  40b1d4:	bl	4016e0 <fclose@plt>
  40b1d8:	b	40b1dc <sqrt@plt+0x97fc>
  40b1dc:	ldp	x29, x30, [sp, #32]
  40b1e0:	add	sp, sp, #0x30
  40b1e4:	ret
  40b1e8:	bl	405140 <sqrt@plt+0x3760>
  40b1ec:	sub	sp, sp, #0x60
  40b1f0:	stp	x29, x30, [sp, #80]
  40b1f4:	add	x29, sp, #0x50
  40b1f8:	stur	x0, [x29, #-16]
  40b1fc:	ldur	x8, [x29, #-16]
  40b200:	ldr	x9, [x8]
  40b204:	str	x8, [sp, #16]
  40b208:	cbnz	x9, 40b214 <sqrt@plt+0x9834>
  40b20c:	stur	wzr, [x29, #-4]
  40b210:	b	40b3f8 <sqrt@plt+0x9a18>
  40b214:	ldr	x8, [sp, #16]
  40b218:	ldr	x9, [x8, #32]
  40b21c:	cbnz	x9, 40b238 <sqrt@plt+0x9858>
  40b220:	mov	x0, #0x80                  	// #128
  40b224:	bl	401630 <_Znam@plt>
  40b228:	ldr	x8, [sp, #16]
  40b22c:	str	x0, [x8, #32]
  40b230:	mov	w9, #0x80                  	// #128
  40b234:	str	w9, [x8, #20]
  40b238:	stur	wzr, [x29, #-20]
  40b23c:	ldr	x8, [sp, #16]
  40b240:	ldr	x0, [x8]
  40b244:	bl	4017c0 <getc@plt>
  40b248:	stur	w0, [x29, #-24]
  40b24c:	ldur	w9, [x29, #-24]
  40b250:	mov	w10, #0xffffffff            	// #-1
  40b254:	cmp	w9, w10
  40b258:	b.ne	40b260 <sqrt@plt+0x9880>  // b.any
  40b25c:	b	40b35c <sqrt@plt+0x997c>
  40b260:	ldur	w0, [x29, #-24]
  40b264:	bl	40f6ec <sqrt@plt+0xdd0c>
  40b268:	cbz	w0, 40b2a8 <sqrt@plt+0x98c8>
  40b26c:	ldur	w1, [x29, #-24]
  40b270:	add	x8, sp, #0x28
  40b274:	mov	x0, x8
  40b278:	str	x8, [sp, #8]
  40b27c:	bl	40a980 <sqrt@plt+0x8fa0>
  40b280:	ldr	x0, [sp, #16]
  40b284:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40b288:	add	x1, x1, #0x8c8
  40b28c:	ldr	x2, [sp, #8]
  40b290:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40b294:	add	x8, x8, #0xa80
  40b298:	mov	x3, x8
  40b29c:	mov	x4, x8
  40b2a0:	bl	40b408 <sqrt@plt+0x9a28>
  40b2a4:	b	40b358 <sqrt@plt+0x9978>
  40b2a8:	ldur	w8, [x29, #-20]
  40b2ac:	add	w8, w8, #0x1
  40b2b0:	ldr	x9, [sp, #16]
  40b2b4:	ldr	w10, [x9, #20]
  40b2b8:	cmp	w8, w10
  40b2bc:	b.lt	40b324 <sqrt@plt+0x9944>  // b.tstop
  40b2c0:	ldr	x8, [sp, #16]
  40b2c4:	ldr	x9, [x8, #32]
  40b2c8:	str	x9, [sp, #32]
  40b2cc:	ldr	w10, [x8, #20]
  40b2d0:	mov	w11, #0x2                   	// #2
  40b2d4:	mul	w10, w10, w11
  40b2d8:	mov	w0, w10
  40b2dc:	sxtw	x0, w0
  40b2e0:	bl	401630 <_Znam@plt>
  40b2e4:	ldr	x8, [sp, #16]
  40b2e8:	str	x0, [x8, #32]
  40b2ec:	ldr	x0, [x8, #32]
  40b2f0:	ldr	x1, [sp, #32]
  40b2f4:	ldrsw	x2, [x8, #20]
  40b2f8:	bl	401650 <memcpy@plt>
  40b2fc:	ldr	x8, [sp, #32]
  40b300:	str	x8, [sp]
  40b304:	cbz	x8, 40b310 <sqrt@plt+0x9930>
  40b308:	ldr	x0, [sp]
  40b30c:	bl	401860 <_ZdaPv@plt>
  40b310:	ldr	x8, [sp, #16]
  40b314:	ldr	w9, [x8, #20]
  40b318:	mov	w10, #0x2                   	// #2
  40b31c:	mul	w9, w9, w10
  40b320:	str	w9, [x8, #20]
  40b324:	ldur	w8, [x29, #-24]
  40b328:	ldr	x9, [sp, #16]
  40b32c:	ldr	x10, [x9, #32]
  40b330:	ldursw	x11, [x29, #-20]
  40b334:	mov	w12, w11
  40b338:	add	w12, w12, #0x1
  40b33c:	stur	w12, [x29, #-20]
  40b340:	add	x10, x10, x11
  40b344:	strb	w8, [x10]
  40b348:	ldur	w8, [x29, #-24]
  40b34c:	cmp	w8, #0xa
  40b350:	b.ne	40b358 <sqrt@plt+0x9978>  // b.any
  40b354:	b	40b35c <sqrt@plt+0x997c>
  40b358:	b	40b23c <sqrt@plt+0x985c>
  40b35c:	ldur	w8, [x29, #-20]
  40b360:	cbnz	w8, 40b368 <sqrt@plt+0x9988>
  40b364:	b	40b3f4 <sqrt@plt+0x9a14>
  40b368:	ldr	x8, [sp, #16]
  40b36c:	ldr	x9, [x8, #32]
  40b370:	ldursw	x10, [x29, #-20]
  40b374:	add	x9, x9, x10
  40b378:	mov	w11, #0x0                   	// #0
  40b37c:	strb	w11, [x9]
  40b380:	ldr	w11, [x8, #16]
  40b384:	add	w11, w11, #0x1
  40b388:	str	w11, [x8, #16]
  40b38c:	ldr	x9, [x8, #32]
  40b390:	str	x9, [sp, #24]
  40b394:	ldr	x8, [sp, #24]
  40b398:	ldrb	w1, [x8]
  40b39c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40b3a0:	add	x0, x0, #0x479
  40b3a4:	bl	40a3f4 <sqrt@plt+0x8a14>
  40b3a8:	cbz	w0, 40b3bc <sqrt@plt+0x99dc>
  40b3ac:	ldr	x8, [sp, #24]
  40b3b0:	add	x8, x8, #0x1
  40b3b4:	str	x8, [sp, #24]
  40b3b8:	b	40b394 <sqrt@plt+0x99b4>
  40b3bc:	ldr	x8, [sp, #24]
  40b3c0:	ldrb	w9, [x8]
  40b3c4:	cbz	w9, 40b3f0 <sqrt@plt+0x9a10>
  40b3c8:	ldr	x8, [sp, #16]
  40b3cc:	ldr	w9, [x8, #24]
  40b3d0:	cbz	w9, 40b3e4 <sqrt@plt+0x9a04>
  40b3d4:	ldr	x8, [sp, #24]
  40b3d8:	ldrb	w9, [x8]
  40b3dc:	cmp	w9, #0x23
  40b3e0:	b.eq	40b3f0 <sqrt@plt+0x9a10>  // b.none
  40b3e4:	mov	w8, #0x1                   	// #1
  40b3e8:	stur	w8, [x29, #-4]
  40b3ec:	b	40b3f8 <sqrt@plt+0x9a18>
  40b3f0:	b	40b238 <sqrt@plt+0x9858>
  40b3f4:	stur	wzr, [x29, #-4]
  40b3f8:	ldur	w0, [x29, #-4]
  40b3fc:	ldp	x29, x30, [sp, #80]
  40b400:	add	sp, sp, #0x60
  40b404:	ret
  40b408:	sub	sp, sp, #0x40
  40b40c:	stp	x29, x30, [sp, #48]
  40b410:	add	x29, sp, #0x30
  40b414:	stur	x0, [x29, #-8]
  40b418:	stur	x1, [x29, #-16]
  40b41c:	str	x2, [sp, #24]
  40b420:	str	x3, [sp, #16]
  40b424:	str	x4, [sp, #8]
  40b428:	ldur	x8, [x29, #-8]
  40b42c:	ldr	w9, [x8, #28]
  40b430:	str	x8, [sp]
  40b434:	cbnz	w9, 40b458 <sqrt@plt+0x9a78>
  40b438:	ldr	x8, [sp]
  40b43c:	ldr	x0, [x8, #8]
  40b440:	ldr	w1, [x8, #16]
  40b444:	ldur	x2, [x29, #-16]
  40b448:	ldr	x3, [sp, #24]
  40b44c:	ldr	x4, [sp, #16]
  40b450:	ldr	x5, [sp, #8]
  40b454:	bl	40ae24 <sqrt@plt+0x9444>
  40b458:	ldp	x29, x30, [sp, #48]
  40b45c:	add	sp, sp, #0x40
  40b460:	ret
  40b464:	sub	sp, sp, #0x50
  40b468:	stp	x29, x30, [sp, #64]
  40b46c:	add	x29, sp, #0x40
  40b470:	stur	x0, [x29, #-16]
  40b474:	ldur	x0, [x29, #-16]
  40b478:	bl	41373c <sqrt@plt+0x11d5c>
  40b47c:	stur	x0, [x29, #-24]
  40b480:	ldur	x8, [x29, #-24]
  40b484:	cbz	x8, 40b67c <sqrt@plt+0x9c9c>
  40b488:	ldur	x8, [x29, #-24]
  40b48c:	ldrb	w9, [x8]
  40b490:	cmp	w9, #0x63
  40b494:	b.ne	40b5dc <sqrt@plt+0x9bfc>  // b.any
  40b498:	ldur	x8, [x29, #-24]
  40b49c:	ldrb	w9, [x8, #1]
  40b4a0:	cmp	w9, #0x68
  40b4a4:	b.ne	40b5dc <sqrt@plt+0x9bfc>  // b.any
  40b4a8:	ldur	x8, [x29, #-24]
  40b4ac:	ldrb	w9, [x8, #2]
  40b4b0:	cmp	w9, #0x61
  40b4b4:	b.ne	40b5dc <sqrt@plt+0x9bfc>  // b.any
  40b4b8:	ldur	x8, [x29, #-24]
  40b4bc:	ldrb	w9, [x8, #3]
  40b4c0:	cmp	w9, #0x72
  40b4c4:	b.ne	40b5dc <sqrt@plt+0x9bfc>  // b.any
  40b4c8:	ldur	x8, [x29, #-24]
  40b4cc:	ldrb	w9, [x8, #4]
  40b4d0:	cmp	w9, #0x30
  40b4d4:	b.lt	40b5dc <sqrt@plt+0x9bfc>  // b.tstop
  40b4d8:	ldur	x8, [x29, #-24]
  40b4dc:	ldrb	w9, [x8, #4]
  40b4e0:	cmp	w9, #0x39
  40b4e4:	b.gt	40b5dc <sqrt@plt+0x9bfc>
  40b4e8:	ldur	x8, [x29, #-24]
  40b4ec:	ldrb	w9, [x8, #4]
  40b4f0:	subs	w9, w9, #0x30
  40b4f4:	stur	w9, [x29, #-28]
  40b4f8:	ldur	x8, [x29, #-24]
  40b4fc:	ldrb	w9, [x8, #5]
  40b500:	cbnz	w9, 40b510 <sqrt@plt+0x9b30>
  40b504:	ldur	w8, [x29, #-28]
  40b508:	stur	w8, [x29, #-4]
  40b50c:	b	40b684 <sqrt@plt+0x9ca4>
  40b510:	ldur	w8, [x29, #-28]
  40b514:	cmp	w8, #0x0
  40b518:	cset	w8, le
  40b51c:	tbnz	w8, #0, 40b5dc <sqrt@plt+0x9bfc>
  40b520:	ldur	x8, [x29, #-24]
  40b524:	ldrb	w9, [x8, #5]
  40b528:	cmp	w9, #0x30
  40b52c:	b.lt	40b5dc <sqrt@plt+0x9bfc>  // b.tstop
  40b530:	ldur	x8, [x29, #-24]
  40b534:	ldrb	w9, [x8, #5]
  40b538:	cmp	w9, #0x39
  40b53c:	b.gt	40b5dc <sqrt@plt+0x9bfc>
  40b540:	ldur	w8, [x29, #-28]
  40b544:	mov	w9, #0xa                   	// #10
  40b548:	mul	w8, w9, w8
  40b54c:	ldur	x10, [x29, #-24]
  40b550:	ldrb	w9, [x10, #5]
  40b554:	subs	w9, w9, #0x30
  40b558:	add	w8, w8, w9
  40b55c:	stur	w8, [x29, #-28]
  40b560:	ldur	x10, [x29, #-24]
  40b564:	ldrb	w8, [x10, #6]
  40b568:	cbnz	w8, 40b578 <sqrt@plt+0x9b98>
  40b56c:	ldur	w8, [x29, #-28]
  40b570:	stur	w8, [x29, #-4]
  40b574:	b	40b684 <sqrt@plt+0x9ca4>
  40b578:	ldur	x8, [x29, #-24]
  40b57c:	ldrb	w9, [x8, #6]
  40b580:	cmp	w9, #0x30
  40b584:	b.lt	40b5dc <sqrt@plt+0x9bfc>  // b.tstop
  40b588:	ldur	x8, [x29, #-24]
  40b58c:	ldrb	w9, [x8, #6]
  40b590:	cmp	w9, #0x39
  40b594:	b.gt	40b5dc <sqrt@plt+0x9bfc>
  40b598:	ldur	w8, [x29, #-28]
  40b59c:	mov	w9, #0xa                   	// #10
  40b5a0:	mul	w8, w9, w8
  40b5a4:	ldur	x10, [x29, #-24]
  40b5a8:	ldrb	w9, [x10, #6]
  40b5ac:	subs	w9, w9, #0x30
  40b5b0:	add	w8, w8, w9
  40b5b4:	stur	w8, [x29, #-28]
  40b5b8:	ldur	x10, [x29, #-24]
  40b5bc:	ldrb	w8, [x10, #7]
  40b5c0:	cbnz	w8, 40b5dc <sqrt@plt+0x9bfc>
  40b5c4:	ldur	w8, [x29, #-28]
  40b5c8:	cmp	w8, #0x80
  40b5cc:	b.ge	40b5dc <sqrt@plt+0x9bfc>  // b.tcont
  40b5d0:	ldur	w8, [x29, #-28]
  40b5d4:	stur	w8, [x29, #-4]
  40b5d8:	b	40b684 <sqrt@plt+0x9ca4>
  40b5dc:	ldur	x0, [x29, #-24]
  40b5e0:	bl	41519c <_ZdlPvm@@Base+0x16a4>
  40b5e4:	cbz	x0, 40b604 <sqrt@plt+0x9c24>
  40b5e8:	ldur	x8, [x29, #-24]
  40b5ec:	add	x0, x8, #0x1
  40b5f0:	add	x1, sp, #0x18
  40b5f4:	mov	w2, #0x10                  	// #16
  40b5f8:	bl	401700 <strtol@plt>
  40b5fc:	stur	w0, [x29, #-4]
  40b600:	b	40b684 <sqrt@plt+0x9ca4>
  40b604:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40b608:	add	x8, x8, #0x884
  40b60c:	ldrh	w9, [x8]
  40b610:	add	x10, sp, #0x14
  40b614:	strh	w9, [sp, #20]
  40b618:	ldrb	w9, [x8, #2]
  40b61c:	strb	w9, [x10, #2]
  40b620:	ldur	x8, [x29, #-24]
  40b624:	ldrb	w9, [x8, #1]
  40b628:	cbnz	w9, 40b640 <sqrt@plt+0x9c60>
  40b62c:	ldur	x8, [x29, #-24]
  40b630:	ldrb	w9, [x8]
  40b634:	add	x8, sp, #0x14
  40b638:	strb	w9, [x8, #1]
  40b63c:	stur	x8, [x29, #-24]
  40b640:	ldur	x0, [x29, #-24]
  40b644:	bl	412098 <sqrt@plt+0x106b8>
  40b648:	str	x0, [sp, #8]
  40b64c:	ldr	x8, [sp, #8]
  40b650:	cbz	x8, 40b67c <sqrt@plt+0x9c9c>
  40b654:	ldr	x0, [sp, #8]
  40b658:	mov	w1, #0x5f                  	// #95
  40b65c:	bl	401720 <strchr@plt>
  40b660:	cbnz	x0, 40b67c <sqrt@plt+0x9c9c>
  40b664:	ldr	x0, [sp, #8]
  40b668:	mov	x1, sp
  40b66c:	mov	w2, #0x10                  	// #16
  40b670:	bl	401700 <strtol@plt>
  40b674:	stur	w0, [x29, #-4]
  40b678:	b	40b684 <sqrt@plt+0x9ca4>
  40b67c:	mov	w8, #0xffffffff            	// #-1
  40b680:	stur	w8, [x29, #-4]
  40b684:	ldur	w0, [x29, #-4]
  40b688:	ldp	x29, x30, [sp, #64]
  40b68c:	add	sp, sp, #0x50
  40b690:	ret
  40b694:	sub	sp, sp, #0x40
  40b698:	stp	x29, x30, [sp, #48]
  40b69c:	add	x29, sp, #0x30
  40b6a0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40b6a4:	add	x8, x8, #0x888
  40b6a8:	add	x8, x8, #0x10
  40b6ac:	mov	x9, xzr
  40b6b0:	fmov	d0, xzr
  40b6b4:	stur	x0, [x29, #-8]
  40b6b8:	stur	x1, [x29, #-16]
  40b6bc:	ldur	x10, [x29, #-8]
  40b6c0:	str	x8, [x10]
  40b6c4:	str	wzr, [x10, #8]
  40b6c8:	str	x9, [x10, #16]
  40b6cc:	str	wzr, [x10, #24]
  40b6d0:	str	wzr, [x10, #28]
  40b6d4:	str	x9, [x10, #64]
  40b6d8:	str	wzr, [x10, #72]
  40b6dc:	str	x9, [x10, #80]
  40b6e0:	str	wzr, [x10, #88]
  40b6e4:	str	wzr, [x10, #92]
  40b6e8:	str	x9, [x10, #96]
  40b6ec:	ldur	x0, [x29, #-16]
  40b6f0:	str	x9, [sp, #24]
  40b6f4:	str	d0, [sp, #16]
  40b6f8:	str	x10, [sp, #8]
  40b6fc:	bl	401690 <strlen@plt>
  40b700:	add	x0, x0, #0x1
  40b704:	bl	401630 <_Znam@plt>
  40b708:	ldr	x8, [sp, #8]
  40b70c:	str	x0, [x8, #32]
  40b710:	ldr	x0, [x8, #32]
  40b714:	ldur	x1, [x29, #-16]
  40b718:	bl	401740 <strcpy@plt>
  40b71c:	ldr	x8, [sp, #24]
  40b720:	ldr	x9, [sp, #8]
  40b724:	str	x8, [x9, #40]
  40b728:	ldr	d0, [sp, #16]
  40b72c:	str	d0, [x9, #48]
  40b730:	str	wzr, [x9, #56]
  40b734:	ldp	x29, x30, [sp, #48]
  40b738:	add	sp, sp, #0x40
  40b73c:	ret
  40b740:	sub	sp, sp, #0x80
  40b744:	stp	x29, x30, [sp, #112]
  40b748:	add	x29, sp, #0x70
  40b74c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40b750:	add	x8, x8, #0x888
  40b754:	add	x8, x8, #0x10
  40b758:	stur	x0, [x29, #-8]
  40b75c:	ldur	x9, [x29, #-8]
  40b760:	str	x8, [x9]
  40b764:	stur	wzr, [x29, #-12]
  40b768:	stur	x9, [x29, #-48]
  40b76c:	ldur	w8, [x29, #-12]
  40b770:	ldur	x9, [x29, #-48]
  40b774:	ldr	w10, [x9, #88]
  40b778:	cmp	w8, w10
  40b77c:	b.ge	40b7dc <sqrt@plt+0x9dfc>  // b.tcont
  40b780:	ldur	x8, [x29, #-48]
  40b784:	ldr	x9, [x8, #80]
  40b788:	ldursw	x10, [x29, #-12]
  40b78c:	mov	x11, #0x28                  	// #40
  40b790:	mul	x10, x11, x10
  40b794:	add	x9, x9, x10
  40b798:	ldr	x9, [x9, #32]
  40b79c:	cbz	x9, 40b7cc <sqrt@plt+0x9dec>
  40b7a0:	ldur	x8, [x29, #-48]
  40b7a4:	ldr	x9, [x8, #80]
  40b7a8:	ldursw	x10, [x29, #-12]
  40b7ac:	mov	x11, #0x28                  	// #40
  40b7b0:	mul	x10, x11, x10
  40b7b4:	add	x9, x9, x10
  40b7b8:	ldr	x9, [x9, #32]
  40b7bc:	str	x9, [sp, #56]
  40b7c0:	cbz	x9, 40b7cc <sqrt@plt+0x9dec>
  40b7c4:	ldr	x0, [sp, #56]
  40b7c8:	bl	401860 <_ZdaPv@plt>
  40b7cc:	ldur	w8, [x29, #-12]
  40b7d0:	add	w8, w8, #0x1
  40b7d4:	stur	w8, [x29, #-12]
  40b7d8:	b	40b76c <sqrt@plt+0x9d8c>
  40b7dc:	ldur	x8, [x29, #-48]
  40b7e0:	ldr	x9, [x8, #80]
  40b7e4:	str	x9, [sp, #48]
  40b7e8:	cbz	x9, 40b7f4 <sqrt@plt+0x9e14>
  40b7ec:	ldr	x0, [sp, #48]
  40b7f0:	bl	401860 <_ZdaPv@plt>
  40b7f4:	ldur	x8, [x29, #-48]
  40b7f8:	ldr	x9, [x8, #64]
  40b7fc:	str	x9, [sp, #40]
  40b800:	cbz	x9, 40b80c <sqrt@plt+0x9e2c>
  40b804:	ldr	x0, [sp, #40]
  40b808:	bl	401860 <_ZdaPv@plt>
  40b80c:	ldur	x8, [x29, #-48]
  40b810:	ldr	x9, [x8, #16]
  40b814:	cbz	x9, 40b8a4 <sqrt@plt+0x9ec4>
  40b818:	stur	wzr, [x29, #-16]
  40b81c:	ldur	w8, [x29, #-16]
  40b820:	cmp	w8, #0x1f7
  40b824:	b.ge	40b88c <sqrt@plt+0x9eac>  // b.tcont
  40b828:	ldur	x8, [x29, #-48]
  40b82c:	ldr	x9, [x8, #16]
  40b830:	ldursw	x10, [x29, #-16]
  40b834:	mov	x11, #0x8                   	// #8
  40b838:	mul	x10, x11, x10
  40b83c:	add	x9, x9, x10
  40b840:	ldr	x9, [x9]
  40b844:	stur	x9, [x29, #-24]
  40b848:	ldur	x8, [x29, #-24]
  40b84c:	cbz	x8, 40b87c <sqrt@plt+0x9e9c>
  40b850:	ldur	x8, [x29, #-24]
  40b854:	stur	x8, [x29, #-32]
  40b858:	ldur	x8, [x29, #-24]
  40b85c:	ldr	x8, [x8, #24]
  40b860:	stur	x8, [x29, #-24]
  40b864:	ldur	x8, [x29, #-32]
  40b868:	str	x8, [sp, #32]
  40b86c:	cbz	x8, 40b878 <sqrt@plt+0x9e98>
  40b870:	ldr	x0, [sp, #32]
  40b874:	bl	413acc <_ZdlPv@@Base>
  40b878:	b	40b848 <sqrt@plt+0x9e68>
  40b87c:	ldur	w8, [x29, #-16]
  40b880:	add	w8, w8, #0x1
  40b884:	stur	w8, [x29, #-16]
  40b888:	b	40b81c <sqrt@plt+0x9e3c>
  40b88c:	ldur	x8, [x29, #-48]
  40b890:	ldr	x9, [x8, #16]
  40b894:	str	x9, [sp, #24]
  40b898:	cbz	x9, 40b8a4 <sqrt@plt+0x9ec4>
  40b89c:	ldr	x0, [sp, #24]
  40b8a0:	bl	401860 <_ZdaPv@plt>
  40b8a4:	ldur	x8, [x29, #-48]
  40b8a8:	ldr	x9, [x8, #32]
  40b8ac:	str	x9, [sp, #16]
  40b8b0:	cbz	x9, 40b8bc <sqrt@plt+0x9edc>
  40b8b4:	ldr	x0, [sp, #16]
  40b8b8:	bl	401860 <_ZdaPv@plt>
  40b8bc:	ldur	x8, [x29, #-48]
  40b8c0:	ldr	x9, [x8, #40]
  40b8c4:	str	x9, [sp, #8]
  40b8c8:	cbz	x9, 40b8d4 <sqrt@plt+0x9ef4>
  40b8cc:	ldr	x0, [sp, #8]
  40b8d0:	bl	401860 <_ZdaPv@plt>
  40b8d4:	ldur	x8, [x29, #-48]
  40b8d8:	ldr	x9, [x8, #96]
  40b8dc:	cbz	x9, 40b920 <sqrt@plt+0x9f40>
  40b8e0:	ldur	x8, [x29, #-48]
  40b8e4:	ldr	x9, [x8, #96]
  40b8e8:	stur	x9, [x29, #-40]
  40b8ec:	ldr	x9, [x8, #96]
  40b8f0:	ldr	x9, [x9]
  40b8f4:	str	x9, [x8, #96]
  40b8f8:	ldur	x9, [x29, #-40]
  40b8fc:	str	x9, [sp]
  40b900:	cbz	x9, 40b91c <sqrt@plt+0x9f3c>
  40b904:	ldr	x0, [sp]
  40b908:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40b90c:	add	x8, x8, #0xdbc
  40b910:	blr	x8
  40b914:	ldr	x0, [sp]
  40b918:	bl	413acc <_ZdlPv@@Base>
  40b91c:	b	40b8d4 <sqrt@plt+0x9ef4>
  40b920:	ldp	x29, x30, [sp, #112]
  40b924:	add	sp, sp, #0x80
  40b928:	ret
  40b92c:	sub	sp, sp, #0x20
  40b930:	stp	x29, x30, [sp, #16]
  40b934:	add	x29, sp, #0x10
  40b938:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40b93c:	add	x8, x8, #0x740
  40b940:	str	x0, [sp, #8]
  40b944:	ldr	x9, [sp, #8]
  40b948:	mov	x0, x9
  40b94c:	str	x9, [sp]
  40b950:	blr	x8
  40b954:	ldr	x0, [sp]
  40b958:	bl	413acc <_ZdlPv@@Base>
  40b95c:	ldp	x29, x30, [sp, #16]
  40b960:	add	sp, sp, #0x20
  40b964:	ret
  40b968:	sub	sp, sp, #0x40
  40b96c:	stp	x29, x30, [sp, #48]
  40b970:	add	x29, sp, #0x30
  40b974:	fmov	d0, xzr
  40b978:	stur	x0, [x29, #-16]
  40b97c:	sturb	w1, [x29, #-17]
  40b980:	str	d0, [sp, #16]
  40b984:	ldurb	w8, [x29, #-17]
  40b988:	subs	w8, w8, #0x50
  40b98c:	mov	w9, w8
  40b990:	ubfx	x9, x9, #0, #32
  40b994:	cmp	x9, #0x20
  40b998:	str	x9, [sp, #8]
  40b99c:	b.hi	40b9fc <sqrt@plt+0xa01c>  // b.pmore
  40b9a0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40b9a4:	add	x8, x8, #0x800
  40b9a8:	ldr	x11, [sp, #8]
  40b9ac:	ldrsw	x10, [x8, x11, lsl #2]
  40b9b0:	add	x9, x8, x10
  40b9b4:	br	x9
  40b9b8:	fmov	d0, #1.000000000000000000e+00
  40b9bc:	str	d0, [sp, #16]
  40b9c0:	b	40ba14 <sqrt@plt+0xa034>
  40b9c4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40b9c8:	fmov	d0, x8
  40b9cc:	str	d0, [sp, #16]
  40b9d0:	b	40ba14 <sqrt@plt+0xa034>
  40b9d4:	fmov	d0, #6.000000000000000000e+00
  40b9d8:	str	d0, [sp, #16]
  40b9dc:	b	40ba14 <sqrt@plt+0xa034>
  40b9e0:	mov	x8, #0xb852                	// #47186
  40b9e4:	movk	x8, #0x851e, lsl #16
  40b9e8:	movk	x8, #0x51eb, lsl #32
  40b9ec:	movk	x8, #0x4004, lsl #48
  40b9f0:	fmov	d0, x8
  40b9f4:	str	d0, [sp, #16]
  40b9f8:	b	40ba14 <sqrt@plt+0xa034>
  40b9fc:	mov	w8, wzr
  40ba00:	mov	w0, w8
  40ba04:	mov	w1, #0x11f                 	// #287
  40ba08:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40ba0c:	add	x2, x2, #0x8ea
  40ba10:	bl	40514c <sqrt@plt+0x376c>
  40ba14:	ldr	d0, [sp, #16]
  40ba18:	fcmp	d0, #0.0
  40ba1c:	cset	w8, ne  // ne = any
  40ba20:	tbnz	w8, #0, 40ba28 <sqrt@plt+0xa048>
  40ba24:	b	40ba48 <sqrt@plt+0xa068>
  40ba28:	ldr	d0, [sp, #16]
  40ba2c:	ldur	x8, [x29, #-16]
  40ba30:	ldr	d1, [x8]
  40ba34:	fdiv	d0, d1, d0
  40ba38:	str	d0, [x8]
  40ba3c:	mov	w9, #0x1                   	// #1
  40ba40:	stur	w9, [x29, #-4]
  40ba44:	b	40ba4c <sqrt@plt+0xa06c>
  40ba48:	stur	wzr, [x29, #-4]
  40ba4c:	ldur	w0, [x29, #-4]
  40ba50:	ldp	x29, x30, [sp, #48]
  40ba54:	add	sp, sp, #0x40
  40ba58:	ret
  40ba5c:	sub	sp, sp, #0x60
  40ba60:	stp	x29, x30, [sp, #80]
  40ba64:	add	x29, sp, #0x50
  40ba68:	mov	x8, #0x2d18                	// #11544
  40ba6c:	movk	x8, #0x5444, lsl #16
  40ba70:	movk	x8, #0x21fb, lsl #32
  40ba74:	movk	x8, #0x4009, lsl #48
  40ba78:	fmov	d0, x8
  40ba7c:	mov	x8, #0x800000000000        	// #140737488355328
  40ba80:	movk	x8, #0x4066, lsl #48
  40ba84:	fmov	d1, x8
  40ba88:	fmov	d2, #5.000000000000000000e-01
  40ba8c:	stur	x0, [x29, #-8]
  40ba90:	stur	x1, [x29, #-16]
  40ba94:	stur	w2, [x29, #-20]
  40ba98:	stur	w3, [x29, #-24]
  40ba9c:	ldur	x8, [x29, #-8]
  40baa0:	ldur	x1, [x29, #-16]
  40baa4:	ldur	w2, [x29, #-20]
  40baa8:	mov	x0, x8
  40baac:	str	d0, [sp, #40]
  40bab0:	str	d1, [sp, #32]
  40bab4:	str	d2, [sp, #24]
  40bab8:	str	x8, [sp, #16]
  40babc:	bl	40bb1c <sqrt@plt+0xa13c>
  40bac0:	stur	w0, [x29, #-28]
  40bac4:	ldur	w9, [x29, #-28]
  40bac8:	scvtf	d0, w9
  40bacc:	ldr	x8, [sp, #16]
  40bad0:	ldr	d1, [x8, #48]
  40bad4:	ldur	w9, [x29, #-24]
  40bad8:	scvtf	d2, w9
  40badc:	fadd	d1, d1, d2
  40bae0:	ldr	d2, [sp, #40]
  40bae4:	fmul	d1, d1, d2
  40bae8:	ldr	d3, [sp, #32]
  40baec:	fdiv	d1, d1, d3
  40baf0:	str	d0, [sp, #8]
  40baf4:	mov	v0.16b, v1.16b
  40baf8:	bl	401950 <tan@plt>
  40bafc:	ldr	d1, [sp, #8]
  40bb00:	fmul	d0, d1, d0
  40bb04:	ldr	d2, [sp, #24]
  40bb08:	fadd	d0, d0, d2
  40bb0c:	fcvtzs	w0, d0
  40bb10:	ldp	x29, x30, [sp, #80]
  40bb14:	add	sp, sp, #0x60
  40bb18:	ret
  40bb1c:	sub	sp, sp, #0x50
  40bb20:	stp	x29, x30, [sp, #64]
  40bb24:	add	x29, sp, #0x40
  40bb28:	mov	w8, #0x190                 	// #400
  40bb2c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40bb30:	add	x9, x9, #0x8ea
  40bb34:	stur	x0, [x29, #-16]
  40bb38:	stur	x1, [x29, #-24]
  40bb3c:	stur	w2, [x29, #-28]
  40bb40:	ldur	x10, [x29, #-16]
  40bb44:	ldur	x0, [x29, #-24]
  40bb48:	str	w8, [sp, #28]
  40bb4c:	str	x9, [sp, #16]
  40bb50:	str	x10, [sp, #8]
  40bb54:	bl	40f73c <sqrt@plt+0xdd5c>
  40bb58:	str	w0, [sp, #32]
  40bb5c:	ldr	w8, [sp, #32]
  40bb60:	cmp	w8, #0x0
  40bb64:	cset	w8, ge  // ge = tcont
  40bb68:	and	w0, w8, #0x1
  40bb6c:	ldr	w1, [sp, #28]
  40bb70:	ldr	x2, [sp, #16]
  40bb74:	bl	40514c <sqrt@plt+0x376c>
  40bb78:	ldr	w8, [sp, #32]
  40bb7c:	ldr	x9, [sp, #8]
  40bb80:	ldr	w11, [x9, #72]
  40bb84:	cmp	w8, w11
  40bb88:	b.ge	40bbe0 <sqrt@plt+0xa200>  // b.tcont
  40bb8c:	ldr	x8, [sp, #8]
  40bb90:	ldr	x9, [x8, #64]
  40bb94:	ldrsw	x10, [sp, #32]
  40bb98:	ldr	w11, [x9, x10, lsl #2]
  40bb9c:	cmp	w11, #0x0
  40bba0:	cset	w11, lt  // lt = tstop
  40bba4:	tbnz	w11, #0, 40bbe0 <sqrt@plt+0xa200>
  40bba8:	ldr	x8, [sp, #8]
  40bbac:	ldr	x9, [x8, #80]
  40bbb0:	ldr	x10, [x8, #64]
  40bbb4:	ldrsw	x11, [sp, #32]
  40bbb8:	ldrsw	x10, [x10, x11, lsl #2]
  40bbbc:	mov	x11, #0x28                  	// #40
  40bbc0:	mul	x10, x11, x10
  40bbc4:	add	x9, x9, x10
  40bbc8:	ldr	w1, [x9, #12]
  40bbcc:	ldur	w2, [x29, #-28]
  40bbd0:	mov	x0, x8
  40bbd4:	bl	40f76c <sqrt@plt+0xdd8c>
  40bbd8:	stur	w0, [x29, #-4]
  40bbdc:	b	40bbfc <sqrt@plt+0xa21c>
  40bbe0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40bbe4:	add	x8, x8, #0xad8
  40bbe8:	ldr	w9, [x8]
  40bbec:	cbz	w9, 40bbf8 <sqrt@plt+0xa218>
  40bbf0:	stur	wzr, [x29, #-4]
  40bbf4:	b	40bbfc <sqrt@plt+0xa21c>
  40bbf8:	bl	401910 <abort@plt>
  40bbfc:	ldur	w0, [x29, #-4]
  40bc00:	ldp	x29, x30, [sp, #64]
  40bc04:	add	sp, sp, #0x50
  40bc08:	ret
  40bc0c:	sub	sp, sp, #0x40
  40bc10:	stp	x29, x30, [sp, #48]
  40bc14:	add	x29, sp, #0x30
  40bc18:	mov	w8, #0x132                 	// #306
  40bc1c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40bc20:	add	x2, x2, #0x8ea
  40bc24:	stur	x0, [x29, #-16]
  40bc28:	str	x1, [sp, #24]
  40bc2c:	ldur	x9, [x29, #-16]
  40bc30:	ldr	x0, [sp, #24]
  40bc34:	str	w8, [sp, #16]
  40bc38:	str	x2, [sp, #8]
  40bc3c:	str	x9, [sp]
  40bc40:	bl	40f73c <sqrt@plt+0xdd5c>
  40bc44:	str	w0, [sp, #20]
  40bc48:	ldr	w8, [sp, #20]
  40bc4c:	cmp	w8, #0x0
  40bc50:	cset	w8, ge  // ge = tcont
  40bc54:	and	w0, w8, #0x1
  40bc58:	ldr	w1, [sp, #16]
  40bc5c:	ldr	x2, [sp, #8]
  40bc60:	bl	40514c <sqrt@plt+0x376c>
  40bc64:	ldr	w8, [sp, #20]
  40bc68:	ldr	x9, [sp]
  40bc6c:	ldr	w10, [x9, #72]
  40bc70:	cmp	w8, w10
  40bc74:	b.ge	40bca0 <sqrt@plt+0xa2c0>  // b.tcont
  40bc78:	ldr	x8, [sp]
  40bc7c:	ldr	x9, [x8, #64]
  40bc80:	ldrsw	x10, [sp, #20]
  40bc84:	ldr	w11, [x9, x10, lsl #2]
  40bc88:	cmp	w11, #0x0
  40bc8c:	cset	w11, lt  // lt = tstop
  40bc90:	tbnz	w11, #0, 40bca0 <sqrt@plt+0xa2c0>
  40bc94:	mov	w8, #0x1                   	// #1
  40bc98:	stur	w8, [x29, #-4]
  40bc9c:	b	40bcf4 <sqrt@plt+0xa314>
  40bca0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40bca4:	add	x8, x8, #0xad8
  40bca8:	ldr	w9, [x8]
  40bcac:	cbz	w9, 40bcf0 <sqrt@plt+0xa310>
  40bcb0:	ldr	x0, [sp, #24]
  40bcb4:	bl	40b464 <sqrt@plt+0x9a84>
  40bcb8:	cmp	w0, #0x0
  40bcbc:	cset	w8, lt  // lt = tstop
  40bcc0:	tbnz	w8, #0, 40bcd0 <sqrt@plt+0xa2f0>
  40bcc4:	mov	w8, #0x1                   	// #1
  40bcc8:	stur	w8, [x29, #-4]
  40bccc:	b	40bcf4 <sqrt@plt+0xa314>
  40bcd0:	ldr	x0, [sp, #24]
  40bcd4:	bl	40f754 <sqrt@plt+0xdd74>
  40bcd8:	cmp	w0, #0x0
  40bcdc:	cset	w8, lt  // lt = tstop
  40bce0:	tbnz	w8, #0, 40bcf0 <sqrt@plt+0xa310>
  40bce4:	mov	w8, #0x1                   	// #1
  40bce8:	stur	w8, [x29, #-4]
  40bcec:	b	40bcf4 <sqrt@plt+0xa314>
  40bcf0:	stur	wzr, [x29, #-4]
  40bcf4:	ldur	w0, [x29, #-4]
  40bcf8:	ldp	x29, x30, [sp, #48]
  40bcfc:	add	sp, sp, #0x40
  40bd00:	ret
  40bd04:	sub	sp, sp, #0x10
  40bd08:	str	x0, [sp, #8]
  40bd0c:	ldr	x8, [sp, #8]
  40bd10:	ldr	w0, [x8, #28]
  40bd14:	add	sp, sp, #0x10
  40bd18:	ret
  40bd1c:	sub	sp, sp, #0x40
  40bd20:	stp	x29, x30, [sp, #48]
  40bd24:	add	x29, sp, #0x30
  40bd28:	mov	x8, #0x4                   	// #4
  40bd2c:	mov	x9, #0xffffffffffffffff    	// #-1
  40bd30:	stur	x0, [x29, #-8]
  40bd34:	stur	w1, [x29, #-12]
  40bd38:	stur	w2, [x29, #-16]
  40bd3c:	str	x3, [sp, #24]
  40bd40:	ldur	x10, [x29, #-8]
  40bd44:	ldr	x11, [sp, #24]
  40bd48:	str	x11, [x10]
  40bd4c:	ldur	w12, [x29, #-12]
  40bd50:	str	w12, [x10, #8]
  40bd54:	ldursw	x11, [x29, #-16]
  40bd58:	mul	x13, x11, x8
  40bd5c:	umulh	x8, x11, x8
  40bd60:	cmp	x8, #0x0
  40bd64:	csel	x0, x9, x13, ne  // ne = any
  40bd68:	str	x10, [sp, #8]
  40bd6c:	bl	401630 <_Znam@plt>
  40bd70:	ldr	x8, [sp, #8]
  40bd74:	str	x0, [x8, #16]
  40bd78:	str	wzr, [sp, #20]
  40bd7c:	ldr	w8, [sp, #20]
  40bd80:	ldur	w9, [x29, #-16]
  40bd84:	cmp	w8, w9
  40bd88:	b.ge	40bdb0 <sqrt@plt+0xa3d0>  // b.tcont
  40bd8c:	ldr	x8, [sp, #8]
  40bd90:	ldr	x9, [x8, #16]
  40bd94:	ldrsw	x10, [sp, #20]
  40bd98:	mov	w11, #0xffffffff            	// #-1
  40bd9c:	str	w11, [x9, x10, lsl #2]
  40bda0:	ldr	w8, [sp, #20]
  40bda4:	add	w8, w8, #0x1
  40bda8:	str	w8, [sp, #20]
  40bdac:	b	40bd7c <sqrt@plt+0xa39c>
  40bdb0:	ldp	x29, x30, [sp, #48]
  40bdb4:	add	sp, sp, #0x40
  40bdb8:	ret
  40bdbc:	sub	sp, sp, #0x20
  40bdc0:	stp	x29, x30, [sp, #16]
  40bdc4:	add	x29, sp, #0x10
  40bdc8:	str	x0, [sp, #8]
  40bdcc:	ldr	x8, [sp, #8]
  40bdd0:	ldr	x8, [x8, #16]
  40bdd4:	str	x8, [sp]
  40bdd8:	cbz	x8, 40bde4 <sqrt@plt+0xa404>
  40bddc:	ldr	x0, [sp]
  40bde0:	bl	401860 <_ZdaPv@plt>
  40bde4:	ldp	x29, x30, [sp, #16]
  40bde8:	add	sp, sp, #0x20
  40bdec:	ret
  40bdf0:	sub	sp, sp, #0x90
  40bdf4:	stp	x29, x30, [sp, #128]
  40bdf8:	add	x29, sp, #0x80
  40bdfc:	mov	w8, #0x158                 	// #344
  40be00:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40be04:	add	x9, x9, #0x8ea
  40be08:	stur	x0, [x29, #-16]
  40be0c:	stur	x1, [x29, #-24]
  40be10:	stur	w2, [x29, #-28]
  40be14:	ldur	x10, [x29, #-16]
  40be18:	ldur	x0, [x29, #-24]
  40be1c:	str	w8, [sp, #36]
  40be20:	str	x9, [sp, #24]
  40be24:	str	x10, [sp, #16]
  40be28:	bl	40f73c <sqrt@plt+0xdd5c>
  40be2c:	stur	w0, [x29, #-32]
  40be30:	ldur	w8, [x29, #-32]
  40be34:	cmp	w8, #0x0
  40be38:	cset	w8, ge  // ge = tcont
  40be3c:	and	w0, w8, #0x1
  40be40:	ldr	w1, [sp, #36]
  40be44:	ldr	x2, [sp, #24]
  40be48:	bl	40514c <sqrt@plt+0x376c>
  40be4c:	ldr	x9, [sp, #16]
  40be50:	ldr	w8, [x9, #56]
  40be54:	cbnz	w8, 40be64 <sqrt@plt+0xa484>
  40be58:	ldur	w8, [x29, #-28]
  40be5c:	stur	w8, [x29, #-36]
  40be60:	b	40bee0 <sqrt@plt+0xa500>
  40be64:	ldur	w8, [x29, #-28]
  40be68:	ldr	x9, [sp, #16]
  40be6c:	ldr	w10, [x9, #56]
  40be70:	mov	w11, #0xfe0b                	// #65035
  40be74:	movk	w11, #0x7fff, lsl #16
  40be78:	sdiv	w10, w11, w10
  40be7c:	cmp	w8, w10
  40be80:	b.gt	40bea8 <sqrt@plt+0xa4c8>
  40be84:	ldur	w8, [x29, #-28]
  40be88:	ldr	x9, [sp, #16]
  40be8c:	ldr	w10, [x9, #56]
  40be90:	mul	w8, w8, w10
  40be94:	add	w8, w8, #0x1f4
  40be98:	mov	w10, #0x3e8                 	// #1000
  40be9c:	sdiv	w8, w8, w10
  40bea0:	stur	w8, [x29, #-36]
  40bea4:	b	40bee0 <sqrt@plt+0xa500>
  40bea8:	ldur	w8, [x29, #-28]
  40beac:	scvtf	d0, w8
  40beb0:	ldr	x9, [sp, #16]
  40beb4:	ldr	w8, [x9, #56]
  40beb8:	scvtf	d1, w8
  40bebc:	fmul	d0, d0, d1
  40bec0:	mov	x10, #0x400000000000        	// #70368744177664
  40bec4:	movk	x10, #0x408f, lsl #48
  40bec8:	fmov	d1, x10
  40becc:	fdiv	d0, d0, d1
  40bed0:	fmov	d1, #5.000000000000000000e-01
  40bed4:	fadd	d0, d0, d1
  40bed8:	fcvtzs	w8, d0
  40bedc:	stur	w8, [x29, #-36]
  40bee0:	ldur	w8, [x29, #-32]
  40bee4:	ldr	x9, [sp, #16]
  40bee8:	ldr	w10, [x9, #72]
  40beec:	cmp	w8, w10
  40bef0:	b.ge	40c138 <sqrt@plt+0xa758>  // b.tcont
  40bef4:	ldr	x8, [sp, #16]
  40bef8:	ldr	x9, [x8, #64]
  40befc:	ldursw	x10, [x29, #-32]
  40bf00:	ldr	w11, [x9, x10, lsl #2]
  40bf04:	cmp	w11, #0x0
  40bf08:	cset	w11, lt  // lt = tstop
  40bf0c:	tbnz	w11, #0, 40c138 <sqrt@plt+0xa758>
  40bf10:	ldr	x8, [sp, #16]
  40bf14:	ldr	x9, [x8, #64]
  40bf18:	ldursw	x10, [x29, #-32]
  40bf1c:	ldr	w11, [x9, x10, lsl #2]
  40bf20:	stur	w11, [x29, #-40]
  40bf24:	ldur	w11, [x29, #-36]
  40bf28:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40bf2c:	add	x9, x9, #0xaac
  40bf30:	ldr	w12, [x9]
  40bf34:	cmp	w11, w12
  40bf38:	b.eq	40bf4c <sqrt@plt+0xa56c>  // b.none
  40bf3c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40bf40:	add	x8, x8, #0xad0
  40bf44:	ldr	w9, [x8]
  40bf48:	cbz	w9, 40bf70 <sqrt@plt+0xa590>
  40bf4c:	ldr	x8, [sp, #16]
  40bf50:	ldr	x9, [x8, #80]
  40bf54:	ldursw	x10, [x29, #-40]
  40bf58:	mov	x11, #0x28                  	// #40
  40bf5c:	mul	x10, x11, x10
  40bf60:	add	x9, x9, x10
  40bf64:	ldr	w12, [x9, #8]
  40bf68:	stur	w12, [x29, #-4]
  40bf6c:	b	40c1d0 <sqrt@plt+0xa7f0>
  40bf70:	ldr	x8, [sp, #16]
  40bf74:	ldr	x9, [x8, #96]
  40bf78:	cbnz	x9, 40bfd0 <sqrt@plt+0xa5f0>
  40bf7c:	mov	x0, #0x18                  	// #24
  40bf80:	bl	4139f4 <_Znwm@@Base>
  40bf84:	ldur	w1, [x29, #-36]
  40bf88:	ldr	x8, [sp, #16]
  40bf8c:	ldr	w2, [x8, #92]
  40bf90:	str	x0, [sp, #8]
  40bf94:	mov	x9, xzr
  40bf98:	mov	x3, x9
  40bf9c:	adrp	x9, 40b000 <sqrt@plt+0x9620>
  40bfa0:	add	x9, x9, #0xd1c
  40bfa4:	blr	x9
  40bfa8:	b	40bfac <sqrt@plt+0xa5cc>
  40bfac:	ldr	x8, [sp, #8]
  40bfb0:	ldr	x9, [sp, #16]
  40bfb4:	str	x8, [x9, #96]
  40bfb8:	b	40c0c4 <sqrt@plt+0xa6e4>
  40bfbc:	stur	x0, [x29, #-48]
  40bfc0:	stur	w1, [x29, #-52]
  40bfc4:	ldr	x0, [sp, #8]
  40bfc8:	bl	413acc <_ZdlPv@@Base>
  40bfcc:	b	40c1e0 <sqrt@plt+0xa800>
  40bfd0:	ldr	x8, [sp, #16]
  40bfd4:	ldr	x9, [x8, #96]
  40bfd8:	ldr	w10, [x9, #8]
  40bfdc:	ldur	w11, [x29, #-36]
  40bfe0:	cmp	w10, w11
  40bfe4:	b.eq	40c0c4 <sqrt@plt+0xa6e4>  // b.none
  40bfe8:	ldr	x8, [sp, #16]
  40bfec:	add	x9, x8, #0x60
  40bff0:	str	x9, [sp, #64]
  40bff4:	ldr	x8, [sp, #64]
  40bff8:	ldr	x8, [x8]
  40bffc:	cbz	x8, 40c02c <sqrt@plt+0xa64c>
  40c000:	ldr	x8, [sp, #64]
  40c004:	ldr	x8, [x8]
  40c008:	ldr	w9, [x8, #8]
  40c00c:	ldur	w10, [x29, #-36]
  40c010:	cmp	w9, w10
  40c014:	b.ne	40c01c <sqrt@plt+0xa63c>  // b.any
  40c018:	b	40c02c <sqrt@plt+0xa64c>
  40c01c:	ldr	x8, [sp, #64]
  40c020:	ldr	x8, [x8]
  40c024:	str	x8, [sp, #64]
  40c028:	b	40bff4 <sqrt@plt+0xa614>
  40c02c:	ldr	x8, [sp, #64]
  40c030:	ldr	x8, [x8]
  40c034:	cbz	x8, 40c074 <sqrt@plt+0xa694>
  40c038:	ldr	x8, [sp, #64]
  40c03c:	ldr	x8, [x8]
  40c040:	str	x8, [sp, #56]
  40c044:	ldr	x8, [sp, #64]
  40c048:	ldr	x8, [x8]
  40c04c:	ldr	x8, [x8]
  40c050:	ldr	x9, [sp, #64]
  40c054:	str	x8, [x9]
  40c058:	ldr	x8, [sp, #16]
  40c05c:	ldr	x9, [x8, #96]
  40c060:	ldr	x10, [sp, #56]
  40c064:	str	x9, [x10]
  40c068:	ldr	x9, [sp, #56]
  40c06c:	str	x9, [x8, #96]
  40c070:	b	40c0c4 <sqrt@plt+0xa6e4>
  40c074:	mov	x0, #0x18                  	// #24
  40c078:	bl	4139f4 <_Znwm@@Base>
  40c07c:	ldur	w1, [x29, #-36]
  40c080:	ldr	x8, [sp, #16]
  40c084:	ldr	w2, [x8, #92]
  40c088:	ldr	x3, [x8, #96]
  40c08c:	str	x0, [sp]
  40c090:	adrp	x9, 40b000 <sqrt@plt+0x9620>
  40c094:	add	x9, x9, #0xd1c
  40c098:	blr	x9
  40c09c:	b	40c0a0 <sqrt@plt+0xa6c0>
  40c0a0:	ldr	x8, [sp]
  40c0a4:	ldr	x9, [sp, #16]
  40c0a8:	str	x8, [x9, #96]
  40c0ac:	b	40c0c4 <sqrt@plt+0xa6e4>
  40c0b0:	stur	x0, [x29, #-48]
  40c0b4:	stur	w1, [x29, #-52]
  40c0b8:	ldr	x0, [sp]
  40c0bc:	bl	413acc <_ZdlPv@@Base>
  40c0c0:	b	40c1e0 <sqrt@plt+0xa800>
  40c0c4:	ldr	x8, [sp, #16]
  40c0c8:	ldr	x9, [x8, #96]
  40c0cc:	ldr	x9, [x9, #16]
  40c0d0:	ldursw	x10, [x29, #-40]
  40c0d4:	mov	x11, #0x4                   	// #4
  40c0d8:	mul	x10, x11, x10
  40c0dc:	add	x9, x9, x10
  40c0e0:	str	x9, [sp, #48]
  40c0e4:	ldr	x9, [sp, #48]
  40c0e8:	ldr	w12, [x9]
  40c0ec:	cmp	w12, #0x0
  40c0f0:	cset	w12, ge  // ge = tcont
  40c0f4:	tbnz	w12, #0, 40c128 <sqrt@plt+0xa748>
  40c0f8:	ldr	x8, [sp, #16]
  40c0fc:	ldr	x9, [x8, #80]
  40c100:	ldursw	x10, [x29, #-40]
  40c104:	mov	x11, #0x28                  	// #40
  40c108:	mul	x10, x11, x10
  40c10c:	add	x9, x9, x10
  40c110:	ldr	w1, [x9, #8]
  40c114:	ldur	w2, [x29, #-28]
  40c118:	mov	x0, x8
  40c11c:	bl	40f76c <sqrt@plt+0xdd8c>
  40c120:	ldr	x8, [sp, #48]
  40c124:	str	w0, [x8]
  40c128:	ldr	x8, [sp, #48]
  40c12c:	ldr	w9, [x8]
  40c130:	stur	w9, [x29, #-4]
  40c134:	b	40c1d0 <sqrt@plt+0xa7f0>
  40c138:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c13c:	add	x8, x8, #0xad8
  40c140:	ldr	w9, [x8]
  40c144:	cbz	w9, 40c1cc <sqrt@plt+0xa7ec>
  40c148:	mov	w8, #0x18                  	// #24
  40c14c:	str	w8, [sp, #44]
  40c150:	ldur	x1, [x29, #-24]
  40c154:	ldr	x0, [sp, #16]
  40c158:	bl	40c1e8 <sqrt@plt+0xa808>
  40c15c:	bl	401880 <wcwidth@plt>
  40c160:	str	w0, [sp, #40]
  40c164:	ldr	w8, [sp, #40]
  40c168:	cmp	w8, #0x1
  40c16c:	b.le	40c180 <sqrt@plt+0xa7a0>
  40c170:	ldr	w8, [sp, #40]
  40c174:	ldr	w9, [sp, #44]
  40c178:	mul	w8, w9, w8
  40c17c:	str	w8, [sp, #44]
  40c180:	ldur	w8, [x29, #-36]
  40c184:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c188:	add	x9, x9, #0xaac
  40c18c:	ldr	w10, [x9]
  40c190:	cmp	w8, w10
  40c194:	b.eq	40c1a8 <sqrt@plt+0xa7c8>  // b.none
  40c198:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c19c:	add	x8, x8, #0xad0
  40c1a0:	ldr	w9, [x8]
  40c1a4:	cbz	w9, 40c1b4 <sqrt@plt+0xa7d4>
  40c1a8:	ldr	w8, [sp, #44]
  40c1ac:	stur	w8, [x29, #-4]
  40c1b0:	b	40c1d0 <sqrt@plt+0xa7f0>
  40c1b4:	ldr	w1, [sp, #44]
  40c1b8:	ldur	w2, [x29, #-28]
  40c1bc:	ldr	x0, [sp, #16]
  40c1c0:	bl	40f76c <sqrt@plt+0xdd8c>
  40c1c4:	stur	w0, [x29, #-4]
  40c1c8:	b	40c1d0 <sqrt@plt+0xa7f0>
  40c1cc:	bl	401910 <abort@plt>
  40c1d0:	ldur	w0, [x29, #-4]
  40c1d4:	ldp	x29, x30, [sp, #128]
  40c1d8:	add	sp, sp, #0x90
  40c1dc:	ret
  40c1e0:	ldur	x0, [x29, #-48]
  40c1e4:	bl	401970 <_Unwind_Resume@plt>
  40c1e8:	sub	sp, sp, #0x50
  40c1ec:	stp	x29, x30, [sp, #64]
  40c1f0:	add	x29, sp, #0x40
  40c1f4:	mov	w8, #0x224                 	// #548
  40c1f8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40c1fc:	add	x2, x2, #0x8ea
  40c200:	stur	x0, [x29, #-16]
  40c204:	stur	x1, [x29, #-24]
  40c208:	ldur	x9, [x29, #-16]
  40c20c:	ldur	x0, [x29, #-24]
  40c210:	str	w8, [sp, #24]
  40c214:	str	x2, [sp, #16]
  40c218:	str	x9, [sp, #8]
  40c21c:	bl	40f73c <sqrt@plt+0xdd5c>
  40c220:	stur	w0, [x29, #-28]
  40c224:	ldur	w8, [x29, #-28]
  40c228:	cmp	w8, #0x0
  40c22c:	cset	w8, ge  // ge = tcont
  40c230:	and	w0, w8, #0x1
  40c234:	ldr	w1, [sp, #24]
  40c238:	ldr	x2, [sp, #16]
  40c23c:	bl	40514c <sqrt@plt+0x376c>
  40c240:	ldur	w8, [x29, #-28]
  40c244:	ldr	x9, [sp, #8]
  40c248:	ldr	w10, [x9, #72]
  40c24c:	cmp	w8, w10
  40c250:	b.ge	40c29c <sqrt@plt+0xa8bc>  // b.tcont
  40c254:	ldr	x8, [sp, #8]
  40c258:	ldr	x9, [x8, #64]
  40c25c:	ldursw	x10, [x29, #-28]
  40c260:	ldr	w11, [x9, x10, lsl #2]
  40c264:	cmp	w11, #0x0
  40c268:	cset	w11, lt  // lt = tstop
  40c26c:	tbnz	w11, #0, 40c29c <sqrt@plt+0xa8bc>
  40c270:	ldr	x8, [sp, #8]
  40c274:	ldr	x9, [x8, #80]
  40c278:	ldr	x10, [x8, #64]
  40c27c:	ldursw	x11, [x29, #-28]
  40c280:	ldrsw	x10, [x10, x11, lsl #2]
  40c284:	mov	x11, #0x28                  	// #40
  40c288:	mul	x10, x11, x10
  40c28c:	add	x9, x9, x10
  40c290:	ldr	w12, [x9, #4]
  40c294:	stur	w12, [x29, #-4]
  40c298:	b	40c300 <sqrt@plt+0xa920>
  40c29c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c2a0:	add	x8, x8, #0xad8
  40c2a4:	ldr	w9, [x8]
  40c2a8:	cbz	w9, 40c2fc <sqrt@plt+0xa91c>
  40c2ac:	ldur	x0, [x29, #-24]
  40c2b0:	bl	40b464 <sqrt@plt+0x9a84>
  40c2b4:	str	w0, [sp, #32]
  40c2b8:	ldr	w8, [sp, #32]
  40c2bc:	cmp	w8, #0x0
  40c2c0:	cset	w8, lt  // lt = tstop
  40c2c4:	tbnz	w8, #0, 40c2d4 <sqrt@plt+0xa8f4>
  40c2c8:	ldr	w8, [sp, #32]
  40c2cc:	stur	w8, [x29, #-4]
  40c2d0:	b	40c300 <sqrt@plt+0xa920>
  40c2d4:	ldur	x0, [x29, #-24]
  40c2d8:	bl	40f754 <sqrt@plt+0xdd74>
  40c2dc:	str	w0, [sp, #28]
  40c2e0:	ldr	w8, [sp, #28]
  40c2e4:	cmp	w8, #0x0
  40c2e8:	cset	w8, lt  // lt = tstop
  40c2ec:	tbnz	w8, #0, 40c2fc <sqrt@plt+0xa91c>
  40c2f0:	ldr	w8, [sp, #28]
  40c2f4:	stur	w8, [x29, #-4]
  40c2f8:	b	40c300 <sqrt@plt+0xa920>
  40c2fc:	bl	401910 <abort@plt>
  40c300:	ldur	w0, [x29, #-4]
  40c304:	ldp	x29, x30, [sp, #64]
  40c308:	add	sp, sp, #0x50
  40c30c:	ret
  40c310:	sub	sp, sp, #0x50
  40c314:	stp	x29, x30, [sp, #64]
  40c318:	add	x29, sp, #0x40
  40c31c:	mov	w8, #0x19f                 	// #415
  40c320:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40c324:	add	x9, x9, #0x8ea
  40c328:	stur	x0, [x29, #-16]
  40c32c:	stur	x1, [x29, #-24]
  40c330:	stur	w2, [x29, #-28]
  40c334:	ldur	x10, [x29, #-16]
  40c338:	ldur	x0, [x29, #-24]
  40c33c:	str	w8, [sp, #28]
  40c340:	str	x9, [sp, #16]
  40c344:	str	x10, [sp, #8]
  40c348:	bl	40f73c <sqrt@plt+0xdd5c>
  40c34c:	str	w0, [sp, #32]
  40c350:	ldr	w8, [sp, #32]
  40c354:	cmp	w8, #0x0
  40c358:	cset	w8, ge  // ge = tcont
  40c35c:	and	w0, w8, #0x1
  40c360:	ldr	w1, [sp, #28]
  40c364:	ldr	x2, [sp, #16]
  40c368:	bl	40514c <sqrt@plt+0x376c>
  40c36c:	ldr	w8, [sp, #32]
  40c370:	ldr	x9, [sp, #8]
  40c374:	ldr	w11, [x9, #72]
  40c378:	cmp	w8, w11
  40c37c:	b.ge	40c3d4 <sqrt@plt+0xa9f4>  // b.tcont
  40c380:	ldr	x8, [sp, #8]
  40c384:	ldr	x9, [x8, #64]
  40c388:	ldrsw	x10, [sp, #32]
  40c38c:	ldr	w11, [x9, x10, lsl #2]
  40c390:	cmp	w11, #0x0
  40c394:	cset	w11, lt  // lt = tstop
  40c398:	tbnz	w11, #0, 40c3d4 <sqrt@plt+0xa9f4>
  40c39c:	ldr	x8, [sp, #8]
  40c3a0:	ldr	x9, [x8, #80]
  40c3a4:	ldr	x10, [x8, #64]
  40c3a8:	ldrsw	x11, [sp, #32]
  40c3ac:	ldrsw	x10, [x10, x11, lsl #2]
  40c3b0:	mov	x11, #0x28                  	// #40
  40c3b4:	mul	x10, x11, x10
  40c3b8:	add	x9, x9, x10
  40c3bc:	ldr	w1, [x9, #16]
  40c3c0:	ldur	w2, [x29, #-28]
  40c3c4:	mov	x0, x8
  40c3c8:	bl	40f76c <sqrt@plt+0xdd8c>
  40c3cc:	stur	w0, [x29, #-4]
  40c3d0:	b	40c3f0 <sqrt@plt+0xaa10>
  40c3d4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c3d8:	add	x8, x8, #0xad8
  40c3dc:	ldr	w9, [x8]
  40c3e0:	cbz	w9, 40c3ec <sqrt@plt+0xaa0c>
  40c3e4:	stur	wzr, [x29, #-4]
  40c3e8:	b	40c3f0 <sqrt@plt+0xaa10>
  40c3ec:	bl	401910 <abort@plt>
  40c3f0:	ldur	w0, [x29, #-4]
  40c3f4:	ldp	x29, x30, [sp, #64]
  40c3f8:	add	sp, sp, #0x50
  40c3fc:	ret
  40c400:	sub	sp, sp, #0x50
  40c404:	stp	x29, x30, [sp, #64]
  40c408:	add	x29, sp, #0x40
  40c40c:	mov	w8, #0x1ae                 	// #430
  40c410:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40c414:	add	x9, x9, #0x8ea
  40c418:	stur	x0, [x29, #-16]
  40c41c:	stur	x1, [x29, #-24]
  40c420:	stur	w2, [x29, #-28]
  40c424:	ldur	x10, [x29, #-16]
  40c428:	ldur	x0, [x29, #-24]
  40c42c:	str	w8, [sp, #28]
  40c430:	str	x9, [sp, #16]
  40c434:	str	x10, [sp, #8]
  40c438:	bl	40f73c <sqrt@plt+0xdd5c>
  40c43c:	str	w0, [sp, #32]
  40c440:	ldr	w8, [sp, #32]
  40c444:	cmp	w8, #0x0
  40c448:	cset	w8, ge  // ge = tcont
  40c44c:	and	w0, w8, #0x1
  40c450:	ldr	w1, [sp, #28]
  40c454:	ldr	x2, [sp, #16]
  40c458:	bl	40514c <sqrt@plt+0x376c>
  40c45c:	ldr	w8, [sp, #32]
  40c460:	ldr	x9, [sp, #8]
  40c464:	ldr	w11, [x9, #72]
  40c468:	cmp	w8, w11
  40c46c:	b.ge	40c4c4 <sqrt@plt+0xaae4>  // b.tcont
  40c470:	ldr	x8, [sp, #8]
  40c474:	ldr	x9, [x8, #64]
  40c478:	ldrsw	x10, [sp, #32]
  40c47c:	ldr	w11, [x9, x10, lsl #2]
  40c480:	cmp	w11, #0x0
  40c484:	cset	w11, lt  // lt = tstop
  40c488:	tbnz	w11, #0, 40c4c4 <sqrt@plt+0xaae4>
  40c48c:	ldr	x8, [sp, #8]
  40c490:	ldr	x9, [x8, #80]
  40c494:	ldr	x10, [x8, #64]
  40c498:	ldrsw	x11, [sp, #32]
  40c49c:	ldrsw	x10, [x10, x11, lsl #2]
  40c4a0:	mov	x11, #0x28                  	// #40
  40c4a4:	mul	x10, x11, x10
  40c4a8:	add	x9, x9, x10
  40c4ac:	ldr	w1, [x9, #24]
  40c4b0:	ldur	w2, [x29, #-28]
  40c4b4:	mov	x0, x8
  40c4b8:	bl	40f76c <sqrt@plt+0xdd8c>
  40c4bc:	stur	w0, [x29, #-4]
  40c4c0:	b	40c4e0 <sqrt@plt+0xab00>
  40c4c4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c4c8:	add	x8, x8, #0xad8
  40c4cc:	ldr	w9, [x8]
  40c4d0:	cbz	w9, 40c4dc <sqrt@plt+0xaafc>
  40c4d4:	stur	wzr, [x29, #-4]
  40c4d8:	b	40c4e0 <sqrt@plt+0xab00>
  40c4dc:	bl	401910 <abort@plt>
  40c4e0:	ldur	w0, [x29, #-4]
  40c4e4:	ldp	x29, x30, [sp, #64]
  40c4e8:	add	sp, sp, #0x50
  40c4ec:	ret
  40c4f0:	sub	sp, sp, #0x50
  40c4f4:	stp	x29, x30, [sp, #64]
  40c4f8:	add	x29, sp, #0x40
  40c4fc:	mov	w8, #0x1bd                 	// #445
  40c500:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40c504:	add	x9, x9, #0x8ea
  40c508:	stur	x0, [x29, #-16]
  40c50c:	stur	x1, [x29, #-24]
  40c510:	stur	w2, [x29, #-28]
  40c514:	ldur	x10, [x29, #-16]
  40c518:	ldur	x0, [x29, #-24]
  40c51c:	str	w8, [sp, #28]
  40c520:	str	x9, [sp, #16]
  40c524:	str	x10, [sp, #8]
  40c528:	bl	40f73c <sqrt@plt+0xdd5c>
  40c52c:	str	w0, [sp, #32]
  40c530:	ldr	w8, [sp, #32]
  40c534:	cmp	w8, #0x0
  40c538:	cset	w8, ge  // ge = tcont
  40c53c:	and	w0, w8, #0x1
  40c540:	ldr	w1, [sp, #28]
  40c544:	ldr	x2, [sp, #16]
  40c548:	bl	40514c <sqrt@plt+0x376c>
  40c54c:	ldr	w8, [sp, #32]
  40c550:	ldr	x9, [sp, #8]
  40c554:	ldr	w11, [x9, #72]
  40c558:	cmp	w8, w11
  40c55c:	b.ge	40c5b4 <sqrt@plt+0xabd4>  // b.tcont
  40c560:	ldr	x8, [sp, #8]
  40c564:	ldr	x9, [x8, #64]
  40c568:	ldrsw	x10, [sp, #32]
  40c56c:	ldr	w11, [x9, x10, lsl #2]
  40c570:	cmp	w11, #0x0
  40c574:	cset	w11, lt  // lt = tstop
  40c578:	tbnz	w11, #0, 40c5b4 <sqrt@plt+0xabd4>
  40c57c:	ldr	x8, [sp, #8]
  40c580:	ldr	x9, [x8, #80]
  40c584:	ldr	x10, [x8, #64]
  40c588:	ldrsw	x11, [sp, #32]
  40c58c:	ldrsw	x10, [x10, x11, lsl #2]
  40c590:	mov	x11, #0x28                  	// #40
  40c594:	mul	x10, x11, x10
  40c598:	add	x9, x9, x10
  40c59c:	ldr	w1, [x9, #20]
  40c5a0:	ldur	w2, [x29, #-28]
  40c5a4:	mov	x0, x8
  40c5a8:	bl	40f76c <sqrt@plt+0xdd8c>
  40c5ac:	stur	w0, [x29, #-4]
  40c5b0:	b	40c5d0 <sqrt@plt+0xabf0>
  40c5b4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c5b8:	add	x8, x8, #0xad8
  40c5bc:	ldr	w9, [x8]
  40c5c0:	cbz	w9, 40c5cc <sqrt@plt+0xabec>
  40c5c4:	stur	wzr, [x29, #-4]
  40c5c8:	b	40c5d0 <sqrt@plt+0xabf0>
  40c5cc:	bl	401910 <abort@plt>
  40c5d0:	ldur	w0, [x29, #-4]
  40c5d4:	ldp	x29, x30, [sp, #64]
  40c5d8:	add	sp, sp, #0x50
  40c5dc:	ret
  40c5e0:	sub	sp, sp, #0x50
  40c5e4:	stp	x29, x30, [sp, #64]
  40c5e8:	add	x29, sp, #0x40
  40c5ec:	mov	w8, #0x1cc                 	// #460
  40c5f0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40c5f4:	add	x9, x9, #0x8ea
  40c5f8:	stur	x0, [x29, #-16]
  40c5fc:	stur	x1, [x29, #-24]
  40c600:	stur	w2, [x29, #-28]
  40c604:	ldur	x10, [x29, #-16]
  40c608:	ldur	x0, [x29, #-24]
  40c60c:	str	w8, [sp, #28]
  40c610:	str	x9, [sp, #16]
  40c614:	str	x10, [sp, #8]
  40c618:	bl	40f73c <sqrt@plt+0xdd5c>
  40c61c:	str	w0, [sp, #32]
  40c620:	ldr	w8, [sp, #32]
  40c624:	cmp	w8, #0x0
  40c628:	cset	w8, ge  // ge = tcont
  40c62c:	and	w0, w8, #0x1
  40c630:	ldr	w1, [sp, #28]
  40c634:	ldr	x2, [sp, #16]
  40c638:	bl	40514c <sqrt@plt+0x376c>
  40c63c:	ldr	w8, [sp, #32]
  40c640:	ldr	x9, [sp, #8]
  40c644:	ldr	w11, [x9, #72]
  40c648:	cmp	w8, w11
  40c64c:	b.ge	40c6a4 <sqrt@plt+0xacc4>  // b.tcont
  40c650:	ldr	x8, [sp, #8]
  40c654:	ldr	x9, [x8, #64]
  40c658:	ldrsw	x10, [sp, #32]
  40c65c:	ldr	w11, [x9, x10, lsl #2]
  40c660:	cmp	w11, #0x0
  40c664:	cset	w11, lt  // lt = tstop
  40c668:	tbnz	w11, #0, 40c6a4 <sqrt@plt+0xacc4>
  40c66c:	ldr	x8, [sp, #8]
  40c670:	ldr	x9, [x8, #80]
  40c674:	ldr	x10, [x8, #64]
  40c678:	ldrsw	x11, [sp, #32]
  40c67c:	ldrsw	x10, [x10, x11, lsl #2]
  40c680:	mov	x11, #0x28                  	// #40
  40c684:	mul	x10, x11, x10
  40c688:	add	x9, x9, x10
  40c68c:	ldr	w1, [x9, #28]
  40c690:	ldur	w2, [x29, #-28]
  40c694:	mov	x0, x8
  40c698:	bl	40f76c <sqrt@plt+0xdd8c>
  40c69c:	stur	w0, [x29, #-4]
  40c6a0:	b	40c6c0 <sqrt@plt+0xace0>
  40c6a4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40c6a8:	add	x8, x8, #0xad8
  40c6ac:	ldr	w9, [x8]
  40c6b0:	cbz	w9, 40c6bc <sqrt@plt+0xacdc>
  40c6b4:	stur	wzr, [x29, #-4]
  40c6b8:	b	40c6c0 <sqrt@plt+0xace0>
  40c6bc:	bl	401910 <abort@plt>
  40c6c0:	ldur	w0, [x29, #-4]
  40c6c4:	ldp	x29, x30, [sp, #64]
  40c6c8:	add	sp, sp, #0x50
  40c6cc:	ret
  40c6d0:	sub	sp, sp, #0x30
  40c6d4:	stp	x29, x30, [sp, #32]
  40c6d8:	add	x29, sp, #0x20
  40c6dc:	mov	w8, #0x1da                 	// #474
  40c6e0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40c6e4:	add	x2, x2, #0x8ea
  40c6e8:	stur	x0, [x29, #-8]
  40c6ec:	stur	w1, [x29, #-12]
  40c6f0:	ldur	x9, [x29, #-8]
  40c6f4:	ldur	w10, [x29, #-12]
  40c6f8:	cmp	w10, #0x0
  40c6fc:	cset	w10, ge  // ge = tcont
  40c700:	and	w0, w10, #0x1
  40c704:	mov	w1, w8
  40c708:	str	x9, [sp, #8]
  40c70c:	bl	40514c <sqrt@plt+0x376c>
  40c710:	ldur	w8, [x29, #-12]
  40c714:	cmp	w8, #0x3e8
  40c718:	b.ne	40c728 <sqrt@plt+0xad48>  // b.any
  40c71c:	ldr	x8, [sp, #8]
  40c720:	str	wzr, [x8, #56]
  40c724:	b	40c734 <sqrt@plt+0xad54>
  40c728:	ldur	w8, [x29, #-12]
  40c72c:	ldr	x9, [sp, #8]
  40c730:	str	w8, [x9, #56]
  40c734:	ldp	x29, x30, [sp, #32]
  40c738:	add	sp, sp, #0x30
  40c73c:	ret
  40c740:	sub	sp, sp, #0x10
  40c744:	str	x0, [sp, #8]
  40c748:	ldr	x8, [sp, #8]
  40c74c:	ldr	w0, [x8, #56]
  40c750:	add	sp, sp, #0x10
  40c754:	ret
  40c758:	sub	sp, sp, #0x20
  40c75c:	stp	x29, x30, [sp, #16]
  40c760:	add	x29, sp, #0x10
  40c764:	str	x0, [sp, #8]
  40c768:	str	w1, [sp, #4]
  40c76c:	ldr	x8, [sp, #8]
  40c770:	ldr	w1, [x8, #24]
  40c774:	ldr	w2, [sp, #4]
  40c778:	mov	x0, x8
  40c77c:	bl	40f76c <sqrt@plt+0xdd8c>
  40c780:	ldp	x29, x30, [sp, #16]
  40c784:	add	sp, sp, #0x20
  40c788:	ret
  40c78c:	sub	sp, sp, #0x30
  40c790:	str	x0, [sp, #40]
  40c794:	str	x1, [sp, #32]
  40c798:	str	x2, [sp, #24]
  40c79c:	str	w3, [sp, #20]
  40c7a0:	str	x4, [sp, #8]
  40c7a4:	ldr	x8, [sp, #40]
  40c7a8:	ldr	x9, [sp, #32]
  40c7ac:	str	x9, [x8]
  40c7b0:	ldr	x9, [sp, #24]
  40c7b4:	str	x9, [x8, #8]
  40c7b8:	ldr	w10, [sp, #20]
  40c7bc:	str	w10, [x8, #16]
  40c7c0:	ldr	x9, [sp, #8]
  40c7c4:	str	x9, [x8, #24]
  40c7c8:	add	sp, sp, #0x30
  40c7cc:	ret
  40c7d0:	sub	sp, sp, #0x60
  40c7d4:	stp	x29, x30, [sp, #80]
  40c7d8:	add	x29, sp, #0x50
  40c7dc:	stur	x0, [x29, #-8]
  40c7e0:	stur	x1, [x29, #-16]
  40c7e4:	stur	x2, [x29, #-24]
  40c7e8:	stur	w3, [x29, #-28]
  40c7ec:	ldur	x8, [x29, #-8]
  40c7f0:	ldr	x9, [x8, #16]
  40c7f4:	str	x8, [sp, #16]
  40c7f8:	cbnz	x9, 40c84c <sqrt@plt+0xae6c>
  40c7fc:	mov	x0, #0xfb8                 	// #4024
  40c800:	bl	401630 <_Znam@plt>
  40c804:	ldr	x8, [sp, #16]
  40c808:	str	x0, [x8, #16]
  40c80c:	stur	wzr, [x29, #-32]
  40c810:	ldur	w8, [x29, #-32]
  40c814:	cmp	w8, #0x1f7
  40c818:	b.ge	40c84c <sqrt@plt+0xae6c>  // b.tcont
  40c81c:	ldr	x8, [sp, #16]
  40c820:	ldr	x9, [x8, #16]
  40c824:	ldursw	x10, [x29, #-32]
  40c828:	mov	x11, #0x8                   	// #8
  40c82c:	mul	x10, x11, x10
  40c830:	add	x9, x9, x10
  40c834:	mov	x10, xzr
  40c838:	str	x10, [x9]
  40c83c:	ldur	w8, [x29, #-32]
  40c840:	add	w8, w8, #0x1
  40c844:	stur	w8, [x29, #-32]
  40c848:	b	40c810 <sqrt@plt+0xae30>
  40c84c:	ldr	x8, [sp, #16]
  40c850:	ldr	x9, [x8, #16]
  40c854:	ldur	x0, [x29, #-16]
  40c858:	ldur	x1, [x29, #-24]
  40c85c:	str	x9, [sp, #8]
  40c860:	bl	40f814 <sqrt@plt+0xde34>
  40c864:	mov	w1, w0
  40c868:	sxtw	x8, w1
  40c86c:	mov	x9, #0x8                   	// #8
  40c870:	mul	x8, x9, x8
  40c874:	ldr	x9, [sp, #8]
  40c878:	add	x8, x9, x8
  40c87c:	str	x8, [sp, #40]
  40c880:	mov	x0, #0x20                  	// #32
  40c884:	bl	4139f4 <_Znwm@@Base>
  40c888:	ldur	x1, [x29, #-16]
  40c88c:	ldur	x2, [x29, #-24]
  40c890:	ldur	w3, [x29, #-28]
  40c894:	ldr	x8, [sp, #40]
  40c898:	ldr	x4, [x8]
  40c89c:	str	x0, [sp]
  40c8a0:	adrp	x8, 40c000 <sqrt@plt+0xa620>
  40c8a4:	add	x8, x8, #0x78c
  40c8a8:	blr	x8
  40c8ac:	b	40c8b0 <sqrt@plt+0xaed0>
  40c8b0:	ldr	x8, [sp, #40]
  40c8b4:	ldr	x9, [sp]
  40c8b8:	str	x9, [x8]
  40c8bc:	ldp	x29, x30, [sp, #80]
  40c8c0:	add	sp, sp, #0x60
  40c8c4:	ret
  40c8c8:	str	x0, [sp, #32]
  40c8cc:	str	w1, [sp, #28]
  40c8d0:	ldr	x0, [sp]
  40c8d4:	bl	413acc <_ZdlPv@@Base>
  40c8d8:	ldr	x0, [sp, #32]
  40c8dc:	bl	401970 <_Unwind_Resume@plt>
  40c8e0:	sub	sp, sp, #0x50
  40c8e4:	stp	x29, x30, [sp, #64]
  40c8e8:	add	x29, sp, #0x40
  40c8ec:	stur	x0, [x29, #-16]
  40c8f0:	stur	x1, [x29, #-24]
  40c8f4:	str	x2, [sp, #32]
  40c8f8:	str	w3, [sp, #28]
  40c8fc:	ldur	x8, [x29, #-16]
  40c900:	ldr	x9, [x8, #16]
  40c904:	str	x8, [sp, #8]
  40c908:	cbz	x9, 40c9a0 <sqrt@plt+0xafc0>
  40c90c:	ldr	x8, [sp, #8]
  40c910:	ldr	x9, [x8, #16]
  40c914:	ldur	x0, [x29, #-24]
  40c918:	ldr	x1, [sp, #32]
  40c91c:	str	x9, [sp]
  40c920:	bl	40f814 <sqrt@plt+0xde34>
  40c924:	mov	w1, w0
  40c928:	sxtw	x8, w1
  40c92c:	mov	x9, #0x8                   	// #8
  40c930:	mul	x8, x9, x8
  40c934:	ldr	x9, [sp]
  40c938:	add	x8, x9, x8
  40c93c:	ldr	x8, [x8]
  40c940:	str	x8, [sp, #16]
  40c944:	ldr	x8, [sp, #16]
  40c948:	cbz	x8, 40c9a0 <sqrt@plt+0xafc0>
  40c94c:	ldur	x8, [x29, #-24]
  40c950:	ldr	x9, [sp, #16]
  40c954:	ldr	x9, [x9]
  40c958:	cmp	x8, x9
  40c95c:	b.ne	40c990 <sqrt@plt+0xafb0>  // b.any
  40c960:	ldr	x8, [sp, #32]
  40c964:	ldr	x9, [sp, #16]
  40c968:	ldr	x9, [x9, #8]
  40c96c:	cmp	x8, x9
  40c970:	b.ne	40c990 <sqrt@plt+0xafb0>  // b.any
  40c974:	ldr	x8, [sp, #16]
  40c978:	ldr	w1, [x8, #16]
  40c97c:	ldr	w2, [sp, #28]
  40c980:	ldr	x0, [sp, #8]
  40c984:	bl	40f76c <sqrt@plt+0xdd8c>
  40c988:	stur	w0, [x29, #-4]
  40c98c:	b	40c9a4 <sqrt@plt+0xafc4>
  40c990:	ldr	x8, [sp, #16]
  40c994:	ldr	x8, [x8, #24]
  40c998:	str	x8, [sp, #16]
  40c99c:	b	40c944 <sqrt@plt+0xaf64>
  40c9a0:	stur	wzr, [x29, #-4]
  40c9a4:	ldur	w0, [x29, #-4]
  40c9a8:	ldp	x29, x30, [sp, #64]
  40c9ac:	add	sp, sp, #0x50
  40c9b0:	ret
  40c9b4:	sub	sp, sp, #0x10
  40c9b8:	str	x0, [sp, #8]
  40c9bc:	str	w1, [sp, #4]
  40c9c0:	ldr	x8, [sp, #8]
  40c9c4:	ldr	w9, [sp, #4]
  40c9c8:	ldr	w10, [x8, #8]
  40c9cc:	and	w0, w9, w10
  40c9d0:	add	sp, sp, #0x10
  40c9d4:	ret
  40c9d8:	sub	sp, sp, #0x40
  40c9dc:	stp	x29, x30, [sp, #48]
  40c9e0:	add	x29, sp, #0x30
  40c9e4:	mov	w8, #0x215                 	// #533
  40c9e8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40c9ec:	add	x2, x2, #0x8ea
  40c9f0:	stur	x0, [x29, #-16]
  40c9f4:	str	x1, [sp, #24]
  40c9f8:	ldur	x9, [x29, #-16]
  40c9fc:	ldr	x0, [sp, #24]
  40ca00:	str	w8, [sp, #16]
  40ca04:	str	x2, [sp, #8]
  40ca08:	str	x9, [sp]
  40ca0c:	bl	40f73c <sqrt@plt+0xdd5c>
  40ca10:	str	w0, [sp, #20]
  40ca14:	ldr	w8, [sp, #20]
  40ca18:	cmp	w8, #0x0
  40ca1c:	cset	w8, ge  // ge = tcont
  40ca20:	and	w0, w8, #0x1
  40ca24:	ldr	w1, [sp, #16]
  40ca28:	ldr	x2, [sp, #8]
  40ca2c:	bl	40514c <sqrt@plt+0x376c>
  40ca30:	ldr	w8, [sp, #20]
  40ca34:	ldr	x9, [sp]
  40ca38:	ldr	w10, [x9, #72]
  40ca3c:	cmp	w8, w10
  40ca40:	b.ge	40ca88 <sqrt@plt+0xb0a8>  // b.tcont
  40ca44:	ldr	x8, [sp]
  40ca48:	ldr	x9, [x8, #64]
  40ca4c:	ldrsw	x10, [sp, #20]
  40ca50:	ldr	w11, [x9, x10, lsl #2]
  40ca54:	cmp	w11, #0x0
  40ca58:	cset	w11, lt  // lt = tstop
  40ca5c:	tbnz	w11, #0, 40ca88 <sqrt@plt+0xb0a8>
  40ca60:	ldr	x8, [sp]
  40ca64:	ldr	x9, [x8, #80]
  40ca68:	ldr	x10, [x8, #64]
  40ca6c:	ldrsw	x11, [sp, #20]
  40ca70:	ldrsw	x10, [x10, x11, lsl #2]
  40ca74:	mov	x11, #0x28                  	// #40
  40ca78:	mul	x10, x11, x10
  40ca7c:	ldrb	w12, [x9, x10]
  40ca80:	stur	w12, [x29, #-4]
  40ca84:	b	40caa4 <sqrt@plt+0xb0c4>
  40ca88:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ca8c:	add	x8, x8, #0xad8
  40ca90:	ldr	w9, [x8]
  40ca94:	cbz	w9, 40caa0 <sqrt@plt+0xb0c0>
  40ca98:	stur	wzr, [x29, #-4]
  40ca9c:	b	40caa4 <sqrt@plt+0xb0c4>
  40caa0:	bl	401910 <abort@plt>
  40caa4:	ldur	w0, [x29, #-4]
  40caa8:	ldp	x29, x30, [sp, #48]
  40caac:	add	sp, sp, #0x40
  40cab0:	ret
  40cab4:	sub	sp, sp, #0x10
  40cab8:	str	x0, [sp, #8]
  40cabc:	ldr	x8, [sp, #8]
  40cac0:	ldr	x0, [x8, #32]
  40cac4:	add	sp, sp, #0x10
  40cac8:	ret
  40cacc:	sub	sp, sp, #0x10
  40cad0:	str	x0, [sp, #8]
  40cad4:	ldr	x8, [sp, #8]
  40cad8:	ldr	x0, [x8, #40]
  40cadc:	add	sp, sp, #0x10
  40cae0:	ret
  40cae4:	sub	sp, sp, #0x40
  40cae8:	stp	x29, x30, [sp, #48]
  40caec:	add	x29, sp, #0x30
  40caf0:	mov	w8, #0x245                 	// #581
  40caf4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40caf8:	add	x2, x2, #0x8ea
  40cafc:	stur	x0, [x29, #-16]
  40cb00:	str	x1, [sp, #24]
  40cb04:	ldur	x9, [x29, #-16]
  40cb08:	ldr	x0, [sp, #24]
  40cb0c:	str	w8, [sp, #16]
  40cb10:	str	x2, [sp, #8]
  40cb14:	str	x9, [sp]
  40cb18:	bl	40f73c <sqrt@plt+0xdd5c>
  40cb1c:	str	w0, [sp, #20]
  40cb20:	ldr	w8, [sp, #20]
  40cb24:	cmp	w8, #0x0
  40cb28:	cset	w8, ge  // ge = tcont
  40cb2c:	and	w0, w8, #0x1
  40cb30:	ldr	w1, [sp, #16]
  40cb34:	ldr	x2, [sp, #8]
  40cb38:	bl	40514c <sqrt@plt+0x376c>
  40cb3c:	ldr	w8, [sp, #20]
  40cb40:	ldr	x9, [sp]
  40cb44:	ldr	w10, [x9, #72]
  40cb48:	cmp	w8, w10
  40cb4c:	b.ge	40cb98 <sqrt@plt+0xb1b8>  // b.tcont
  40cb50:	ldr	x8, [sp]
  40cb54:	ldr	x9, [x8, #64]
  40cb58:	ldrsw	x10, [sp, #20]
  40cb5c:	ldr	w11, [x9, x10, lsl #2]
  40cb60:	cmp	w11, #0x0
  40cb64:	cset	w11, lt  // lt = tstop
  40cb68:	tbnz	w11, #0, 40cb98 <sqrt@plt+0xb1b8>
  40cb6c:	ldr	x8, [sp]
  40cb70:	ldr	x9, [x8, #80]
  40cb74:	ldr	x10, [x8, #64]
  40cb78:	ldrsw	x11, [sp, #20]
  40cb7c:	ldrsw	x10, [x10, x11, lsl #2]
  40cb80:	mov	x11, #0x28                  	// #40
  40cb84:	mul	x10, x11, x10
  40cb88:	add	x9, x9, x10
  40cb8c:	ldr	x9, [x9, #32]
  40cb90:	stur	x9, [x29, #-8]
  40cb94:	b	40cbb8 <sqrt@plt+0xb1d8>
  40cb98:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40cb9c:	add	x8, x8, #0xad8
  40cba0:	ldr	w9, [x8]
  40cba4:	cbz	w9, 40cbb4 <sqrt@plt+0xb1d4>
  40cba8:	mov	x8, xzr
  40cbac:	stur	x8, [x29, #-8]
  40cbb0:	b	40cbb8 <sqrt@plt+0xb1d8>
  40cbb4:	bl	401910 <abort@plt>
  40cbb8:	ldur	x0, [x29, #-8]
  40cbbc:	ldp	x29, x30, [sp, #48]
  40cbc0:	add	sp, sp, #0x40
  40cbc4:	ret
  40cbc8:	sub	sp, sp, #0x10
  40cbcc:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40cbd0:	add	x8, x8, #0xae0
  40cbd4:	str	x0, [sp, #8]
  40cbd8:	ldr	x0, [x8]
  40cbdc:	add	sp, sp, #0x10
  40cbe0:	ret
  40cbe4:	sub	sp, sp, #0x50
  40cbe8:	stp	x29, x30, [sp, #64]
  40cbec:	add	x29, sp, #0x40
  40cbf0:	stur	x0, [x29, #-8]
  40cbf4:	stur	w1, [x29, #-12]
  40cbf8:	ldur	x8, [x29, #-8]
  40cbfc:	ldr	w9, [x8, #72]
  40cc00:	str	x8, [sp, #16]
  40cc04:	cbnz	w9, 40cca0 <sqrt@plt+0xb2c0>
  40cc08:	mov	w8, #0x80                  	// #128
  40cc0c:	ldr	x9, [sp, #16]
  40cc10:	str	w8, [x9, #72]
  40cc14:	ldur	w8, [x29, #-12]
  40cc18:	ldr	w10, [x9, #72]
  40cc1c:	cmp	w8, w10
  40cc20:	b.lt	40cc34 <sqrt@plt+0xb254>  // b.tstop
  40cc24:	ldur	w8, [x29, #-12]
  40cc28:	add	w8, w8, #0xa
  40cc2c:	ldr	x9, [sp, #16]
  40cc30:	str	w8, [x9, #72]
  40cc34:	ldr	x8, [sp, #16]
  40cc38:	ldrsw	x9, [x8, #72]
  40cc3c:	mov	x10, #0x4                   	// #4
  40cc40:	mul	x11, x9, x10
  40cc44:	umulh	x9, x9, x10
  40cc48:	mov	x10, #0xffffffffffffffff    	// #-1
  40cc4c:	cmp	x9, #0x0
  40cc50:	csel	x0, x10, x11, ne  // ne = any
  40cc54:	bl	401630 <_Znam@plt>
  40cc58:	ldr	x8, [sp, #16]
  40cc5c:	str	x0, [x8, #64]
  40cc60:	stur	wzr, [x29, #-16]
  40cc64:	ldur	w8, [x29, #-16]
  40cc68:	ldr	x9, [sp, #16]
  40cc6c:	ldr	w10, [x9, #72]
  40cc70:	cmp	w8, w10
  40cc74:	b.ge	40cc9c <sqrt@plt+0xb2bc>  // b.tcont
  40cc78:	ldr	x8, [sp, #16]
  40cc7c:	ldr	x9, [x8, #64]
  40cc80:	ldursw	x10, [x29, #-16]
  40cc84:	mov	w11, #0xffffffff            	// #-1
  40cc88:	str	w11, [x9, x10, lsl #2]
  40cc8c:	ldur	w8, [x29, #-16]
  40cc90:	add	w8, w8, #0x1
  40cc94:	stur	w8, [x29, #-16]
  40cc98:	b	40cc64 <sqrt@plt+0xb284>
  40cc9c:	b	40cd80 <sqrt@plt+0xb3a0>
  40cca0:	ldr	x8, [sp, #16]
  40cca4:	ldr	w9, [x8, #72]
  40cca8:	stur	w9, [x29, #-20]
  40ccac:	ldr	w9, [x8, #72]
  40ccb0:	mov	w10, #0x2                   	// #2
  40ccb4:	mul	w9, w9, w10
  40ccb8:	str	w9, [x8, #72]
  40ccbc:	ldur	w9, [x29, #-12]
  40ccc0:	ldr	w10, [x8, #72]
  40ccc4:	cmp	w9, w10
  40ccc8:	b.lt	40ccdc <sqrt@plt+0xb2fc>  // b.tstop
  40cccc:	ldur	w8, [x29, #-12]
  40ccd0:	add	w8, w8, #0xa
  40ccd4:	ldr	x9, [sp, #16]
  40ccd8:	str	w8, [x9, #72]
  40ccdc:	ldr	x8, [sp, #16]
  40cce0:	ldr	x9, [x8, #64]
  40cce4:	str	x9, [sp, #32]
  40cce8:	ldrsw	x9, [x8, #72]
  40ccec:	mov	x10, #0x4                   	// #4
  40ccf0:	mul	x11, x9, x10
  40ccf4:	umulh	x9, x9, x10
  40ccf8:	mov	x12, #0xffffffffffffffff    	// #-1
  40ccfc:	cmp	x9, #0x0
  40cd00:	csel	x0, x12, x11, ne  // ne = any
  40cd04:	str	x10, [sp, #8]
  40cd08:	bl	401630 <_Znam@plt>
  40cd0c:	ldr	x8, [sp, #16]
  40cd10:	str	x0, [x8, #64]
  40cd14:	ldr	x0, [x8, #64]
  40cd18:	ldr	x1, [sp, #32]
  40cd1c:	ldursw	x9, [x29, #-20]
  40cd20:	ldr	x10, [sp, #8]
  40cd24:	mul	x2, x10, x9
  40cd28:	bl	401650 <memcpy@plt>
  40cd2c:	ldur	w13, [x29, #-20]
  40cd30:	str	w13, [sp, #28]
  40cd34:	ldr	w8, [sp, #28]
  40cd38:	ldr	x9, [sp, #16]
  40cd3c:	ldr	w10, [x9, #72]
  40cd40:	cmp	w8, w10
  40cd44:	b.ge	40cd6c <sqrt@plt+0xb38c>  // b.tcont
  40cd48:	ldr	x8, [sp, #16]
  40cd4c:	ldr	x9, [x8, #64]
  40cd50:	ldrsw	x10, [sp, #28]
  40cd54:	mov	w11, #0xffffffff            	// #-1
  40cd58:	str	w11, [x9, x10, lsl #2]
  40cd5c:	ldr	w8, [sp, #28]
  40cd60:	add	w8, w8, #0x1
  40cd64:	str	w8, [sp, #28]
  40cd68:	b	40cd34 <sqrt@plt+0xb354>
  40cd6c:	ldr	x8, [sp, #32]
  40cd70:	str	x8, [sp]
  40cd74:	cbz	x8, 40cd80 <sqrt@plt+0xb3a0>
  40cd78:	ldr	x0, [sp]
  40cd7c:	bl	401860 <_ZdaPv@plt>
  40cd80:	ldp	x29, x30, [sp, #64]
  40cd84:	add	sp, sp, #0x50
  40cd88:	ret
  40cd8c:	sub	sp, sp, #0x40
  40cd90:	stp	x29, x30, [sp, #48]
  40cd94:	add	x29, sp, #0x30
  40cd98:	stur	x0, [x29, #-8]
  40cd9c:	ldur	x8, [x29, #-8]
  40cda0:	ldr	x9, [x8, #80]
  40cda4:	str	x8, [sp, #16]
  40cda8:	cbnz	x9, 40cdcc <sqrt@plt+0xb3ec>
  40cdac:	mov	w8, #0x10                  	// #16
  40cdb0:	ldr	x9, [sp, #16]
  40cdb4:	str	w8, [x9, #92]
  40cdb8:	mov	x0, #0x280                 	// #640
  40cdbc:	bl	401630 <_Znam@plt>
  40cdc0:	ldr	x9, [sp, #16]
  40cdc4:	str	x0, [x9, #80]
  40cdc8:	b	40ce48 <sqrt@plt+0xb468>
  40cdcc:	ldr	x8, [sp, #16]
  40cdd0:	ldr	w9, [x8, #92]
  40cdd4:	stur	w9, [x29, #-12]
  40cdd8:	ldr	w9, [x8, #92]
  40cddc:	mov	w10, #0x2                   	// #2
  40cde0:	mul	w9, w9, w10
  40cde4:	str	w9, [x8, #92]
  40cde8:	ldr	x11, [x8, #80]
  40cdec:	str	x11, [sp, #24]
  40cdf0:	ldrsw	x11, [x8, #92]
  40cdf4:	mov	x12, #0x28                  	// #40
  40cdf8:	mul	x13, x11, x12
  40cdfc:	umulh	x11, x11, x12
  40ce00:	mov	x14, #0xffffffffffffffff    	// #-1
  40ce04:	cmp	x11, #0x0
  40ce08:	csel	x0, x14, x13, ne  // ne = any
  40ce0c:	str	x12, [sp, #8]
  40ce10:	bl	401630 <_Znam@plt>
  40ce14:	ldr	x8, [sp, #16]
  40ce18:	str	x0, [x8, #80]
  40ce1c:	ldr	x0, [x8, #80]
  40ce20:	ldr	x1, [sp, #24]
  40ce24:	ldursw	x11, [x29, #-12]
  40ce28:	ldr	x12, [sp, #8]
  40ce2c:	mul	x2, x11, x12
  40ce30:	bl	401650 <memcpy@plt>
  40ce34:	ldr	x8, [sp, #24]
  40ce38:	str	x8, [sp]
  40ce3c:	cbz	x8, 40ce48 <sqrt@plt+0xb468>
  40ce40:	ldr	x0, [sp]
  40ce44:	bl	401860 <_ZdaPv@plt>
  40ce48:	ldp	x29, x30, [sp, #48]
  40ce4c:	add	sp, sp, #0x40
  40ce50:	ret
  40ce54:	sub	sp, sp, #0x60
  40ce58:	stp	x29, x30, [sp, #80]
  40ce5c:	add	x29, sp, #0x50
  40ce60:	stur	x0, [x29, #-8]
  40ce64:	ldur	x8, [x29, #-8]
  40ce68:	ldr	w9, [x8, #72]
  40ce6c:	subs	w9, w9, #0x1
  40ce70:	stur	w9, [x29, #-12]
  40ce74:	str	x8, [sp, #40]
  40ce78:	ldur	w8, [x29, #-12]
  40ce7c:	cmp	w8, #0x0
  40ce80:	cset	w8, lt  // lt = tstop
  40ce84:	tbnz	w8, #0, 40ceb8 <sqrt@plt+0xb4d8>
  40ce88:	ldr	x8, [sp, #40]
  40ce8c:	ldr	x9, [x8, #64]
  40ce90:	ldursw	x10, [x29, #-12]
  40ce94:	ldr	w11, [x9, x10, lsl #2]
  40ce98:	cmp	w11, #0x0
  40ce9c:	cset	w11, lt  // lt = tstop
  40cea0:	tbnz	w11, #0, 40cea8 <sqrt@plt+0xb4c8>
  40cea4:	b	40ceb8 <sqrt@plt+0xb4d8>
  40cea8:	ldur	w8, [x29, #-12]
  40ceac:	subs	w8, w8, #0x1
  40ceb0:	stur	w8, [x29, #-12]
  40ceb4:	b	40ce78 <sqrt@plt+0xb498>
  40ceb8:	ldur	w8, [x29, #-12]
  40cebc:	add	w8, w8, #0x1
  40cec0:	stur	w8, [x29, #-12]
  40cec4:	ldur	w8, [x29, #-12]
  40cec8:	ldr	x9, [sp, #40]
  40cecc:	ldr	w10, [x9, #72]
  40ced0:	cmp	w8, w10
  40ced4:	b.ge	40cf48 <sqrt@plt+0xb568>  // b.tcont
  40ced8:	ldr	x8, [sp, #40]
  40cedc:	ldr	x9, [x8, #64]
  40cee0:	stur	x9, [x29, #-24]
  40cee4:	ldursw	x9, [x29, #-12]
  40cee8:	mov	x10, #0x4                   	// #4
  40ceec:	mul	x11, x9, x10
  40cef0:	umulh	x9, x9, x10
  40cef4:	mov	x12, #0xffffffffffffffff    	// #-1
  40cef8:	cmp	x9, #0x0
  40cefc:	csel	x0, x12, x11, ne  // ne = any
  40cf00:	str	x10, [sp, #32]
  40cf04:	bl	401630 <_Znam@plt>
  40cf08:	ldr	x8, [sp, #40]
  40cf0c:	str	x0, [x8, #64]
  40cf10:	ldr	x0, [x8, #64]
  40cf14:	ldur	x1, [x29, #-24]
  40cf18:	ldursw	x9, [x29, #-12]
  40cf1c:	ldr	x10, [sp, #32]
  40cf20:	mul	x2, x9, x10
  40cf24:	bl	401650 <memcpy@plt>
  40cf28:	ldur	x8, [x29, #-24]
  40cf2c:	str	x8, [sp, #24]
  40cf30:	cbz	x8, 40cf3c <sqrt@plt+0xb55c>
  40cf34:	ldr	x0, [sp, #24]
  40cf38:	bl	401860 <_ZdaPv@plt>
  40cf3c:	ldur	w8, [x29, #-12]
  40cf40:	ldr	x9, [sp, #40]
  40cf44:	str	w8, [x9, #72]
  40cf48:	ldr	x8, [sp, #40]
  40cf4c:	ldr	w9, [x8, #88]
  40cf50:	ldr	w10, [x8, #92]
  40cf54:	cmp	w9, w10
  40cf58:	b.ge	40cfcc <sqrt@plt+0xb5ec>  // b.tcont
  40cf5c:	ldr	x8, [sp, #40]
  40cf60:	ldr	x9, [x8, #80]
  40cf64:	stur	x9, [x29, #-32]
  40cf68:	ldrsw	x9, [x8, #88]
  40cf6c:	mov	x10, #0x28                  	// #40
  40cf70:	mul	x11, x9, x10
  40cf74:	umulh	x9, x9, x10
  40cf78:	mov	x12, #0xffffffffffffffff    	// #-1
  40cf7c:	cmp	x9, #0x0
  40cf80:	csel	x0, x12, x11, ne  // ne = any
  40cf84:	str	x10, [sp, #16]
  40cf88:	bl	401630 <_Znam@plt>
  40cf8c:	ldr	x8, [sp, #40]
  40cf90:	str	x0, [x8, #80]
  40cf94:	ldr	x0, [x8, #80]
  40cf98:	ldur	x1, [x29, #-32]
  40cf9c:	ldrsw	x9, [x8, #88]
  40cfa0:	ldr	x10, [sp, #16]
  40cfa4:	mul	x2, x9, x10
  40cfa8:	bl	401650 <memcpy@plt>
  40cfac:	ldur	x8, [x29, #-32]
  40cfb0:	str	x8, [sp, #8]
  40cfb4:	cbz	x8, 40cfc0 <sqrt@plt+0xb5e0>
  40cfb8:	ldr	x0, [sp, #8]
  40cfbc:	bl	401860 <_ZdaPv@plt>
  40cfc0:	ldr	x8, [sp, #40]
  40cfc4:	ldr	w9, [x8, #88]
  40cfc8:	str	w9, [x8, #92]
  40cfcc:	ldp	x29, x30, [sp, #80]
  40cfd0:	add	sp, sp, #0x60
  40cfd4:	ret
  40cfd8:	sub	sp, sp, #0x40
  40cfdc:	stp	x29, x30, [sp, #48]
  40cfe0:	add	x29, sp, #0x30
  40cfe4:	mov	w8, #0x296                 	// #662
  40cfe8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40cfec:	add	x9, x9, #0x8ea
  40cff0:	stur	x0, [x29, #-8]
  40cff4:	stur	x1, [x29, #-16]
  40cff8:	str	x2, [sp, #24]
  40cffc:	ldur	x10, [x29, #-8]
  40d000:	ldur	x0, [x29, #-16]
  40d004:	str	w8, [sp, #16]
  40d008:	str	x9, [sp, #8]
  40d00c:	str	x10, [sp]
  40d010:	bl	40f73c <sqrt@plt+0xdd5c>
  40d014:	str	w0, [sp, #20]
  40d018:	ldr	w8, [sp, #20]
  40d01c:	cmp	w8, #0x0
  40d020:	cset	w8, ge  // ge = tcont
  40d024:	and	w0, w8, #0x1
  40d028:	ldr	w1, [sp, #16]
  40d02c:	ldr	x2, [sp, #8]
  40d030:	bl	40514c <sqrt@plt+0x376c>
  40d034:	ldr	w8, [sp, #20]
  40d038:	ldr	x9, [sp]
  40d03c:	ldr	w11, [x9, #72]
  40d040:	cmp	w8, w11
  40d044:	b.lt	40d054 <sqrt@plt+0xb674>  // b.tstop
  40d048:	ldr	w1, [sp, #20]
  40d04c:	ldr	x0, [sp]
  40d050:	bl	40cbe4 <sqrt@plt+0xb204>
  40d054:	ldr	w8, [sp, #20]
  40d058:	ldr	x9, [sp]
  40d05c:	ldr	w10, [x9, #72]
  40d060:	cmp	w8, w10
  40d064:	cset	w8, lt  // lt = tstop
  40d068:	and	w0, w8, #0x1
  40d06c:	mov	w1, #0x299                 	// #665
  40d070:	ldr	x2, [sp, #8]
  40d074:	bl	40514c <sqrt@plt+0x376c>
  40d078:	ldr	x9, [sp]
  40d07c:	ldr	w8, [x9, #88]
  40d080:	add	w8, w8, #0x1
  40d084:	ldr	w10, [x9, #92]
  40d088:	cmp	w8, w10
  40d08c:	b.lt	40d098 <sqrt@plt+0xb6b8>  // b.tstop
  40d090:	ldr	x0, [sp]
  40d094:	bl	40cd8c <sqrt@plt+0xb3ac>
  40d098:	ldr	x8, [sp]
  40d09c:	ldr	w9, [x8, #88]
  40d0a0:	add	w9, w9, #0x1
  40d0a4:	ldr	w10, [x8, #92]
  40d0a8:	cmp	w9, w10
  40d0ac:	cset	w9, lt  // lt = tstop
  40d0b0:	and	w0, w9, #0x1
  40d0b4:	mov	w1, #0x29c                 	// #668
  40d0b8:	ldr	x2, [sp, #8]
  40d0bc:	bl	40514c <sqrt@plt+0x376c>
  40d0c0:	ldr	x8, [sp]
  40d0c4:	ldr	w9, [x8, #88]
  40d0c8:	ldr	x11, [x8, #64]
  40d0cc:	ldrsw	x12, [sp, #20]
  40d0d0:	str	w9, [x11, x12, lsl #2]
  40d0d4:	ldr	x1, [sp, #24]
  40d0d8:	ldr	x11, [x8, #80]
  40d0dc:	ldrsw	x12, [x8, #88]
  40d0e0:	mov	w9, w12
  40d0e4:	add	w9, w9, #0x1
  40d0e8:	str	w9, [x8, #88]
  40d0ec:	mov	x13, #0x28                  	// #40
  40d0f0:	mul	x12, x13, x12
  40d0f4:	add	x0, x11, x12
  40d0f8:	mov	x2, #0x28                  	// #40
  40d0fc:	bl	401650 <memcpy@plt>
  40d100:	ldp	x29, x30, [sp, #48]
  40d104:	add	sp, sp, #0x40
  40d108:	ret
  40d10c:	sub	sp, sp, #0x40
  40d110:	stp	x29, x30, [sp, #48]
  40d114:	add	x29, sp, #0x30
  40d118:	stur	x0, [x29, #-8]
  40d11c:	stur	x1, [x29, #-16]
  40d120:	str	x2, [sp, #24]
  40d124:	ldur	x8, [x29, #-8]
  40d128:	ldur	x0, [x29, #-16]
  40d12c:	str	x8, [sp, #8]
  40d130:	bl	40f73c <sqrt@plt+0xdd5c>
  40d134:	str	w0, [sp, #20]
  40d138:	ldr	x0, [sp, #24]
  40d13c:	bl	40f73c <sqrt@plt+0xdd5c>
  40d140:	str	w0, [sp, #16]
  40d144:	ldr	w9, [sp, #20]
  40d148:	cmp	w9, #0x0
  40d14c:	cset	w9, lt  // lt = tstop
  40d150:	mov	w10, #0x0                   	// #0
  40d154:	str	w10, [sp, #4]
  40d158:	tbnz	w9, #0, 40d18c <sqrt@plt+0xb7ac>
  40d15c:	ldr	w8, [sp, #16]
  40d160:	cmp	w8, #0x0
  40d164:	cset	w8, lt  // lt = tstop
  40d168:	mov	w9, #0x0                   	// #0
  40d16c:	str	w9, [sp, #4]
  40d170:	tbnz	w8, #0, 40d18c <sqrt@plt+0xb7ac>
  40d174:	ldr	w8, [sp, #16]
  40d178:	ldr	x9, [sp, #8]
  40d17c:	ldr	w10, [x9, #72]
  40d180:	cmp	w8, w10
  40d184:	cset	w8, lt  // lt = tstop
  40d188:	str	w8, [sp, #4]
  40d18c:	ldr	w8, [sp, #4]
  40d190:	and	w0, w8, #0x1
  40d194:	mov	w1, #0x2a5                 	// #677
  40d198:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40d19c:	add	x2, x2, #0x8ea
  40d1a0:	bl	40514c <sqrt@plt+0x376c>
  40d1a4:	ldr	w8, [sp, #20]
  40d1a8:	ldr	x9, [sp, #8]
  40d1ac:	ldr	w10, [x9, #72]
  40d1b0:	cmp	w8, w10
  40d1b4:	b.lt	40d1c4 <sqrt@plt+0xb7e4>  // b.tstop
  40d1b8:	ldr	w1, [sp, #20]
  40d1bc:	ldr	x0, [sp, #8]
  40d1c0:	bl	40cbe4 <sqrt@plt+0xb204>
  40d1c4:	ldr	x8, [sp, #8]
  40d1c8:	ldr	x9, [x8, #64]
  40d1cc:	ldrsw	x10, [sp, #16]
  40d1d0:	ldr	w11, [x9, x10, lsl #2]
  40d1d4:	ldr	x9, [x8, #64]
  40d1d8:	ldrsw	x10, [sp, #20]
  40d1dc:	str	w11, [x9, x10, lsl #2]
  40d1e0:	ldp	x29, x30, [sp, #48]
  40d1e4:	add	sp, sp, #0x40
  40d1e8:	ret
  40d1ec:	sub	sp, sp, #0x60
  40d1f0:	stp	x29, x30, [sp, #80]
  40d1f4:	add	x29, sp, #0x50
  40d1f8:	mov	x8, #0x68                  	// #104
  40d1fc:	adrp	x9, 40b000 <sqrt@plt+0x9620>
  40d200:	add	x9, x9, #0x694
  40d204:	stur	x0, [x29, #-16]
  40d208:	stur	x1, [x29, #-24]
  40d20c:	stur	w2, [x29, #-28]
  40d210:	mov	x0, x8
  40d214:	str	x9, [sp, #16]
  40d218:	bl	4139f4 <_Znwm@@Base>
  40d21c:	ldur	x1, [x29, #-16]
  40d220:	str	x0, [sp, #8]
  40d224:	ldr	x8, [sp, #16]
  40d228:	blr	x8
  40d22c:	b	40d230 <sqrt@plt+0xb850>
  40d230:	ldr	x8, [sp, #8]
  40d234:	str	x8, [sp, #40]
  40d238:	ldr	x0, [sp, #40]
  40d23c:	ldur	x1, [x29, #-24]
  40d240:	ldur	w2, [x29, #-28]
  40d244:	bl	40d2ac <sqrt@plt+0xb8cc>
  40d248:	cbnz	w0, 40d28c <sqrt@plt+0xb8ac>
  40d24c:	ldr	x8, [sp, #40]
  40d250:	str	x8, [sp]
  40d254:	cbz	x8, 40d26c <sqrt@plt+0xb88c>
  40d258:	ldr	x8, [sp]
  40d25c:	ldr	x9, [x8]
  40d260:	ldr	x9, [x9, #8]
  40d264:	mov	x0, x8
  40d268:	blr	x9
  40d26c:	mov	x8, xzr
  40d270:	stur	x8, [x29, #-8]
  40d274:	b	40d294 <sqrt@plt+0xb8b4>
  40d278:	str	x0, [sp, #32]
  40d27c:	str	w1, [sp, #28]
  40d280:	ldr	x0, [sp, #8]
  40d284:	bl	413acc <_ZdlPv@@Base>
  40d288:	b	40d2a4 <sqrt@plt+0xb8c4>
  40d28c:	ldr	x8, [sp, #40]
  40d290:	stur	x8, [x29, #-8]
  40d294:	ldur	x0, [x29, #-8]
  40d298:	ldp	x29, x30, [sp, #80]
  40d29c:	add	sp, sp, #0x60
  40d2a0:	ret
  40d2a4:	ldr	x0, [sp, #32]
  40d2a8:	bl	401970 <_Unwind_Resume@plt>
  40d2ac:	stp	x29, x30, [sp, #-32]!
  40d2b0:	str	x28, [sp, #16]
  40d2b4:	mov	x29, sp
  40d2b8:	sub	sp, sp, #0x290
  40d2bc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40d2c0:	add	x8, x8, #0x924
  40d2c4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40d2c8:	add	x9, x9, #0x968
  40d2cc:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40d2d0:	add	x10, x10, #0xa80
  40d2d4:	adrp	x11, 415000 <_ZdlPvm@@Base+0x1508>
  40d2d8:	add	x11, x11, #0x9b0
  40d2dc:	adrp	x12, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40d2e0:	add	x12, x12, #0xad8
  40d2e4:	stur	x0, [x29, #-16]
  40d2e8:	stur	x1, [x29, #-24]
  40d2ec:	stur	w2, [x29, #-28]
  40d2f0:	ldur	x13, [x29, #-16]
  40d2f4:	ldr	x0, [x13, #32]
  40d2f8:	mov	x1, x8
  40d2fc:	str	x9, [sp, #160]
  40d300:	str	x10, [sp, #152]
  40d304:	str	x11, [sp, #144]
  40d308:	str	x12, [sp, #136]
  40d30c:	str	x13, [sp, #128]
  40d310:	bl	4018a0 <strcmp@plt>
  40d314:	cbnz	w0, 40d350 <sqrt@plt+0xb970>
  40d318:	ldur	x8, [x29, #-24]
  40d31c:	cbz	x8, 40d330 <sqrt@plt+0xb950>
  40d320:	ldur	x8, [x29, #-24]
  40d324:	mov	w9, #0x1                   	// #1
  40d328:	str	w9, [x8]
  40d32c:	b	40d348 <sqrt@plt+0xb968>
  40d330:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40d334:	add	x0, x0, #0x929
  40d338:	ldr	x1, [sp, #152]
  40d33c:	ldr	x2, [sp, #152]
  40d340:	ldr	x3, [sp, #152]
  40d344:	bl	40acf0 <sqrt@plt+0x9310>
  40d348:	stur	wzr, [x29, #-4]
  40d34c:	b	40e114 <sqrt@plt+0xc734>
  40d350:	ldr	x8, [sp, #128]
  40d354:	ldr	x0, [x8, #32]
  40d358:	sub	x1, x29, #0x28
  40d35c:	bl	40f8d4 <sqrt@plt+0xdef4>
  40d360:	stur	x0, [x29, #-48]
  40d364:	cbnz	x0, 40d3b8 <sqrt@plt+0xb9d8>
  40d368:	ldur	x8, [x29, #-24]
  40d36c:	cbz	x8, 40d380 <sqrt@plt+0xb9a0>
  40d370:	ldur	x8, [x29, #-24]
  40d374:	mov	w9, #0x1                   	// #1
  40d378:	str	w9, [x8]
  40d37c:	b	40d3b0 <sqrt@plt+0xb9d0>
  40d380:	ldr	x8, [sp, #128]
  40d384:	ldr	x1, [x8, #32]
  40d388:	sub	x9, x29, #0x40
  40d38c:	mov	x0, x9
  40d390:	str	x9, [sp, #120]
  40d394:	bl	40a918 <sqrt@plt+0x8f38>
  40d398:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40d39c:	add	x0, x0, #0x94e
  40d3a0:	ldr	x1, [sp, #120]
  40d3a4:	ldr	x2, [sp, #152]
  40d3a8:	ldr	x3, [sp, #152]
  40d3ac:	bl	40acf0 <sqrt@plt+0x9310>
  40d3b0:	stur	wzr, [x29, #-4]
  40d3b4:	b	40e114 <sqrt@plt+0xc734>
  40d3b8:	ldur	x1, [x29, #-48]
  40d3bc:	ldur	x2, [x29, #-40]
  40d3c0:	sub	x0, x29, #0x68
  40d3c4:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40d3c8:	add	x8, x8, #0x140
  40d3cc:	blr	x8
  40d3d0:	mov	w9, #0x1                   	// #1
  40d3d4:	stur	w9, [x29, #-80]
  40d3d8:	ldur	w9, [x29, #-28]
  40d3dc:	stur	w9, [x29, #-76]
  40d3e0:	sub	x0, x29, #0x68
  40d3e4:	bl	40b1ec <sqrt@plt+0x980c>
  40d3e8:	str	w0, [sp, #116]
  40d3ec:	b	40d3f0 <sqrt@plt+0xba10>
  40d3f0:	ldr	w8, [sp, #116]
  40d3f4:	cbnz	w8, 40d420 <sqrt@plt+0xba40>
  40d3f8:	mov	x8, xzr
  40d3fc:	stur	x8, [x29, #-112]
  40d400:	b	40d864 <sqrt@plt+0xbe84>
  40d404:	stur	x0, [x29, #-120]
  40d408:	stur	w1, [x29, #-124]
  40d40c:	sub	x0, x29, #0x68
  40d410:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40d414:	add	x8, x8, #0x188
  40d418:	blr	x8
  40d41c:	b	40e128 <sqrt@plt+0xc748>
  40d420:	sub	x8, x29, #0x68
  40d424:	ldr	x0, [x8, #32]
  40d428:	ldr	x1, [sp, #160]
  40d42c:	bl	401750 <strtok@plt>
  40d430:	stur	x0, [x29, #-112]
  40d434:	ldur	x0, [x29, #-112]
  40d438:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d43c:	add	x1, x1, #0x949
  40d440:	bl	4018a0 <strcmp@plt>
  40d444:	cbnz	w0, 40d44c <sqrt@plt+0xba6c>
  40d448:	b	40d860 <sqrt@plt+0xbe80>
  40d44c:	ldur	x0, [x29, #-112]
  40d450:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d454:	add	x1, x1, #0x96d
  40d458:	bl	4018a0 <strcmp@plt>
  40d45c:	cbnz	w0, 40d4e4 <sqrt@plt+0xbb04>
  40d460:	mov	x8, xzr
  40d464:	mov	x0, x8
  40d468:	ldr	x1, [sp, #160]
  40d46c:	bl	401750 <strtok@plt>
  40d470:	stur	x0, [x29, #-112]
  40d474:	ldur	x8, [x29, #-112]
  40d478:	cbz	x8, 40d4a4 <sqrt@plt+0xbac4>
  40d47c:	ldur	x0, [x29, #-112]
  40d480:	ldr	x1, [sp, #144]
  40d484:	sub	x2, x29, #0x80
  40d488:	bl	401820 <__isoc99_sscanf@plt>
  40d48c:	cmp	w0, #0x1
  40d490:	b.ne	40d4a4 <sqrt@plt+0xbac4>  // b.any
  40d494:	ldur	w8, [x29, #-128]
  40d498:	cmp	w8, #0x0
  40d49c:	cset	w8, gt
  40d4a0:	tbnz	w8, #0, 40d4d4 <sqrt@plt+0xbaf4>
  40d4a4:	sub	x0, x29, #0x68
  40d4a8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d4ac:	add	x1, x1, #0x978
  40d4b0:	ldr	x2, [sp, #152]
  40d4b4:	ldr	x3, [sp, #152]
  40d4b8:	ldr	x4, [sp, #152]
  40d4bc:	bl	40b408 <sqrt@plt+0x9a28>
  40d4c0:	b	40d4c4 <sqrt@plt+0xbae4>
  40d4c4:	stur	wzr, [x29, #-4]
  40d4c8:	mov	w8, #0x1                   	// #1
  40d4cc:	stur	w8, [x29, #-132]
  40d4d0:	b	40e104 <sqrt@plt+0xc724>
  40d4d4:	ldur	w8, [x29, #-128]
  40d4d8:	ldr	x9, [sp, #128]
  40d4dc:	str	w8, [x9, #24]
  40d4e0:	b	40d860 <sqrt@plt+0xbe80>
  40d4e4:	ldur	x0, [x29, #-112]
  40d4e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d4ec:	add	x1, x1, #0x99e
  40d4f0:	bl	4018a0 <strcmp@plt>
  40d4f4:	cbnz	w0, 40d5bc <sqrt@plt+0xbbdc>
  40d4f8:	mov	x8, xzr
  40d4fc:	mov	x0, x8
  40d500:	ldr	x1, [sp, #160]
  40d504:	bl	401750 <strtok@plt>
  40d508:	stur	x0, [x29, #-112]
  40d50c:	ldur	x8, [x29, #-112]
  40d510:	cbz	x8, 40d56c <sqrt@plt+0xbb8c>
  40d514:	ldur	x0, [x29, #-112]
  40d518:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d51c:	add	x1, x1, #0x9a4
  40d520:	sub	x2, x29, #0x90
  40d524:	bl	401820 <__isoc99_sscanf@plt>
  40d528:	cmp	w0, #0x1
  40d52c:	b.ne	40d56c <sqrt@plt+0xbb8c>  // b.any
  40d530:	ldur	d0, [x29, #-144]
  40d534:	mov	x8, #0x800000000000        	// #140737488355328
  40d538:	movk	x8, #0x4056, lsl #48
  40d53c:	fmov	d1, x8
  40d540:	fcmp	d0, d1
  40d544:	cset	w9, ge  // ge = tcont
  40d548:	tbnz	w9, #0, 40d56c <sqrt@plt+0xbb8c>
  40d54c:	ldur	d0, [x29, #-144]
  40d550:	mov	x8, #0x800000000000        	// #140737488355328
  40d554:	movk	x8, #0xc056, lsl #48
  40d558:	fmov	d1, x8
  40d55c:	fcmp	d0, d1
  40d560:	cset	w9, ls  // ls = plast
  40d564:	tbnz	w9, #0, 40d56c <sqrt@plt+0xbb8c>
  40d568:	b	40d5ac <sqrt@plt+0xbbcc>
  40d56c:	ldur	x1, [x29, #-112]
  40d570:	sub	x0, x29, #0xa0
  40d574:	bl	40a918 <sqrt@plt+0x8f38>
  40d578:	b	40d57c <sqrt@plt+0xbb9c>
  40d57c:	sub	x0, x29, #0x68
  40d580:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d584:	add	x1, x1, #0x9a8
  40d588:	sub	x2, x29, #0xa0
  40d58c:	ldr	x3, [sp, #152]
  40d590:	ldr	x4, [sp, #152]
  40d594:	bl	40b408 <sqrt@plt+0x9a28>
  40d598:	b	40d59c <sqrt@plt+0xbbbc>
  40d59c:	stur	wzr, [x29, #-4]
  40d5a0:	mov	w8, #0x1                   	// #1
  40d5a4:	stur	w8, [x29, #-132]
  40d5a8:	b	40e104 <sqrt@plt+0xc724>
  40d5ac:	ldur	x8, [x29, #-144]
  40d5b0:	ldr	x9, [sp, #128]
  40d5b4:	str	x8, [x9, #48]
  40d5b8:	b	40d860 <sqrt@plt+0xbe80>
  40d5bc:	ldur	x0, [x29, #-112]
  40d5c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d5c4:	add	x1, x1, #0x9c9
  40d5c8:	bl	4018a0 <strcmp@plt>
  40d5cc:	cbnz	w0, 40d714 <sqrt@plt+0xbd34>
  40d5d0:	mov	x8, xzr
  40d5d4:	mov	x0, x8
  40d5d8:	ldr	x1, [sp, #160]
  40d5dc:	bl	401750 <strtok@plt>
  40d5e0:	stur	x0, [x29, #-112]
  40d5e4:	ldur	x8, [x29, #-112]
  40d5e8:	cbz	x8, 40d600 <sqrt@plt+0xbc20>
  40d5ec:	ldur	x0, [x29, #-112]
  40d5f0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  40d5f4:	add	x1, x1, #0x9a8
  40d5f8:	bl	4018a0 <strcmp@plt>
  40d5fc:	cbnz	w0, 40d604 <sqrt@plt+0xbc24>
  40d600:	b	40d710 <sqrt@plt+0xbd30>
  40d604:	ldur	x0, [x29, #-112]
  40d608:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d60c:	add	x1, x1, #0x713
  40d610:	bl	4018a0 <strcmp@plt>
  40d614:	cbnz	w0, 40d62c <sqrt@plt+0xbc4c>
  40d618:	ldr	x8, [sp, #128]
  40d61c:	ldr	w9, [x8, #8]
  40d620:	orr	w9, w9, #0x1
  40d624:	str	w9, [x8, #8]
  40d628:	b	40d70c <sqrt@plt+0xbd2c>
  40d62c:	ldur	x0, [x29, #-112]
  40d630:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d634:	add	x1, x1, #0x9d4
  40d638:	bl	4018a0 <strcmp@plt>
  40d63c:	cbnz	w0, 40d654 <sqrt@plt+0xbc74>
  40d640:	ldr	x8, [sp, #128]
  40d644:	ldr	w9, [x8, #8]
  40d648:	orr	w9, w9, #0x2
  40d64c:	str	w9, [x8, #8]
  40d650:	b	40d70c <sqrt@plt+0xbd2c>
  40d654:	ldur	x0, [x29, #-112]
  40d658:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d65c:	add	x1, x1, #0x9d8
  40d660:	bl	4018a0 <strcmp@plt>
  40d664:	cbnz	w0, 40d67c <sqrt@plt+0xbc9c>
  40d668:	ldr	x8, [sp, #128]
  40d66c:	ldr	w9, [x8, #8]
  40d670:	orr	w9, w9, #0x4
  40d674:	str	w9, [x8, #8]
  40d678:	b	40d70c <sqrt@plt+0xbd2c>
  40d67c:	ldur	x0, [x29, #-112]
  40d680:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d684:	add	x1, x1, #0x9d3
  40d688:	bl	4018a0 <strcmp@plt>
  40d68c:	cbnz	w0, 40d6a4 <sqrt@plt+0xbcc4>
  40d690:	ldr	x8, [sp, #128]
  40d694:	ldr	w9, [x8, #8]
  40d698:	orr	w9, w9, #0x8
  40d69c:	str	w9, [x8, #8]
  40d6a0:	b	40d70c <sqrt@plt+0xbd2c>
  40d6a4:	ldur	x0, [x29, #-112]
  40d6a8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d6ac:	add	x1, x1, #0x9d7
  40d6b0:	bl	4018a0 <strcmp@plt>
  40d6b4:	cbnz	w0, 40d6cc <sqrt@plt+0xbcec>
  40d6b8:	ldr	x8, [sp, #128]
  40d6bc:	ldr	w9, [x8, #8]
  40d6c0:	orr	w9, w9, #0x10
  40d6c4:	str	w9, [x8, #8]
  40d6c8:	b	40d70c <sqrt@plt+0xbd2c>
  40d6cc:	ldur	x1, [x29, #-112]
  40d6d0:	sub	x0, x29, #0xb0
  40d6d4:	bl	40a918 <sqrt@plt+0x8f38>
  40d6d8:	b	40d6dc <sqrt@plt+0xbcfc>
  40d6dc:	sub	x0, x29, #0x68
  40d6e0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d6e4:	add	x1, x1, #0x9db
  40d6e8:	sub	x2, x29, #0xb0
  40d6ec:	ldr	x3, [sp, #152]
  40d6f0:	ldr	x4, [sp, #152]
  40d6f4:	bl	40b408 <sqrt@plt+0x9a28>
  40d6f8:	b	40d6fc <sqrt@plt+0xbd1c>
  40d6fc:	stur	wzr, [x29, #-4]
  40d700:	mov	w8, #0x1                   	// #1
  40d704:	stur	w8, [x29, #-132]
  40d708:	b	40e104 <sqrt@plt+0xc724>
  40d70c:	b	40d5d0 <sqrt@plt+0xbbf0>
  40d710:	b	40d860 <sqrt@plt+0xbe80>
  40d714:	ldur	x0, [x29, #-112]
  40d718:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d71c:	add	x1, x1, #0x9f6
  40d720:	bl	4018a0 <strcmp@plt>
  40d724:	cbnz	w0, 40d7a8 <sqrt@plt+0xbdc8>
  40d728:	mov	x8, xzr
  40d72c:	mov	x0, x8
  40d730:	ldr	x1, [sp, #160]
  40d734:	bl	401750 <strtok@plt>
  40d738:	stur	x0, [x29, #-112]
  40d73c:	ldur	x8, [x29, #-112]
  40d740:	cbnz	x8, 40d774 <sqrt@plt+0xbd94>
  40d744:	sub	x0, x29, #0x68
  40d748:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d74c:	add	x1, x1, #0xa03
  40d750:	ldr	x2, [sp, #152]
  40d754:	ldr	x3, [sp, #152]
  40d758:	ldr	x4, [sp, #152]
  40d75c:	bl	40b408 <sqrt@plt+0x9a28>
  40d760:	b	40d764 <sqrt@plt+0xbd84>
  40d764:	stur	wzr, [x29, #-4]
  40d768:	mov	w8, #0x1                   	// #1
  40d76c:	stur	w8, [x29, #-132]
  40d770:	b	40e104 <sqrt@plt+0xc724>
  40d774:	ldur	x0, [x29, #-112]
  40d778:	bl	401690 <strlen@plt>
  40d77c:	add	x0, x0, #0x1
  40d780:	bl	401630 <_Znam@plt>
  40d784:	str	x0, [sp, #104]
  40d788:	b	40d78c <sqrt@plt+0xbdac>
  40d78c:	ldr	x8, [sp, #104]
  40d790:	ldr	x9, [sp, #128]
  40d794:	str	x8, [x9, #40]
  40d798:	ldr	x0, [x9, #40]
  40d79c:	ldur	x1, [x29, #-112]
  40d7a0:	bl	401740 <strcpy@plt>
  40d7a4:	b	40d860 <sqrt@plt+0xbe80>
  40d7a8:	ldur	x0, [x29, #-112]
  40d7ac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d7b0:	add	x1, x1, #0xdba
  40d7b4:	bl	4018a0 <strcmp@plt>
  40d7b8:	cbnz	w0, 40d7cc <sqrt@plt+0xbdec>
  40d7bc:	mov	w8, #0x1                   	// #1
  40d7c0:	ldr	x9, [sp, #128]
  40d7c4:	str	w8, [x9, #28]
  40d7c8:	b	40d860 <sqrt@plt+0xbe80>
  40d7cc:	ldur	x0, [x29, #-112]
  40d7d0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d7d4:	add	x1, x1, #0xa2c
  40d7d8:	bl	4018a0 <strcmp@plt>
  40d7dc:	cbz	w0, 40d85c <sqrt@plt+0xbe7c>
  40d7e0:	ldur	x0, [x29, #-112]
  40d7e4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d7e8:	add	x1, x1, #0xa36
  40d7ec:	bl	4018a0 <strcmp@plt>
  40d7f0:	cbz	w0, 40d85c <sqrt@plt+0xbe7c>
  40d7f4:	ldur	x8, [x29, #-112]
  40d7f8:	stur	x8, [x29, #-184]
  40d7fc:	mov	x8, xzr
  40d800:	mov	x0, x8
  40d804:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  40d808:	add	x1, x1, #0x1c
  40d80c:	bl	401750 <strtok@plt>
  40d810:	stur	x0, [x29, #-112]
  40d814:	ldur	x1, [x29, #-184]
  40d818:	ldur	x0, [x29, #-112]
  40d81c:	str	x1, [sp, #96]
  40d820:	bl	40e3bc <sqrt@plt+0xc9dc>
  40d824:	str	x0, [sp, #88]
  40d828:	b	40d82c <sqrt@plt+0xbe4c>
  40d82c:	sub	x8, x29, #0x68
  40d830:	ldr	x3, [x8, #8]
  40d834:	ldur	w4, [x29, #-88]
  40d838:	ldr	x8, [sp, #128]
  40d83c:	ldr	x9, [x8]
  40d840:	ldr	x9, [x9, #16]
  40d844:	mov	x0, x8
  40d848:	ldr	x1, [sp, #96]
  40d84c:	ldr	x2, [sp, #88]
  40d850:	blr	x9
  40d854:	b	40d858 <sqrt@plt+0xbe78>
  40d858:	b	40d860 <sqrt@plt+0xbe80>
  40d85c:	b	40d864 <sqrt@plt+0xbe84>
  40d860:	b	40d3e0 <sqrt@plt+0xba00>
  40d864:	stur	wzr, [x29, #-188]
  40d868:	ldur	x8, [x29, #-112]
  40d86c:	cbnz	x8, 40d8b0 <sqrt@plt+0xbed0>
  40d870:	ldr	x8, [sp, #136]
  40d874:	ldr	w9, [x8]
  40d878:	cbnz	w9, 40d8ac <sqrt@plt+0xbecc>
  40d87c:	sub	x0, x29, #0x68
  40d880:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d884:	add	x1, x1, #0xa3e
  40d888:	ldr	x2, [sp, #152]
  40d88c:	ldr	x3, [sp, #152]
  40d890:	ldr	x4, [sp, #152]
  40d894:	bl	40b408 <sqrt@plt+0x9a28>
  40d898:	b	40d89c <sqrt@plt+0xbebc>
  40d89c:	stur	wzr, [x29, #-4]
  40d8a0:	mov	w8, #0x1                   	// #1
  40d8a4:	stur	w8, [x29, #-132]
  40d8a8:	b	40e104 <sqrt@plt+0xc724>
  40d8ac:	b	40e008 <sqrt@plt+0xc628>
  40d8b0:	ldur	x8, [x29, #-112]
  40d8b4:	stur	x8, [x29, #-200]
  40d8b8:	stur	wzr, [x29, #-80]
  40d8bc:	ldur	x8, [x29, #-200]
  40d8c0:	cbz	x8, 40dffc <sqrt@plt+0xc61c>
  40d8c4:	ldur	x0, [x29, #-200]
  40d8c8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d8cc:	add	x1, x1, #0xa2c
  40d8d0:	bl	4018a0 <strcmp@plt>
  40d8d4:	cbnz	w0, 40da50 <sqrt@plt+0xc070>
  40d8d8:	ldur	w8, [x29, #-28]
  40d8dc:	cbz	w8, 40d8f0 <sqrt@plt+0xbf10>
  40d8e0:	mov	w8, #0x1                   	// #1
  40d8e4:	stur	w8, [x29, #-4]
  40d8e8:	stur	w8, [x29, #-132]
  40d8ec:	b	40e104 <sqrt@plt+0xc724>
  40d8f0:	sub	x0, x29, #0x68
  40d8f4:	bl	40b1ec <sqrt@plt+0x980c>
  40d8f8:	str	w0, [sp, #84]
  40d8fc:	b	40d900 <sqrt@plt+0xbf20>
  40d900:	ldr	w8, [sp, #84]
  40d904:	cbnz	w8, 40d914 <sqrt@plt+0xbf34>
  40d908:	mov	x8, xzr
  40d90c:	stur	x8, [x29, #-200]
  40d910:	b	40da4c <sqrt@plt+0xc06c>
  40d914:	sub	x8, x29, #0x68
  40d918:	ldr	x0, [x8, #32]
  40d91c:	ldr	x1, [sp, #160]
  40d920:	bl	401750 <strtok@plt>
  40d924:	stur	x0, [x29, #-208]
  40d928:	ldur	x8, [x29, #-208]
  40d92c:	cbnz	x8, 40d934 <sqrt@plt+0xbf54>
  40d930:	b	40d8f0 <sqrt@plt+0xbf10>
  40d934:	mov	x8, xzr
  40d938:	mov	x0, x8
  40d93c:	ldr	x1, [sp, #160]
  40d940:	bl	401750 <strtok@plt>
  40d944:	stur	x0, [x29, #-216]
  40d948:	ldur	x8, [x29, #-216]
  40d94c:	cbnz	x8, 40d95c <sqrt@plt+0xbf7c>
  40d950:	ldur	x8, [x29, #-208]
  40d954:	stur	x8, [x29, #-200]
  40d958:	b	40da4c <sqrt@plt+0xc06c>
  40d95c:	mov	x8, xzr
  40d960:	mov	x0, x8
  40d964:	ldr	x1, [sp, #160]
  40d968:	bl	401750 <strtok@plt>
  40d96c:	stur	x0, [x29, #-112]
  40d970:	ldur	x8, [x29, #-112]
  40d974:	cbnz	x8, 40d9a8 <sqrt@plt+0xbfc8>
  40d978:	sub	x0, x29, #0x68
  40d97c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d980:	add	x1, x1, #0xa56
  40d984:	ldr	x2, [sp, #152]
  40d988:	ldr	x3, [sp, #152]
  40d98c:	ldr	x4, [sp, #152]
  40d990:	bl	40b408 <sqrt@plt+0x9a28>
  40d994:	b	40d998 <sqrt@plt+0xbfb8>
  40d998:	stur	wzr, [x29, #-4]
  40d99c:	mov	w8, #0x1                   	// #1
  40d9a0:	stur	w8, [x29, #-132]
  40d9a4:	b	40e104 <sqrt@plt+0xc724>
  40d9a8:	ldur	x0, [x29, #-112]
  40d9ac:	ldr	x1, [sp, #144]
  40d9b0:	sub	x2, x29, #0xdc
  40d9b4:	bl	401820 <__isoc99_sscanf@plt>
  40d9b8:	cmp	w0, #0x1
  40d9bc:	b.eq	40da00 <sqrt@plt+0xc020>  // b.none
  40d9c0:	ldur	x1, [x29, #-112]
  40d9c4:	sub	x0, x29, #0xf0
  40d9c8:	bl	40a918 <sqrt@plt+0x8f38>
  40d9cc:	b	40d9d0 <sqrt@plt+0xbff0>
  40d9d0:	sub	x0, x29, #0x68
  40d9d4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40d9d8:	add	x1, x1, #0xa6a
  40d9dc:	sub	x2, x29, #0xf0
  40d9e0:	ldr	x3, [sp, #152]
  40d9e4:	ldr	x4, [sp, #152]
  40d9e8:	bl	40b408 <sqrt@plt+0x9a28>
  40d9ec:	b	40d9f0 <sqrt@plt+0xc010>
  40d9f0:	stur	wzr, [x29, #-4]
  40d9f4:	mov	w8, #0x1                   	// #1
  40d9f8:	stur	w8, [x29, #-132]
  40d9fc:	b	40e104 <sqrt@plt+0xc724>
  40da00:	ldur	x0, [x29, #-208]
  40da04:	bl	413690 <sqrt@plt+0x11cb0>
  40da08:	str	x0, [sp, #72]
  40da0c:	b	40da10 <sqrt@plt+0xc030>
  40da10:	ldr	x8, [sp, #72]
  40da14:	stur	x8, [x29, #-248]
  40da18:	ldur	x0, [x29, #-216]
  40da1c:	bl	413690 <sqrt@plt+0x11cb0>
  40da20:	str	x0, [sp, #64]
  40da24:	b	40da28 <sqrt@plt+0xc048>
  40da28:	ldr	x8, [sp, #64]
  40da2c:	stur	x8, [x29, #-256]
  40da30:	ldur	x1, [x29, #-248]
  40da34:	ldur	x2, [x29, #-256]
  40da38:	ldur	w3, [x29, #-220]
  40da3c:	ldr	x0, [sp, #128]
  40da40:	bl	40c7d0 <sqrt@plt+0xadf0>
  40da44:	b	40da48 <sqrt@plt+0xc068>
  40da48:	b	40d8f0 <sqrt@plt+0xbf10>
  40da4c:	b	40dff8 <sqrt@plt+0xc618>
  40da50:	ldur	x0, [x29, #-200]
  40da54:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40da58:	add	x1, x1, #0xa36
  40da5c:	bl	4018a0 <strcmp@plt>
  40da60:	cbnz	w0, 40dfb8 <sqrt@plt+0xc5d8>
  40da64:	ldur	w8, [x29, #-28]
  40da68:	cbz	w8, 40da7c <sqrt@plt+0xc09c>
  40da6c:	mov	w8, #0x1                   	// #1
  40da70:	stur	w8, [x29, #-4]
  40da74:	stur	w8, [x29, #-132]
  40da78:	b	40e104 <sqrt@plt+0xc724>
  40da7c:	mov	w8, #0x1                   	// #1
  40da80:	stur	w8, [x29, #-188]
  40da84:	mov	x9, xzr
  40da88:	str	x9, [sp, #392]
  40da8c:	sub	x0, x29, #0x68
  40da90:	bl	40b1ec <sqrt@plt+0x980c>
  40da94:	str	w0, [sp, #60]
  40da98:	b	40da9c <sqrt@plt+0xc0bc>
  40da9c:	ldr	w8, [sp, #60]
  40daa0:	cbnz	w8, 40dab0 <sqrt@plt+0xc0d0>
  40daa4:	mov	x8, xzr
  40daa8:	stur	x8, [x29, #-200]
  40daac:	b	40df7c <sqrt@plt+0xc59c>
  40dab0:	sub	x8, x29, #0x68
  40dab4:	ldr	x0, [x8, #32]
  40dab8:	ldr	x1, [sp, #160]
  40dabc:	bl	401750 <strtok@plt>
  40dac0:	str	x0, [sp, #384]
  40dac4:	ldr	x8, [sp, #384]
  40dac8:	cbnz	x8, 40dad0 <sqrt@plt+0xc0f0>
  40dacc:	b	40da8c <sqrt@plt+0xc0ac>
  40dad0:	mov	x8, xzr
  40dad4:	mov	x0, x8
  40dad8:	ldr	x1, [sp, #160]
  40dadc:	bl	401750 <strtok@plt>
  40dae0:	stur	x0, [x29, #-112]
  40dae4:	ldur	x8, [x29, #-112]
  40dae8:	cbnz	x8, 40daf8 <sqrt@plt+0xc118>
  40daec:	ldr	x8, [sp, #384]
  40daf0:	stur	x8, [x29, #-200]
  40daf4:	b	40df7c <sqrt@plt+0xc59c>
  40daf8:	ldur	x8, [x29, #-112]
  40dafc:	ldrb	w9, [x8]
  40db00:	cmp	w9, #0x22
  40db04:	b.ne	40dbb4 <sqrt@plt+0xc1d4>  // b.any
  40db08:	ldr	x8, [sp, #392]
  40db0c:	cbnz	x8, 40db40 <sqrt@plt+0xc160>
  40db10:	sub	x0, x29, #0x68
  40db14:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40db18:	add	x1, x1, #0xa7f
  40db1c:	ldr	x2, [sp, #152]
  40db20:	ldr	x3, [sp, #152]
  40db24:	ldr	x4, [sp, #152]
  40db28:	bl	40b408 <sqrt@plt+0x9a28>
  40db2c:	b	40db30 <sqrt@plt+0xc150>
  40db30:	stur	wzr, [x29, #-4]
  40db34:	mov	w8, #0x1                   	// #1
  40db38:	stur	w8, [x29, #-132]
  40db3c:	b	40e104 <sqrt@plt+0xc724>
  40db40:	ldr	x0, [sp, #384]
  40db44:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40db48:	add	x1, x1, #0xaa0
  40db4c:	bl	4018a0 <strcmp@plt>
  40db50:	cbnz	w0, 40db84 <sqrt@plt+0xc1a4>
  40db54:	sub	x0, x29, #0x68
  40db58:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40db5c:	add	x1, x1, #0xaa4
  40db60:	ldr	x2, [sp, #152]
  40db64:	ldr	x3, [sp, #152]
  40db68:	ldr	x4, [sp, #152]
  40db6c:	bl	40b408 <sqrt@plt+0x9a28>
  40db70:	b	40db74 <sqrt@plt+0xc194>
  40db74:	stur	wzr, [x29, #-4]
  40db78:	mov	w8, #0x1                   	// #1
  40db7c:	stur	w8, [x29, #-132]
  40db80:	b	40e104 <sqrt@plt+0xc724>
  40db84:	ldr	x0, [sp, #384]
  40db88:	bl	413690 <sqrt@plt+0x11cb0>
  40db8c:	str	x0, [sp, #48]
  40db90:	b	40db94 <sqrt@plt+0xc1b4>
  40db94:	ldr	x8, [sp, #48]
  40db98:	str	x8, [sp, #376]
  40db9c:	ldr	x1, [sp, #376]
  40dba0:	ldr	x2, [sp, #392]
  40dba4:	ldr	x0, [sp, #128]
  40dba8:	bl	40d10c <sqrt@plt+0xb72c>
  40dbac:	b	40dbb0 <sqrt@plt+0xc1d0>
  40dbb0:	b	40df78 <sqrt@plt+0xc598>
  40dbb4:	add	x8, sp, #0x150
  40dbb8:	str	wzr, [sp, #348]
  40dbbc:	str	wzr, [sp, #352]
  40dbc0:	str	wzr, [sp, #356]
  40dbc4:	str	wzr, [sp, #360]
  40dbc8:	str	wzr, [sp, #364]
  40dbcc:	ldur	x0, [x29, #-112]
  40dbd0:	add	x2, x8, #0x8
  40dbd4:	add	x3, x8, #0xc
  40dbd8:	add	x4, x8, #0x10
  40dbdc:	add	x5, x8, #0x18
  40dbe0:	add	x6, x8, #0x14
  40dbe4:	add	x7, x8, #0x1c
  40dbe8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dbec:	add	x1, x1, #0xaca
  40dbf0:	bl	401820 <__isoc99_sscanf@plt>
  40dbf4:	str	w0, [sp, #332]
  40dbf8:	ldr	w9, [sp, #332]
  40dbfc:	cmp	w9, #0x1
  40dc00:	b.ge	40dc44 <sqrt@plt+0xc264>  // b.tcont
  40dc04:	ldr	x1, [sp, #384]
  40dc08:	add	x0, sp, #0x138
  40dc0c:	bl	40a918 <sqrt@plt+0x8f38>
  40dc10:	b	40dc14 <sqrt@plt+0xc234>
  40dc14:	sub	x0, x29, #0x68
  40dc18:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dc1c:	add	x1, x1, #0xadc
  40dc20:	add	x2, sp, #0x138
  40dc24:	ldr	x3, [sp, #152]
  40dc28:	ldr	x4, [sp, #152]
  40dc2c:	bl	40b408 <sqrt@plt+0x9a28>
  40dc30:	b	40dc34 <sqrt@plt+0xc254>
  40dc34:	stur	wzr, [x29, #-4]
  40dc38:	mov	w8, #0x1                   	// #1
  40dc3c:	stur	w8, [x29, #-132]
  40dc40:	b	40e104 <sqrt@plt+0xc724>
  40dc44:	mov	x8, xzr
  40dc48:	mov	x0, x8
  40dc4c:	ldr	x1, [sp, #160]
  40dc50:	bl	401750 <strtok@plt>
  40dc54:	stur	x0, [x29, #-112]
  40dc58:	ldur	x8, [x29, #-112]
  40dc5c:	cbnz	x8, 40dca0 <sqrt@plt+0xc2c0>
  40dc60:	ldr	x1, [sp, #384]
  40dc64:	add	x0, sp, #0x128
  40dc68:	bl	40a918 <sqrt@plt+0x8f38>
  40dc6c:	b	40dc70 <sqrt@plt+0xc290>
  40dc70:	sub	x0, x29, #0x68
  40dc74:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dc78:	add	x1, x1, #0xaef
  40dc7c:	add	x2, sp, #0x128
  40dc80:	ldr	x3, [sp, #152]
  40dc84:	ldr	x4, [sp, #152]
  40dc88:	bl	40b408 <sqrt@plt+0x9a28>
  40dc8c:	b	40dc90 <sqrt@plt+0xc2b0>
  40dc90:	stur	wzr, [x29, #-4]
  40dc94:	mov	w8, #0x1                   	// #1
  40dc98:	stur	w8, [x29, #-132]
  40dc9c:	b	40e104 <sqrt@plt+0xc724>
  40dca0:	ldur	x0, [x29, #-112]
  40dca4:	ldr	x1, [sp, #144]
  40dca8:	add	x2, sp, #0x124
  40dcac:	bl	401820 <__isoc99_sscanf@plt>
  40dcb0:	cmp	w0, #0x1
  40dcb4:	b.eq	40dcf8 <sqrt@plt+0xc318>  // b.none
  40dcb8:	ldr	x1, [sp, #384]
  40dcbc:	add	x0, sp, #0x110
  40dcc0:	bl	40a918 <sqrt@plt+0x8f38>
  40dcc4:	b	40dcc8 <sqrt@plt+0xc2e8>
  40dcc8:	sub	x0, x29, #0x68
  40dccc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dcd0:	add	x1, x1, #0xb0f
  40dcd4:	add	x2, sp, #0x110
  40dcd8:	ldr	x3, [sp, #152]
  40dcdc:	ldr	x4, [sp, #152]
  40dce0:	bl	40b408 <sqrt@plt+0x9a28>
  40dce4:	b	40dce8 <sqrt@plt+0xc308>
  40dce8:	stur	wzr, [x29, #-4]
  40dcec:	mov	w8, #0x1                   	// #1
  40dcf0:	stur	w8, [x29, #-132]
  40dcf4:	b	40e104 <sqrt@plt+0xc724>
  40dcf8:	ldr	w8, [sp, #292]
  40dcfc:	cmp	w8, #0x0
  40dd00:	cset	w8, lt  // lt = tstop
  40dd04:	tbnz	w8, #0, 40dd14 <sqrt@plt+0xc334>
  40dd08:	ldr	w8, [sp, #292]
  40dd0c:	cmp	w8, #0xff
  40dd10:	b.le	40dd54 <sqrt@plt+0xc374>
  40dd14:	ldr	w1, [sp, #292]
  40dd18:	add	x0, sp, #0x100
  40dd1c:	bl	40a980 <sqrt@plt+0x8fa0>
  40dd20:	b	40dd24 <sqrt@plt+0xc344>
  40dd24:	sub	x0, x29, #0x68
  40dd28:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dd2c:	add	x1, x1, #0xb2b
  40dd30:	add	x2, sp, #0x100
  40dd34:	ldr	x3, [sp, #152]
  40dd38:	ldr	x4, [sp, #152]
  40dd3c:	bl	40b408 <sqrt@plt+0x9a28>
  40dd40:	b	40dd44 <sqrt@plt+0xc364>
  40dd44:	stur	wzr, [x29, #-4]
  40dd48:	mov	w8, #0x1                   	// #1
  40dd4c:	stur	w8, [x29, #-132]
  40dd50:	b	40e104 <sqrt@plt+0xc724>
  40dd54:	ldr	w8, [sp, #292]
  40dd58:	strb	w8, [sp, #336]
  40dd5c:	mov	x9, xzr
  40dd60:	mov	x0, x9
  40dd64:	ldr	x1, [sp, #160]
  40dd68:	bl	401750 <strtok@plt>
  40dd6c:	stur	x0, [x29, #-112]
  40dd70:	ldur	x9, [x29, #-112]
  40dd74:	cbnz	x9, 40ddb8 <sqrt@plt+0xc3d8>
  40dd78:	ldr	x1, [sp, #384]
  40dd7c:	add	x0, sp, #0xf0
  40dd80:	bl	40a918 <sqrt@plt+0x8f38>
  40dd84:	b	40dd88 <sqrt@plt+0xc3a8>
  40dd88:	sub	x0, x29, #0x68
  40dd8c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dd90:	add	x1, x1, #0xb4c
  40dd94:	add	x2, sp, #0xf0
  40dd98:	ldr	x3, [sp, #152]
  40dd9c:	ldr	x4, [sp, #152]
  40dda0:	bl	40b408 <sqrt@plt+0x9a28>
  40dda4:	b	40dda8 <sqrt@plt+0xc3c8>
  40dda8:	stur	wzr, [x29, #-4]
  40ddac:	mov	w8, #0x1                   	// #1
  40ddb0:	stur	w8, [x29, #-132]
  40ddb4:	b	40e104 <sqrt@plt+0xc724>
  40ddb8:	ldur	x0, [x29, #-112]
  40ddbc:	add	x1, sp, #0xe8
  40ddc0:	mov	w8, wzr
  40ddc4:	mov	w2, w8
  40ddc8:	bl	401700 <strtol@plt>
  40ddcc:	str	w0, [sp, #340]
  40ddd0:	ldr	w8, [sp, #340]
  40ddd4:	cbnz	w8, 40de38 <sqrt@plt+0xc458>
  40ddd8:	ldr	x8, [sp, #232]
  40dddc:	ldur	x9, [x29, #-112]
  40dde0:	cmp	x8, x9
  40dde4:	b.ne	40de38 <sqrt@plt+0xc458>  // b.any
  40dde8:	ldur	x1, [x29, #-112]
  40ddec:	add	x0, sp, #0xd8
  40ddf0:	bl	40a918 <sqrt@plt+0x8f38>
  40ddf4:	b	40ddf8 <sqrt@plt+0xc418>
  40ddf8:	ldr	x1, [sp, #384]
  40ddfc:	add	x0, sp, #0xc8
  40de00:	bl	40a918 <sqrt@plt+0x8f38>
  40de04:	b	40de08 <sqrt@plt+0xc428>
  40de08:	sub	x0, x29, #0x68
  40de0c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40de10:	add	x1, x1, #0xb62
  40de14:	add	x2, sp, #0xd8
  40de18:	add	x3, sp, #0xc8
  40de1c:	ldr	x4, [sp, #152]
  40de20:	bl	40b408 <sqrt@plt+0x9a28>
  40de24:	b	40de28 <sqrt@plt+0xc448>
  40de28:	stur	wzr, [x29, #-4]
  40de2c:	mov	w8, #0x1                   	// #1
  40de30:	stur	w8, [x29, #-132]
  40de34:	b	40e104 <sqrt@plt+0xc724>
  40de38:	ldr	x8, [sp, #136]
  40de3c:	ldr	w9, [x8]
  40de40:	cbz	w9, 40de6c <sqrt@plt+0xc48c>
  40de44:	ldr	w0, [sp, #340]
  40de48:	bl	401880 <wcwidth@plt>
  40de4c:	str	w0, [sp, #196]
  40de50:	ldr	w8, [sp, #196]
  40de54:	cmp	w8, #0x1
  40de58:	b.le	40de6c <sqrt@plt+0xc48c>
  40de5c:	ldr	w8, [sp, #196]
  40de60:	ldr	w9, [sp, #344]
  40de64:	mul	w8, w9, w8
  40de68:	str	w8, [sp, #344]
  40de6c:	mov	x8, xzr
  40de70:	mov	x0, x8
  40de74:	ldr	x1, [sp, #160]
  40de78:	bl	401750 <strtok@plt>
  40de7c:	stur	x0, [x29, #-112]
  40de80:	ldur	x8, [x29, #-112]
  40de84:	cbz	x8, 40de9c <sqrt@plt+0xc4bc>
  40de88:	ldur	x0, [x29, #-112]
  40de8c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40de90:	add	x1, x1, #0xaa1
  40de94:	bl	4018a0 <strcmp@plt>
  40de98:	cbnz	w0, 40deac <sqrt@plt+0xc4cc>
  40de9c:	add	x8, sp, #0x150
  40dea0:	mov	x9, xzr
  40dea4:	str	x9, [x8, #32]
  40dea8:	b	40dee4 <sqrt@plt+0xc504>
  40deac:	ldur	x0, [x29, #-112]
  40deb0:	bl	401690 <strlen@plt>
  40deb4:	add	x0, x0, #0x1
  40deb8:	bl	401630 <_Znam@plt>
  40debc:	str	x0, [sp, #40]
  40dec0:	b	40dec4 <sqrt@plt+0xc4e4>
  40dec4:	ldr	x8, [sp, #40]
  40dec8:	str	x8, [sp, #184]
  40decc:	ldr	x0, [sp, #184]
  40ded0:	ldur	x1, [x29, #-112]
  40ded4:	bl	401740 <strcpy@plt>
  40ded8:	ldr	x8, [sp, #184]
  40dedc:	add	x9, sp, #0x150
  40dee0:	str	x8, [x9, #32]
  40dee4:	ldr	x0, [sp, #384]
  40dee8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40deec:	add	x1, x1, #0xaa0
  40def0:	bl	4018a0 <strcmp@plt>
  40def4:	cbnz	w0, 40df28 <sqrt@plt+0xc548>
  40def8:	ldr	w0, [sp, #340]
  40defc:	bl	413660 <sqrt@plt+0x11c80>
  40df00:	str	x0, [sp, #32]
  40df04:	b	40df08 <sqrt@plt+0xc528>
  40df08:	ldr	x8, [sp, #32]
  40df0c:	str	x8, [sp, #392]
  40df10:	ldr	x1, [sp, #392]
  40df14:	ldr	x0, [sp, #128]
  40df18:	add	x2, sp, #0x150
  40df1c:	bl	40cfd8 <sqrt@plt+0xb5f8>
  40df20:	b	40df24 <sqrt@plt+0xc544>
  40df24:	b	40df78 <sqrt@plt+0xc598>
  40df28:	ldr	x0, [sp, #384]
  40df2c:	bl	413690 <sqrt@plt+0x11cb0>
  40df30:	str	x0, [sp, #24]
  40df34:	b	40df38 <sqrt@plt+0xc558>
  40df38:	ldr	x8, [sp, #24]
  40df3c:	str	x8, [sp, #392]
  40df40:	ldr	x1, [sp, #392]
  40df44:	ldr	x0, [sp, #128]
  40df48:	add	x2, sp, #0x150
  40df4c:	bl	40cfd8 <sqrt@plt+0xb5f8>
  40df50:	b	40df54 <sqrt@plt+0xc574>
  40df54:	ldr	w0, [sp, #340]
  40df58:	bl	413660 <sqrt@plt+0x11c80>
  40df5c:	str	x0, [sp, #16]
  40df60:	b	40df64 <sqrt@plt+0xc584>
  40df64:	ldr	x2, [sp, #392]
  40df68:	ldr	x0, [sp, #128]
  40df6c:	ldr	x1, [sp, #16]
  40df70:	bl	40d10c <sqrt@plt+0xb72c>
  40df74:	b	40df78 <sqrt@plt+0xc598>
  40df78:	b	40da8c <sqrt@plt+0xc0ac>
  40df7c:	ldr	x8, [sp, #392]
  40df80:	cbnz	x8, 40dfb4 <sqrt@plt+0xc5d4>
  40df84:	sub	x0, x29, #0x68
  40df88:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40df8c:	add	x1, x1, #0xb83
  40df90:	ldr	x2, [sp, #152]
  40df94:	ldr	x3, [sp, #152]
  40df98:	ldr	x4, [sp, #152]
  40df9c:	bl	40b408 <sqrt@plt+0x9a28>
  40dfa0:	b	40dfa4 <sqrt@plt+0xc5c4>
  40dfa4:	stur	wzr, [x29, #-4]
  40dfa8:	mov	w8, #0x1                   	// #1
  40dfac:	stur	w8, [x29, #-132]
  40dfb0:	b	40e104 <sqrt@plt+0xc724>
  40dfb4:	b	40dff8 <sqrt@plt+0xc618>
  40dfb8:	ldur	x1, [x29, #-200]
  40dfbc:	add	x0, sp, #0xa8
  40dfc0:	bl	40a918 <sqrt@plt+0x8f38>
  40dfc4:	b	40dfc8 <sqrt@plt+0xc5e8>
  40dfc8:	sub	x0, x29, #0x68
  40dfcc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40dfd0:	add	x1, x1, #0xba8
  40dfd4:	add	x2, sp, #0xa8
  40dfd8:	ldr	x3, [sp, #152]
  40dfdc:	ldr	x4, [sp, #152]
  40dfe0:	bl	40b408 <sqrt@plt+0x9a28>
  40dfe4:	b	40dfe8 <sqrt@plt+0xc608>
  40dfe8:	stur	wzr, [x29, #-4]
  40dfec:	mov	w8, #0x1                   	// #1
  40dff0:	stur	w8, [x29, #-132]
  40dff4:	b	40e104 <sqrt@plt+0xc724>
  40dff8:	b	40d8bc <sqrt@plt+0xbedc>
  40dffc:	ldr	x0, [sp, #128]
  40e000:	bl	40ce54 <sqrt@plt+0xb474>
  40e004:	b	40e008 <sqrt@plt+0xc628>
  40e008:	ldr	x8, [sp, #136]
  40e00c:	ldr	w9, [x8]
  40e010:	cbnz	w9, 40e04c <sqrt@plt+0xc66c>
  40e014:	ldur	w8, [x29, #-188]
  40e018:	cbnz	w8, 40e04c <sqrt@plt+0xc66c>
  40e01c:	sub	x0, x29, #0x68
  40e020:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40e024:	add	x1, x1, #0xbe9
  40e028:	ldr	x2, [sp, #152]
  40e02c:	ldr	x3, [sp, #152]
  40e030:	ldr	x4, [sp, #152]
  40e034:	bl	40b408 <sqrt@plt+0x9a28>
  40e038:	b	40e03c <sqrt@plt+0xc65c>
  40e03c:	stur	wzr, [x29, #-4]
  40e040:	mov	w8, #0x1                   	// #1
  40e044:	stur	w8, [x29, #-132]
  40e048:	b	40e104 <sqrt@plt+0xc724>
  40e04c:	ldr	x8, [sp, #128]
  40e050:	ldr	w9, [x8, #24]
  40e054:	cbnz	w9, 40e0f8 <sqrt@plt+0xc718>
  40e058:	ldr	x8, [sp, #128]
  40e05c:	ldr	w9, [x8, #56]
  40e060:	cbz	w9, 40e0b4 <sqrt@plt+0xc6d4>
  40e064:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e068:	add	x8, x8, #0xaac
  40e06c:	ldr	w0, [x8]
  40e070:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e074:	add	x8, x8, #0xaa8
  40e078:	ldr	w1, [x8]
  40e07c:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40e080:	add	x8, x8, #0x2a0
  40e084:	ldr	w9, [x8]
  40e088:	mov	w10, #0xd8                  	// #216
  40e08c:	mul	w2, w10, w9
  40e090:	ldr	x8, [sp, #128]
  40e094:	ldr	w3, [x8, #56]
  40e098:	bl	40e498 <sqrt@plt+0xcab8>
  40e09c:	str	w0, [sp, #12]
  40e0a0:	b	40e0a4 <sqrt@plt+0xc6c4>
  40e0a4:	ldr	w8, [sp, #12]
  40e0a8:	ldr	x9, [sp, #128]
  40e0ac:	str	w8, [x9, #24]
  40e0b0:	b	40e0f8 <sqrt@plt+0xc718>
  40e0b4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e0b8:	add	x8, x8, #0xaac
  40e0bc:	ldr	w0, [x8]
  40e0c0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e0c4:	add	x8, x8, #0xaa8
  40e0c8:	ldr	w1, [x8]
  40e0cc:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40e0d0:	add	x8, x8, #0x2a0
  40e0d4:	ldr	w9, [x8]
  40e0d8:	mov	w10, #0xd8                  	// #216
  40e0dc:	mul	w2, w10, w9
  40e0e0:	bl	40e5d8 <sqrt@plt+0xcbf8>
  40e0e4:	str	w0, [sp, #8]
  40e0e8:	b	40e0ec <sqrt@plt+0xc70c>
  40e0ec:	ldr	w8, [sp, #8]
  40e0f0:	ldr	x9, [sp, #128]
  40e0f4:	str	w8, [x9, #24]
  40e0f8:	mov	w8, #0x1                   	// #1
  40e0fc:	stur	w8, [x29, #-4]
  40e100:	stur	w8, [x29, #-132]
  40e104:	sub	x0, x29, #0x68
  40e108:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40e10c:	add	x8, x8, #0x188
  40e110:	blr	x8
  40e114:	ldur	w0, [x29, #-4]
  40e118:	add	sp, sp, #0x290
  40e11c:	ldr	x28, [sp, #16]
  40e120:	ldp	x29, x30, [sp], #32
  40e124:	ret
  40e128:	ldur	x0, [x29, #-120]
  40e12c:	bl	401970 <_Unwind_Resume@plt>
  40e130:	sub	sp, sp, #0x190
  40e134:	stp	x29, x30, [sp, #368]
  40e138:	str	x28, [sp, #384]
  40e13c:	add	x29, sp, #0x170
  40e140:	mov	w8, #0x1                   	// #1
  40e144:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3128>
  40e148:	add	x9, x9, #0xbb8
  40e14c:	stur	x0, [x29, #-16]
  40e150:	stur	x1, [x29, #-24]
  40e154:	stur	x2, [x29, #-32]
  40e158:	stur	x3, [x29, #-40]
  40e15c:	ldur	x10, [x29, #-16]
  40e160:	stur	x10, [x29, #-72]
  40e164:	stur	w8, [x29, #-76]
  40e168:	str	x9, [sp, #8]
  40e16c:	ldur	x8, [x29, #-72]
  40e170:	ldrb	w1, [x8]
  40e174:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e178:	add	x0, x0, #0x279
  40e17c:	bl	40a3f4 <sqrt@plt+0x8a14>
  40e180:	cbz	w0, 40e244 <sqrt@plt+0xc864>
  40e184:	ldur	x0, [x29, #-72]
  40e188:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40e18c:	add	x1, x1, #0x905
  40e190:	sub	x2, x29, #0x30
  40e194:	sub	x3, x29, #0x3a
  40e198:	sub	x4, x29, #0x38
  40e19c:	sub	x5, x29, #0x3c
  40e1a0:	bl	401820 <__isoc99_sscanf@plt>
  40e1a4:	cmp	w0, #0x4
  40e1a8:	b.ne	40e240 <sqrt@plt+0xc860>  // b.any
  40e1ac:	ldur	d0, [x29, #-48]
  40e1b0:	fcmp	d0, #0.0
  40e1b4:	cset	w8, gt
  40e1b8:	tbnz	w8, #0, 40e1c0 <sqrt@plt+0xc7e0>
  40e1bc:	b	40e240 <sqrt@plt+0xc860>
  40e1c0:	ldur	d0, [x29, #-56]
  40e1c4:	fcmp	d0, #0.0
  40e1c8:	cset	w8, gt
  40e1cc:	tbnz	w8, #0, 40e1d4 <sqrt@plt+0xc7f4>
  40e1d0:	b	40e240 <sqrt@plt+0xc860>
  40e1d4:	ldurb	w1, [x29, #-58]
  40e1d8:	sub	x0, x29, #0x30
  40e1dc:	bl	40b968 <sqrt@plt+0x9f88>
  40e1e0:	cbz	w0, 40e240 <sqrt@plt+0xc860>
  40e1e4:	ldurb	w1, [x29, #-60]
  40e1e8:	sub	x0, x29, #0x38
  40e1ec:	bl	40b968 <sqrt@plt+0x9f88>
  40e1f0:	cbz	w0, 40e240 <sqrt@plt+0xc860>
  40e1f4:	ldur	x8, [x29, #-32]
  40e1f8:	cbz	x8, 40e208 <sqrt@plt+0xc828>
  40e1fc:	ldur	x8, [x29, #-48]
  40e200:	ldur	x9, [x29, #-32]
  40e204:	str	x8, [x9]
  40e208:	ldur	x8, [x29, #-40]
  40e20c:	cbz	x8, 40e21c <sqrt@plt+0xc83c>
  40e210:	ldur	x8, [x29, #-56]
  40e214:	ldur	x9, [x29, #-40]
  40e218:	str	x8, [x9]
  40e21c:	ldur	x8, [x29, #-24]
  40e220:	cbz	x8, 40e234 <sqrt@plt+0xc854>
  40e224:	ldur	x8, [x29, #-24]
  40e228:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40e22c:	add	x9, x9, #0x91d
  40e230:	str	x9, [x8]
  40e234:	mov	w8, #0x1                   	// #1
  40e238:	stur	w8, [x29, #-4]
  40e23c:	b	40e3a8 <sqrt@plt+0xc9c8>
  40e240:	b	40e3a4 <sqrt@plt+0xc9c4>
  40e244:	str	wzr, [sp, #32]
  40e248:	ldr	w8, [sp, #32]
  40e24c:	cmp	w8, #0x29
  40e250:	b.ge	40e30c <sqrt@plt+0xc92c>  // b.tcont
  40e254:	ldrsw	x8, [sp, #32]
  40e258:	mov	x9, #0x18                  	// #24
  40e25c:	mul	x8, x9, x8
  40e260:	ldr	x9, [sp, #8]
  40e264:	add	x8, x9, x8
  40e268:	ldr	x0, [x8]
  40e26c:	ldur	x1, [x29, #-72]
  40e270:	bl	401930 <strcasecmp@plt>
  40e274:	cbnz	w0, 40e2fc <sqrt@plt+0xc91c>
  40e278:	ldur	x8, [x29, #-32]
  40e27c:	cbz	x8, 40e2a0 <sqrt@plt+0xc8c0>
  40e280:	ldrsw	x8, [sp, #32]
  40e284:	mov	x9, #0x18                  	// #24
  40e288:	mul	x8, x9, x8
  40e28c:	ldr	x9, [sp, #8]
  40e290:	add	x8, x9, x8
  40e294:	ldr	x8, [x8, #8]
  40e298:	ldur	x10, [x29, #-32]
  40e29c:	str	x8, [x10]
  40e2a0:	ldur	x8, [x29, #-40]
  40e2a4:	cbz	x8, 40e2c8 <sqrt@plt+0xc8e8>
  40e2a8:	ldrsw	x8, [sp, #32]
  40e2ac:	mov	x9, #0x18                  	// #24
  40e2b0:	mul	x8, x9, x8
  40e2b4:	ldr	x9, [sp, #8]
  40e2b8:	add	x8, x9, x8
  40e2bc:	ldr	x8, [x8, #16]
  40e2c0:	ldur	x10, [x29, #-40]
  40e2c4:	str	x8, [x10]
  40e2c8:	ldur	x8, [x29, #-24]
  40e2cc:	cbz	x8, 40e2f0 <sqrt@plt+0xc910>
  40e2d0:	ldrsw	x8, [sp, #32]
  40e2d4:	mov	x9, #0x18                  	// #24
  40e2d8:	mul	x8, x9, x8
  40e2dc:	ldr	x9, [sp, #8]
  40e2e0:	add	x8, x9, x8
  40e2e4:	ldr	x8, [x8]
  40e2e8:	ldur	x10, [x29, #-24]
  40e2ec:	str	x8, [x10]
  40e2f0:	mov	w8, #0x1                   	// #1
  40e2f4:	stur	w8, [x29, #-4]
  40e2f8:	b	40e3a8 <sqrt@plt+0xc9c8>
  40e2fc:	ldr	w8, [sp, #32]
  40e300:	add	w8, w8, #0x1
  40e304:	str	w8, [sp, #32]
  40e308:	b	40e248 <sqrt@plt+0xc868>
  40e30c:	ldur	w8, [x29, #-76]
  40e310:	cbz	w8, 40e3a4 <sqrt@plt+0xc9c4>
  40e314:	ldur	x0, [x29, #-16]
  40e318:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  40e31c:	add	x1, x1, #0x82b
  40e320:	bl	401890 <fopen@plt>
  40e324:	str	x0, [sp, #24]
  40e328:	ldr	x8, [sp, #24]
  40e32c:	cbz	x8, 40e3a4 <sqrt@plt+0xc9c4>
  40e330:	ldr	x2, [sp, #24]
  40e334:	add	x8, sp, #0x25
  40e338:	mov	x0, x8
  40e33c:	mov	w1, #0xfe                  	// #254
  40e340:	str	x8, [sp]
  40e344:	bl	4018b0 <fgets@plt>
  40e348:	ldr	x8, [sp, #24]
  40e34c:	mov	x0, x8
  40e350:	bl	4016e0 <fclose@plt>
  40e354:	mov	w9, wzr
  40e358:	stur	wzr, [x29, #-76]
  40e35c:	ldr	x8, [sp]
  40e360:	mov	x0, x8
  40e364:	mov	w1, w9
  40e368:	bl	401720 <strchr@plt>
  40e36c:	str	x0, [sp, #16]
  40e370:	ldr	x8, [sp, #16]
  40e374:	mov	x10, #0xffffffffffffffff    	// #-1
  40e378:	add	x10, x8, x10
  40e37c:	str	x10, [sp, #16]
  40e380:	ldurb	w9, [x8, #-1]
  40e384:	cmp	w9, #0xa
  40e388:	b.ne	40e398 <sqrt@plt+0xc9b8>  // b.any
  40e38c:	ldr	x8, [sp, #16]
  40e390:	mov	w9, #0x0                   	// #0
  40e394:	strb	w9, [x8]
  40e398:	add	x8, sp, #0x25
  40e39c:	stur	x8, [x29, #-72]
  40e3a0:	b	40e16c <sqrt@plt+0xc78c>
  40e3a4:	stur	wzr, [x29, #-4]
  40e3a8:	ldur	w0, [x29, #-4]
  40e3ac:	ldr	x28, [sp, #384]
  40e3b0:	ldp	x29, x30, [sp, #368]
  40e3b4:	add	sp, sp, #0x190
  40e3b8:	ret
  40e3bc:	sub	sp, sp, #0x30
  40e3c0:	stp	x29, x30, [sp, #32]
  40e3c4:	add	x29, sp, #0x20
  40e3c8:	str	x0, [sp, #16]
  40e3cc:	ldr	x8, [sp, #16]
  40e3d0:	cbnz	x8, 40e3e0 <sqrt@plt+0xca00>
  40e3d4:	mov	x8, xzr
  40e3d8:	stur	x8, [x29, #-8]
  40e3dc:	b	40e488 <sqrt@plt+0xcaa8>
  40e3e0:	ldr	x8, [sp, #16]
  40e3e4:	ldrb	w1, [x8]
  40e3e8:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e3ec:	add	x0, x0, #0x479
  40e3f0:	bl	40a3f4 <sqrt@plt+0x8a14>
  40e3f4:	cbz	w0, 40e408 <sqrt@plt+0xca28>
  40e3f8:	ldr	x8, [sp, #16]
  40e3fc:	add	x8, x8, #0x1
  40e400:	str	x8, [sp, #16]
  40e404:	b	40e3e0 <sqrt@plt+0xca00>
  40e408:	ldr	x0, [sp, #16]
  40e40c:	mov	w8, wzr
  40e410:	mov	w1, w8
  40e414:	bl	401720 <strchr@plt>
  40e418:	str	x0, [sp, #8]
  40e41c:	ldr	x8, [sp, #8]
  40e420:	ldr	x9, [sp, #16]
  40e424:	mov	w10, #0x0                   	// #0
  40e428:	cmp	x8, x9
  40e42c:	str	w10, [sp, #4]
  40e430:	b.ls	40e454 <sqrt@plt+0xca74>  // b.plast
  40e434:	ldr	x8, [sp, #8]
  40e438:	ldurb	w1, [x8, #-1]
  40e43c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e440:	add	x0, x0, #0x479
  40e444:	bl	40a3f4 <sqrt@plt+0x8a14>
  40e448:	cmp	w0, #0x0
  40e44c:	cset	w9, ne  // ne = any
  40e450:	str	w9, [sp, #4]
  40e454:	ldr	w8, [sp, #4]
  40e458:	tbnz	w8, #0, 40e460 <sqrt@plt+0xca80>
  40e45c:	b	40e474 <sqrt@plt+0xca94>
  40e460:	ldr	x8, [sp, #8]
  40e464:	mov	x9, #0xffffffffffffffff    	// #-1
  40e468:	add	x8, x8, x9
  40e46c:	str	x8, [sp, #8]
  40e470:	b	40e41c <sqrt@plt+0xca3c>
  40e474:	ldr	x8, [sp, #8]
  40e478:	mov	w9, #0x0                   	// #0
  40e47c:	strb	w9, [x8]
  40e480:	ldr	x8, [sp, #16]
  40e484:	stur	x8, [x29, #-8]
  40e488:	ldur	x0, [x29, #-8]
  40e48c:	ldp	x29, x30, [sp, #32]
  40e490:	add	sp, sp, #0x30
  40e494:	ret
  40e498:	sub	sp, sp, #0x30
  40e49c:	stp	x29, x30, [sp, #32]
  40e4a0:	add	x29, sp, #0x20
  40e4a4:	stur	w0, [x29, #-8]
  40e4a8:	stur	w1, [x29, #-12]
  40e4ac:	str	w2, [sp, #16]
  40e4b0:	str	w3, [sp, #12]
  40e4b4:	ldur	w8, [x29, #-12]
  40e4b8:	cmp	w8, #0x0
  40e4bc:	cset	w8, lt  // lt = tstop
  40e4c0:	mov	w9, #0x0                   	// #0
  40e4c4:	str	w9, [sp, #8]
  40e4c8:	tbnz	w8, #0, 40e4f4 <sqrt@plt+0xcb14>
  40e4cc:	ldr	w8, [sp, #16]
  40e4d0:	cmp	w8, #0x0
  40e4d4:	cset	w8, le
  40e4d8:	mov	w9, #0x0                   	// #0
  40e4dc:	str	w9, [sp, #8]
  40e4e0:	tbnz	w8, #0, 40e4f4 <sqrt@plt+0xcb14>
  40e4e4:	ldr	w8, [sp, #12]
  40e4e8:	cmp	w8, #0x0
  40e4ec:	cset	w8, gt
  40e4f0:	str	w8, [sp, #8]
  40e4f4:	ldr	w8, [sp, #8]
  40e4f8:	and	w0, w8, #0x1
  40e4fc:	mov	w1, #0xfc                  	// #252
  40e500:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40e504:	add	x2, x2, #0x8ea
  40e508:	bl	40514c <sqrt@plt+0x376c>
  40e50c:	ldur	w8, [x29, #-12]
  40e510:	cbnz	w8, 40e51c <sqrt@plt+0xcb3c>
  40e514:	stur	wzr, [x29, #-4]
  40e518:	b	40e5c8 <sqrt@plt+0xcbe8>
  40e51c:	ldur	w8, [x29, #-8]
  40e520:	cmp	w8, #0x0
  40e524:	cset	w8, lt  // lt = tstop
  40e528:	tbnz	w8, #0, 40e57c <sqrt@plt+0xcb9c>
  40e52c:	ldur	w8, [x29, #-8]
  40e530:	scvtf	d0, w8
  40e534:	ldur	w8, [x29, #-12]
  40e538:	scvtf	d1, w8
  40e53c:	fmul	d0, d0, d1
  40e540:	ldr	w8, [sp, #16]
  40e544:	scvtf	d1, w8
  40e548:	fdiv	d0, d0, d1
  40e54c:	ldr	w8, [sp, #12]
  40e550:	scvtf	d1, w8
  40e554:	mov	x9, #0x400000000000        	// #70368744177664
  40e558:	movk	x9, #0x408f, lsl #48
  40e55c:	fmov	d2, x9
  40e560:	fdiv	d1, d1, d2
  40e564:	fmul	d0, d0, d1
  40e568:	fmov	d1, #5.000000000000000000e-01
  40e56c:	fadd	d0, d0, d1
  40e570:	fcvtzs	w8, d0
  40e574:	stur	w8, [x29, #-4]
  40e578:	b	40e5c8 <sqrt@plt+0xcbe8>
  40e57c:	ldur	w8, [x29, #-8]
  40e580:	scvtf	d0, w8
  40e584:	ldur	w8, [x29, #-12]
  40e588:	scvtf	d1, w8
  40e58c:	fmul	d0, d0, d1
  40e590:	ldr	w8, [sp, #16]
  40e594:	scvtf	d1, w8
  40e598:	fdiv	d0, d0, d1
  40e59c:	ldr	w8, [sp, #12]
  40e5a0:	scvtf	d1, w8
  40e5a4:	mov	x9, #0x400000000000        	// #70368744177664
  40e5a8:	movk	x9, #0x408f, lsl #48
  40e5ac:	fmov	d2, x9
  40e5b0:	fdiv	d1, d1, d2
  40e5b4:	fmul	d0, d0, d1
  40e5b8:	fmov	d1, #5.000000000000000000e-01
  40e5bc:	fsub	d0, d0, d1
  40e5c0:	fcvtzs	w8, d0
  40e5c4:	stur	w8, [x29, #-4]
  40e5c8:	ldur	w0, [x29, #-4]
  40e5cc:	ldp	x29, x30, [sp, #32]
  40e5d0:	add	sp, sp, #0x30
  40e5d4:	ret
  40e5d8:	sub	sp, sp, #0x30
  40e5dc:	stp	x29, x30, [sp, #32]
  40e5e0:	add	x29, sp, #0x20
  40e5e4:	stur	w0, [x29, #-8]
  40e5e8:	stur	w1, [x29, #-12]
  40e5ec:	str	w2, [sp, #16]
  40e5f0:	ldur	w8, [x29, #-12]
  40e5f4:	cmp	w8, #0x0
  40e5f8:	cset	w8, lt  // lt = tstop
  40e5fc:	mov	w9, #0x0                   	// #0
  40e600:	str	w9, [sp, #8]
  40e604:	tbnz	w8, #0, 40e618 <sqrt@plt+0xcc38>
  40e608:	ldr	w8, [sp, #16]
  40e60c:	cmp	w8, #0x0
  40e610:	cset	w8, gt
  40e614:	str	w8, [sp, #8]
  40e618:	ldr	w8, [sp, #8]
  40e61c:	and	w0, w8, #0x1
  40e620:	mov	w1, #0xea                  	// #234
  40e624:	adrp	x2, 416000 <_ZdlPvm@@Base+0x2508>
  40e628:	add	x2, x2, #0x8ea
  40e62c:	bl	40514c <sqrt@plt+0x376c>
  40e630:	ldr	w8, [sp, #16]
  40e634:	mov	w9, #0x2                   	// #2
  40e638:	sdiv	w8, w8, w9
  40e63c:	str	w8, [sp, #12]
  40e640:	ldur	w8, [x29, #-12]
  40e644:	cbnz	w8, 40e650 <sqrt@plt+0xcc70>
  40e648:	stur	wzr, [x29, #-4]
  40e64c:	b	40e754 <sqrt@plt+0xcd74>
  40e650:	ldur	w8, [x29, #-8]
  40e654:	cmp	w8, #0x0
  40e658:	cset	w8, lt  // lt = tstop
  40e65c:	tbnz	w8, #0, 40e6d8 <sqrt@plt+0xccf8>
  40e660:	ldur	w8, [x29, #-8]
  40e664:	ldr	w9, [sp, #12]
  40e668:	mov	w10, #0x7fffffff            	// #2147483647
  40e66c:	subs	w9, w10, w9
  40e670:	ldur	w10, [x29, #-12]
  40e674:	sdiv	w9, w9, w10
  40e678:	cmp	w8, w9
  40e67c:	b.gt	40e6a4 <sqrt@plt+0xccc4>
  40e680:	ldur	w8, [x29, #-8]
  40e684:	ldur	w9, [x29, #-12]
  40e688:	mul	w8, w8, w9
  40e68c:	ldr	w9, [sp, #12]
  40e690:	add	w8, w8, w9
  40e694:	ldr	w9, [sp, #16]
  40e698:	sdiv	w8, w8, w9
  40e69c:	stur	w8, [x29, #-4]
  40e6a0:	b	40e754 <sqrt@plt+0xcd74>
  40e6a4:	ldur	w8, [x29, #-8]
  40e6a8:	scvtf	d0, w8
  40e6ac:	ldur	w8, [x29, #-12]
  40e6b0:	scvtf	d1, w8
  40e6b4:	fmul	d0, d0, d1
  40e6b8:	ldr	w8, [sp, #16]
  40e6bc:	scvtf	d1, w8
  40e6c0:	fdiv	d0, d0, d1
  40e6c4:	fmov	d1, #5.000000000000000000e-01
  40e6c8:	fadd	d0, d0, d1
  40e6cc:	fcvtzs	w8, d0
  40e6d0:	stur	w8, [x29, #-4]
  40e6d4:	b	40e754 <sqrt@plt+0xcd74>
  40e6d8:	ldur	w8, [x29, #-8]
  40e6dc:	mov	w9, wzr
  40e6e0:	subs	w8, w9, w8
  40e6e4:	ldr	w9, [sp, #12]
  40e6e8:	mov	w10, #0x80000000            	// #-2147483648
  40e6ec:	subs	w9, w10, w9
  40e6f0:	ldur	w10, [x29, #-12]
  40e6f4:	udiv	w9, w9, w10
  40e6f8:	cmp	w8, w9
  40e6fc:	b.hi	40e724 <sqrt@plt+0xcd44>  // b.pmore
  40e700:	ldur	w8, [x29, #-8]
  40e704:	ldur	w9, [x29, #-12]
  40e708:	mul	w8, w8, w9
  40e70c:	ldr	w9, [sp, #12]
  40e710:	subs	w8, w8, w9
  40e714:	ldr	w9, [sp, #16]
  40e718:	sdiv	w8, w8, w9
  40e71c:	stur	w8, [x29, #-4]
  40e720:	b	40e754 <sqrt@plt+0xcd74>
  40e724:	ldur	w8, [x29, #-8]
  40e728:	scvtf	d0, w8
  40e72c:	ldur	w8, [x29, #-12]
  40e730:	scvtf	d1, w8
  40e734:	fmul	d0, d0, d1
  40e738:	ldr	w8, [sp, #16]
  40e73c:	scvtf	d1, w8
  40e740:	fdiv	d0, d0, d1
  40e744:	fmov	d1, #5.000000000000000000e-01
  40e748:	fsub	d0, d0, d1
  40e74c:	fcvtzs	w8, d0
  40e750:	stur	w8, [x29, #-4]
  40e754:	ldur	w0, [x29, #-4]
  40e758:	ldp	x29, x30, [sp, #32]
  40e75c:	add	sp, sp, #0x30
  40e760:	ret
  40e764:	stp	x29, x30, [sp, #-32]!
  40e768:	str	x28, [sp, #16]
  40e76c:	mov	x29, sp
  40e770:	sub	sp, sp, #0x1f0
  40e774:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40e778:	add	x0, x0, #0x924
  40e77c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e780:	add	x8, x8, #0xaa8
  40e784:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40e788:	add	x9, x9, #0x968
  40e78c:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e790:	add	x10, x10, #0xae8
  40e794:	adrp	x11, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e798:	add	x11, x11, #0xaf0
  40e79c:	adrp	x12, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e7a0:	add	x12, x12, #0xa80
  40e7a4:	adrp	x13, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40e7a8:	add	x13, x13, #0xb00
  40e7ac:	sub	x1, x29, #0x18
  40e7b0:	stur	wzr, [x29, #-8]
  40e7b4:	str	x8, [sp, #192]
  40e7b8:	str	x9, [sp, #184]
  40e7bc:	str	x10, [sp, #176]
  40e7c0:	str	x11, [sp, #168]
  40e7c4:	str	x12, [sp, #160]
  40e7c8:	str	x13, [sp, #152]
  40e7cc:	bl	40f8d4 <sqrt@plt+0xdef4>
  40e7d0:	stur	x0, [x29, #-16]
  40e7d4:	cbnz	x0, 40e7f8 <sqrt@plt+0xce18>
  40e7d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40e7dc:	add	x0, x0, #0xc03
  40e7e0:	ldr	x1, [sp, #160]
  40e7e4:	ldr	x2, [sp, #160]
  40e7e8:	ldr	x3, [sp, #160]
  40e7ec:	bl	40acf0 <sqrt@plt+0x9310>
  40e7f0:	stur	wzr, [x29, #-4]
  40e7f4:	b	40f684 <sqrt@plt+0xdca4>
  40e7f8:	ldur	x1, [x29, #-16]
  40e7fc:	ldur	x2, [x29, #-24]
  40e800:	sub	x0, x29, #0x40
  40e804:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40e808:	add	x8, x8, #0x140
  40e80c:	blr	x8
  40e810:	mov	w9, #0x1                   	// #1
  40e814:	stur	w9, [x29, #-40]
  40e818:	ldr	x8, [sp, #192]
  40e81c:	str	wzr, [x8]
  40e820:	sub	x0, x29, #0x40
  40e824:	bl	40b1ec <sqrt@plt+0x980c>
  40e828:	str	w0, [sp, #148]
  40e82c:	b	40e830 <sqrt@plt+0xce50>
  40e830:	ldr	w8, [sp, #148]
  40e834:	cbz	w8, 40f4a8 <sqrt@plt+0xdac8>
  40e838:	sub	x8, x29, #0x40
  40e83c:	ldr	x0, [x8, #32]
  40e840:	ldr	x1, [sp, #184]
  40e844:	bl	401750 <strtok@plt>
  40e848:	stur	x0, [x29, #-88]
  40e84c:	stur	wzr, [x29, #-92]
  40e850:	stur	wzr, [x29, #-96]
  40e854:	ldur	w8, [x29, #-92]
  40e858:	mov	w9, #0x0                   	// #0
  40e85c:	str	w9, [sp, #144]
  40e860:	cbnz	w8, 40e878 <sqrt@plt+0xce98>
  40e864:	ldur	w8, [x29, #-96]
  40e868:	mov	w9, w8
  40e86c:	cmp	x9, #0xa
  40e870:	cset	w8, cc  // cc = lo, ul, last
  40e874:	str	w8, [sp, #144]
  40e878:	ldr	w8, [sp, #144]
  40e87c:	tbnz	w8, #0, 40e884 <sqrt@plt+0xcea4>
  40e880:	b	40e8e8 <sqrt@plt+0xcf08>
  40e884:	ldur	w8, [x29, #-96]
  40e888:	mov	w9, w8
  40e88c:	mov	x10, #0x10                  	// #16
  40e890:	mul	x9, x10, x9
  40e894:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  40e898:	add	x10, x10, #0x1f8
  40e89c:	add	x9, x10, x9
  40e8a0:	ldr	x0, [x9]
  40e8a4:	ldur	x1, [x29, #-88]
  40e8a8:	bl	4018a0 <strcmp@plt>
  40e8ac:	cbnz	w0, 40e8d8 <sqrt@plt+0xcef8>
  40e8b0:	mov	w8, #0x1                   	// #1
  40e8b4:	stur	w8, [x29, #-92]
  40e8b8:	b	40e8d8 <sqrt@plt+0xcef8>
  40e8bc:	stur	x0, [x29, #-72]
  40e8c0:	stur	w1, [x29, #-76]
  40e8c4:	sub	x0, x29, #0x40
  40e8c8:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40e8cc:	add	x8, x8, #0x188
  40e8d0:	blr	x8
  40e8d4:	b	40f698 <sqrt@plt+0xdcb8>
  40e8d8:	ldur	w8, [x29, #-96]
  40e8dc:	add	w8, w8, #0x1
  40e8e0:	stur	w8, [x29, #-96]
  40e8e4:	b	40e854 <sqrt@plt+0xce74>
  40e8e8:	ldur	w8, [x29, #-92]
  40e8ec:	cbz	w8, 40e9d8 <sqrt@plt+0xcff8>
  40e8f0:	mov	x8, xzr
  40e8f4:	mov	x0, x8
  40e8f8:	ldr	x1, [sp, #184]
  40e8fc:	bl	401750 <strtok@plt>
  40e900:	stur	x0, [x29, #-104]
  40e904:	ldur	x8, [x29, #-104]
  40e908:	cbnz	x8, 40e94c <sqrt@plt+0xcf6c>
  40e90c:	ldur	x1, [x29, #-88]
  40e910:	sub	x0, x29, #0x78
  40e914:	bl	40a918 <sqrt@plt+0x8f38>
  40e918:	b	40e91c <sqrt@plt+0xcf3c>
  40e91c:	sub	x0, x29, #0x40
  40e920:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40e924:	add	x1, x1, #0xc1a
  40e928:	sub	x2, x29, #0x78
  40e92c:	ldr	x3, [sp, #160]
  40e930:	ldr	x4, [sp, #160]
  40e934:	bl	40b408 <sqrt@plt+0x9a28>
  40e938:	b	40e93c <sqrt@plt+0xcf5c>
  40e93c:	stur	wzr, [x29, #-4]
  40e940:	mov	w8, #0x1                   	// #1
  40e944:	stur	w8, [x29, #-124]
  40e948:	b	40f674 <sqrt@plt+0xdc94>
  40e94c:	ldur	w8, [x29, #-96]
  40e950:	subs	w8, w8, #0x1
  40e954:	mov	w9, w8
  40e958:	ubfx	x9, x9, #0, #32
  40e95c:	mov	x10, #0x10                  	// #16
  40e960:	mul	x9, x10, x9
  40e964:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  40e968:	add	x10, x10, #0x1f8
  40e96c:	add	x9, x10, x9
  40e970:	ldr	x9, [x9, #8]
  40e974:	stur	x9, [x29, #-136]
  40e978:	ldur	x0, [x29, #-104]
  40e97c:	ldur	x2, [x29, #-136]
  40e980:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  40e984:	add	x1, x1, #0x9b0
  40e988:	bl	401820 <__isoc99_sscanf@plt>
  40e98c:	cmp	w0, #0x1
  40e990:	b.eq	40e9d4 <sqrt@plt+0xcff4>  // b.none
  40e994:	ldur	x1, [x29, #-104]
  40e998:	sub	x0, x29, #0x98
  40e99c:	bl	40a918 <sqrt@plt+0x8f38>
  40e9a0:	b	40e9a4 <sqrt@plt+0xcfc4>
  40e9a4:	sub	x0, x29, #0x40
  40e9a8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40e9ac:	add	x1, x1, #0xc39
  40e9b0:	sub	x2, x29, #0x98
  40e9b4:	ldr	x3, [sp, #160]
  40e9b8:	ldr	x4, [sp, #160]
  40e9bc:	bl	40b408 <sqrt@plt+0x9a28>
  40e9c0:	b	40e9c4 <sqrt@plt+0xcfe4>
  40e9c4:	stur	wzr, [x29, #-4]
  40e9c8:	mov	w8, #0x1                   	// #1
  40e9cc:	stur	w8, [x29, #-124]
  40e9d0:	b	40f674 <sqrt@plt+0xdc94>
  40e9d4:	b	40f4a4 <sqrt@plt+0xdac4>
  40e9d8:	ldur	x1, [x29, #-88]
  40e9dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40e9e0:	add	x0, x0, #0xc49
  40e9e4:	bl	4018a0 <strcmp@plt>
  40e9e8:	cbnz	w0, 40ea78 <sqrt@plt+0xd098>
  40e9ec:	mov	x8, xzr
  40e9f0:	mov	x0, x8
  40e9f4:	ldr	x1, [sp, #184]
  40e9f8:	bl	401750 <strtok@plt>
  40e9fc:	stur	x0, [x29, #-88]
  40ea00:	ldur	x8, [x29, #-88]
  40ea04:	cbnz	x8, 40ea38 <sqrt@plt+0xd058>
  40ea08:	sub	x0, x29, #0x40
  40ea0c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ea10:	add	x1, x1, #0xc50
  40ea14:	ldr	x2, [sp, #160]
  40ea18:	ldr	x3, [sp, #160]
  40ea1c:	ldr	x4, [sp, #160]
  40ea20:	bl	40b408 <sqrt@plt+0x9a28>
  40ea24:	b	40ea28 <sqrt@plt+0xd048>
  40ea28:	stur	wzr, [x29, #-4]
  40ea2c:	mov	w8, #0x1                   	// #1
  40ea30:	stur	w8, [x29, #-124]
  40ea34:	b	40f674 <sqrt@plt+0xdc94>
  40ea38:	ldur	x0, [x29, #-88]
  40ea3c:	bl	401690 <strlen@plt>
  40ea40:	add	x0, x0, #0x1
  40ea44:	bl	401630 <_Znam@plt>
  40ea48:	str	x0, [sp, #136]
  40ea4c:	b	40ea50 <sqrt@plt+0xd070>
  40ea50:	ldr	x8, [sp, #136]
  40ea54:	stur	x8, [x29, #-160]
  40ea58:	ldur	x0, [x29, #-160]
  40ea5c:	ldur	x1, [x29, #-88]
  40ea60:	bl	401740 <strcpy@plt>
  40ea64:	ldur	x8, [x29, #-160]
  40ea68:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ea6c:	add	x9, x9, #0xaf8
  40ea70:	str	x8, [x9]
  40ea74:	b	40f4a4 <sqrt@plt+0xdac4>
  40ea78:	ldur	x1, [x29, #-88]
  40ea7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40ea80:	add	x0, x0, #0xcd9
  40ea84:	bl	4018a0 <strcmp@plt>
  40ea88:	cbnz	w0, 40ecb4 <sqrt@plt+0xd2d4>
  40ea8c:	mov	x8, xzr
  40ea90:	mov	x0, x8
  40ea94:	ldr	x1, [sp, #184]
  40ea98:	bl	401750 <strtok@plt>
  40ea9c:	stur	x0, [x29, #-88]
  40eaa0:	ldur	x8, [x29, #-88]
  40eaa4:	cbz	x8, 40ead4 <sqrt@plt+0xd0f4>
  40eaa8:	ldur	x0, [x29, #-88]
  40eaac:	adrp	x1, 415000 <_ZdlPvm@@Base+0x1508>
  40eab0:	add	x1, x1, #0x9b0
  40eab4:	sub	x2, x29, #0x8
  40eab8:	bl	401820 <__isoc99_sscanf@plt>
  40eabc:	cmp	w0, #0x1
  40eac0:	b.ne	40ead4 <sqrt@plt+0xd0f4>  // b.any
  40eac4:	ldur	w8, [x29, #-8]
  40eac8:	cmp	w8, #0x0
  40eacc:	cset	w8, gt
  40ead0:	tbnz	w8, #0, 40eb14 <sqrt@plt+0xd134>
  40ead4:	ldur	x1, [x29, #-88]
  40ead8:	sub	x0, x29, #0xb0
  40eadc:	bl	40a918 <sqrt@plt+0x8f38>
  40eae0:	b	40eae4 <sqrt@plt+0xd104>
  40eae4:	sub	x0, x29, #0x40
  40eae8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40eaec:	add	x1, x1, #0xc74
  40eaf0:	sub	x2, x29, #0xb0
  40eaf4:	ldr	x3, [sp, #160]
  40eaf8:	ldr	x4, [sp, #160]
  40eafc:	bl	40b408 <sqrt@plt+0x9a28>
  40eb00:	b	40eb04 <sqrt@plt+0xd124>
  40eb04:	stur	wzr, [x29, #-4]
  40eb08:	mov	w8, #0x1                   	// #1
  40eb0c:	stur	w8, [x29, #-124]
  40eb10:	b	40f674 <sqrt@plt+0xdc94>
  40eb14:	ldur	w8, [x29, #-8]
  40eb18:	add	w8, w8, #0x1
  40eb1c:	mov	w0, w8
  40eb20:	sxtw	x9, w0
  40eb24:	mov	x10, #0x8                   	// #8
  40eb28:	mov	w11, #0x8                   	// #8
  40eb2c:	smull	x12, w8, w11
  40eb30:	umulh	x9, x9, x10
  40eb34:	mov	x10, #0xffffffffffffffff    	// #-1
  40eb38:	cmp	x9, #0x0
  40eb3c:	csel	x0, x10, x12, ne  // ne = any
  40eb40:	bl	401630 <_Znam@plt>
  40eb44:	str	x0, [sp, #128]
  40eb48:	b	40eb4c <sqrt@plt+0xd16c>
  40eb4c:	ldr	x8, [sp, #128]
  40eb50:	ldr	x9, [sp, #176]
  40eb54:	str	x8, [x9]
  40eb58:	stur	wzr, [x29, #-180]
  40eb5c:	ldur	w8, [x29, #-180]
  40eb60:	ldur	w9, [x29, #-8]
  40eb64:	cmp	w8, w9
  40eb68:	b.ge	40ec44 <sqrt@plt+0xd264>  // b.tcont
  40eb6c:	mov	x8, xzr
  40eb70:	mov	x0, x8
  40eb74:	ldr	x1, [sp, #184]
  40eb78:	bl	401750 <strtok@plt>
  40eb7c:	stur	x0, [x29, #-88]
  40eb80:	ldur	x8, [x29, #-88]
  40eb84:	cbnz	x8, 40ebe8 <sqrt@plt+0xd208>
  40eb88:	sub	x0, x29, #0x40
  40eb8c:	bl	40b1ec <sqrt@plt+0x980c>
  40eb90:	str	w0, [sp, #124]
  40eb94:	b	40eb98 <sqrt@plt+0xd1b8>
  40eb98:	ldr	w8, [sp, #124]
  40eb9c:	cbnz	w8, 40ebd0 <sqrt@plt+0xd1f0>
  40eba0:	sub	x0, x29, #0x40
  40eba4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40eba8:	add	x1, x1, #0xc8d
  40ebac:	ldr	x2, [sp, #160]
  40ebb0:	ldr	x3, [sp, #160]
  40ebb4:	ldr	x4, [sp, #160]
  40ebb8:	bl	40b408 <sqrt@plt+0x9a28>
  40ebbc:	b	40ebc0 <sqrt@plt+0xd1e0>
  40ebc0:	stur	wzr, [x29, #-4]
  40ebc4:	mov	w8, #0x1                   	// #1
  40ebc8:	stur	w8, [x29, #-124]
  40ebcc:	b	40f674 <sqrt@plt+0xdc94>
  40ebd0:	sub	x8, x29, #0x40
  40ebd4:	ldr	x0, [x8, #32]
  40ebd8:	ldr	x1, [sp, #184]
  40ebdc:	bl	401750 <strtok@plt>
  40ebe0:	stur	x0, [x29, #-88]
  40ebe4:	b	40eb80 <sqrt@plt+0xd1a0>
  40ebe8:	ldur	x0, [x29, #-88]
  40ebec:	bl	401690 <strlen@plt>
  40ebf0:	add	x0, x0, #0x1
  40ebf4:	bl	401630 <_Znam@plt>
  40ebf8:	str	x0, [sp, #112]
  40ebfc:	b	40ec00 <sqrt@plt+0xd220>
  40ec00:	ldr	x8, [sp, #112]
  40ec04:	stur	x8, [x29, #-192]
  40ec08:	ldur	x0, [x29, #-192]
  40ec0c:	ldur	x1, [x29, #-88]
  40ec10:	bl	401740 <strcpy@plt>
  40ec14:	ldur	x8, [x29, #-192]
  40ec18:	ldr	x9, [sp, #176]
  40ec1c:	ldr	x10, [x9]
  40ec20:	ldursw	x11, [x29, #-180]
  40ec24:	mov	x12, #0x8                   	// #8
  40ec28:	mul	x11, x12, x11
  40ec2c:	add	x10, x10, x11
  40ec30:	str	x8, [x10]
  40ec34:	ldur	w8, [x29, #-180]
  40ec38:	add	w8, w8, #0x1
  40ec3c:	stur	w8, [x29, #-180]
  40ec40:	b	40eb5c <sqrt@plt+0xd17c>
  40ec44:	mov	x8, xzr
  40ec48:	mov	x0, x8
  40ec4c:	ldr	x1, [sp, #184]
  40ec50:	bl	401750 <strtok@plt>
  40ec54:	stur	x0, [x29, #-88]
  40ec58:	ldur	x8, [x29, #-88]
  40ec5c:	cbz	x8, 40ec90 <sqrt@plt+0xd2b0>
  40ec60:	sub	x0, x29, #0x40
  40ec64:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ec68:	add	x1, x1, #0xcb5
  40ec6c:	ldr	x2, [sp, #160]
  40ec70:	ldr	x3, [sp, #160]
  40ec74:	ldr	x4, [sp, #160]
  40ec78:	bl	40b408 <sqrt@plt+0x9a28>
  40ec7c:	b	40ec80 <sqrt@plt+0xd2a0>
  40ec80:	stur	wzr, [x29, #-4]
  40ec84:	mov	w8, #0x1                   	// #1
  40ec88:	stur	w8, [x29, #-124]
  40ec8c:	b	40f674 <sqrt@plt+0xdc94>
  40ec90:	ldr	x8, [sp, #176]
  40ec94:	ldr	x9, [x8]
  40ec98:	ldursw	x10, [x29, #-8]
  40ec9c:	mov	x11, #0x8                   	// #8
  40eca0:	mul	x10, x11, x10
  40eca4:	add	x9, x9, x10
  40eca8:	mov	x10, xzr
  40ecac:	str	x10, [x9]
  40ecb0:	b	40f4a4 <sqrt@plt+0xdac4>
  40ecb4:	ldur	x1, [x29, #-88]
  40ecb8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40ecbc:	add	x0, x0, #0xcdf
  40ecc0:	bl	4018a0 <strcmp@plt>
  40ecc4:	cbnz	w0, 40edf8 <sqrt@plt+0xd418>
  40ecc8:	mov	x8, xzr
  40eccc:	mov	x0, x8
  40ecd0:	ldr	x1, [sp, #184]
  40ecd4:	bl	401750 <strtok@plt>
  40ecd8:	stur	x0, [x29, #-88]
  40ecdc:	ldur	x8, [x29, #-88]
  40ece0:	cbnz	x8, 40ed14 <sqrt@plt+0xd334>
  40ece4:	sub	x0, x29, #0x40
  40ece8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ecec:	add	x1, x1, #0xce9
  40ecf0:	ldr	x2, [sp, #160]
  40ecf4:	ldr	x3, [sp, #160]
  40ecf8:	ldr	x4, [sp, #160]
  40ecfc:	bl	40b408 <sqrt@plt+0x9a28>
  40ed00:	b	40ed04 <sqrt@plt+0xd324>
  40ed04:	stur	wzr, [x29, #-4]
  40ed08:	mov	w8, #0x1                   	// #1
  40ed0c:	stur	w8, [x29, #-124]
  40ed10:	b	40f674 <sqrt@plt+0xdc94>
  40ed14:	stur	wzr, [x29, #-196]
  40ed18:	ldur	x8, [x29, #-88]
  40ed1c:	cbz	x8, 40edbc <sqrt@plt+0xd3dc>
  40ed20:	ldur	x0, [x29, #-88]
  40ed24:	adrp	x1, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ed28:	add	x1, x1, #0xab8
  40ed2c:	sub	x2, x29, #0xd8
  40ed30:	sub	x3, x29, #0xd0
  40ed34:	bl	40e130 <sqrt@plt+0xc750>
  40ed38:	str	w0, [sp, #108]
  40ed3c:	b	40ed40 <sqrt@plt+0xd360>
  40ed40:	ldr	w8, [sp, #108]
  40ed44:	cbz	w8, 40eda4 <sqrt@plt+0xd3c4>
  40ed48:	ldur	d0, [x29, #-208]
  40ed4c:	ldr	x8, [sp, #192]
  40ed50:	ldr	w9, [x8]
  40ed54:	scvtf	d1, w9
  40ed58:	fmul	d0, d0, d1
  40ed5c:	fmov	d1, #5.000000000000000000e-01
  40ed60:	fadd	d0, d0, d1
  40ed64:	fcvtzs	w9, d0
  40ed68:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ed6c:	add	x10, x10, #0xab0
  40ed70:	str	w9, [x10]
  40ed74:	ldur	d0, [x29, #-216]
  40ed78:	ldr	w9, [x8]
  40ed7c:	scvtf	d2, w9
  40ed80:	fmul	d0, d0, d2
  40ed84:	fadd	d0, d0, d1
  40ed88:	fcvtzs	w9, d0
  40ed8c:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ed90:	add	x10, x10, #0xab4
  40ed94:	str	w9, [x10]
  40ed98:	mov	w9, #0x1                   	// #1
  40ed9c:	stur	w9, [x29, #-196]
  40eda0:	b	40edbc <sqrt@plt+0xd3dc>
  40eda4:	mov	x8, xzr
  40eda8:	mov	x0, x8
  40edac:	ldr	x1, [sp, #184]
  40edb0:	bl	401750 <strtok@plt>
  40edb4:	stur	x0, [x29, #-88]
  40edb8:	b	40ed18 <sqrt@plt+0xd338>
  40edbc:	ldur	w8, [x29, #-196]
  40edc0:	cbnz	w8, 40edf4 <sqrt@plt+0xd414>
  40edc4:	sub	x0, x29, #0x40
  40edc8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40edcc:	add	x1, x1, #0xd10
  40edd0:	ldr	x2, [sp, #160]
  40edd4:	ldr	x3, [sp, #160]
  40edd8:	ldr	x4, [sp, #160]
  40eddc:	bl	40b408 <sqrt@plt+0x9a28>
  40ede0:	b	40ede4 <sqrt@plt+0xd404>
  40ede4:	stur	wzr, [x29, #-4]
  40ede8:	mov	w8, #0x1                   	// #1
  40edec:	stur	w8, [x29, #-124]
  40edf0:	b	40f674 <sqrt@plt+0xdc94>
  40edf4:	b	40f4a4 <sqrt@plt+0xdac4>
  40edf8:	ldur	x1, [x29, #-88]
  40edfc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40ee00:	add	x0, x0, #0xd1f
  40ee04:	bl	4018a0 <strcmp@plt>
  40ee08:	cbnz	w0, 40ee20 <sqrt@plt+0xd440>
  40ee0c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ee10:	add	x8, x8, #0xad0
  40ee14:	mov	w9, #0x1                   	// #1
  40ee18:	str	w9, [x8]
  40ee1c:	b	40f4a4 <sqrt@plt+0xdac4>
  40ee20:	ldur	x1, [x29, #-88]
  40ee24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40ee28:	add	x0, x0, #0xd33
  40ee2c:	bl	4018a0 <strcmp@plt>
  40ee30:	cbnz	w0, 40ee48 <sqrt@plt+0xd468>
  40ee34:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40ee38:	add	x8, x8, #0xacc
  40ee3c:	mov	w9, #0x1                   	// #1
  40ee40:	str	w9, [x8]
  40ee44:	b	40f4a4 <sqrt@plt+0xdac4>
  40ee48:	ldur	x1, [x29, #-88]
  40ee4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40ee50:	add	x0, x0, #0xd93
  40ee54:	bl	4018a0 <strcmp@plt>
  40ee58:	cbnz	w0, 40f0f0 <sqrt@plt+0xd710>
  40ee5c:	mov	w8, #0x10                  	// #16
  40ee60:	stur	w8, [x29, #-220]
  40ee64:	ldursw	x9, [x29, #-220]
  40ee68:	mov	x10, #0x4                   	// #4
  40ee6c:	mul	x11, x9, x10
  40ee70:	umulh	x9, x9, x10
  40ee74:	mov	x10, #0xffffffffffffffff    	// #-1
  40ee78:	cmp	x9, #0x0
  40ee7c:	csel	x0, x10, x11, ne  // ne = any
  40ee80:	bl	401630 <_Znam@plt>
  40ee84:	str	x0, [sp, #96]
  40ee88:	b	40ee8c <sqrt@plt+0xd4ac>
  40ee8c:	ldr	x8, [sp, #96]
  40ee90:	ldr	x9, [sp, #168]
  40ee94:	str	x8, [x9]
  40ee98:	stur	wzr, [x29, #-224]
  40ee9c:	mov	x8, xzr
  40eea0:	mov	x0, x8
  40eea4:	ldr	x1, [sp, #184]
  40eea8:	bl	401750 <strtok@plt>
  40eeac:	stur	x0, [x29, #-88]
  40eeb0:	ldur	x8, [x29, #-88]
  40eeb4:	cbnz	x8, 40ef18 <sqrt@plt+0xd538>
  40eeb8:	sub	x0, x29, #0x40
  40eebc:	bl	40b1ec <sqrt@plt+0x980c>
  40eec0:	str	w0, [sp, #92]
  40eec4:	b	40eec8 <sqrt@plt+0xd4e8>
  40eec8:	ldr	w8, [sp, #92]
  40eecc:	cbnz	w8, 40ef00 <sqrt@plt+0xd520>
  40eed0:	sub	x0, x29, #0x40
  40eed4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40eed8:	add	x1, x1, #0xd42
  40eedc:	ldr	x2, [sp, #160]
  40eee0:	ldr	x3, [sp, #160]
  40eee4:	ldr	x4, [sp, #160]
  40eee8:	bl	40b408 <sqrt@plt+0x9a28>
  40eeec:	b	40eef0 <sqrt@plt+0xd510>
  40eef0:	stur	wzr, [x29, #-4]
  40eef4:	mov	w8, #0x1                   	// #1
  40eef8:	stur	w8, [x29, #-124]
  40eefc:	b	40f674 <sqrt@plt+0xdc94>
  40ef00:	sub	x8, x29, #0x40
  40ef04:	ldr	x0, [x8, #32]
  40ef08:	ldr	x1, [sp, #184]
  40ef0c:	bl	401750 <strtok@plt>
  40ef10:	stur	x0, [x29, #-88]
  40ef14:	b	40eeb0 <sqrt@plt+0xd4d0>
  40ef18:	ldur	x0, [x29, #-88]
  40ef1c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ef20:	add	x1, x1, #0xd6a
  40ef24:	sub	x2, x29, #0xe4
  40ef28:	sub	x3, x29, #0xe8
  40ef2c:	bl	401820 <__isoc99_sscanf@plt>
  40ef30:	cmp	w0, #0x1
  40ef34:	str	w0, [sp, #88]
  40ef38:	b.eq	40ef50 <sqrt@plt+0xd570>  // b.none
  40ef3c:	b	40ef40 <sqrt@plt+0xd560>
  40ef40:	ldr	w8, [sp, #88]
  40ef44:	cmp	w8, #0x2
  40ef48:	b.eq	40ef58 <sqrt@plt+0xd578>  // b.none
  40ef4c:	b	40ef7c <sqrt@plt+0xd59c>
  40ef50:	ldur	w8, [x29, #-228]
  40ef54:	stur	w8, [x29, #-232]
  40ef58:	ldur	w8, [x29, #-228]
  40ef5c:	ldur	w9, [x29, #-232]
  40ef60:	cmp	w8, w9
  40ef64:	b.gt	40ef7c <sqrt@plt+0xd59c>
  40ef68:	ldur	w8, [x29, #-228]
  40ef6c:	cmp	w8, #0x0
  40ef70:	cset	w8, lt  // lt = tstop
  40ef74:	tbnz	w8, #0, 40ef7c <sqrt@plt+0xd59c>
  40ef78:	b	40efbc <sqrt@plt+0xd5dc>
  40ef7c:	ldur	x1, [x29, #-88]
  40ef80:	add	x0, sp, #0xf8
  40ef84:	bl	40a918 <sqrt@plt+0x8f38>
  40ef88:	b	40ef8c <sqrt@plt+0xd5ac>
  40ef8c:	sub	x0, x29, #0x40
  40ef90:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40ef94:	add	x1, x1, #0xd70
  40ef98:	add	x2, sp, #0xf8
  40ef9c:	ldr	x3, [sp, #160]
  40efa0:	ldr	x4, [sp, #160]
  40efa4:	bl	40b408 <sqrt@plt+0x9a28>
  40efa8:	b	40efac <sqrt@plt+0xd5cc>
  40efac:	stur	wzr, [x29, #-4]
  40efb0:	mov	w8, #0x1                   	// #1
  40efb4:	stur	w8, [x29, #-124]
  40efb8:	b	40f674 <sqrt@plt+0xdc94>
  40efbc:	ldur	w8, [x29, #-224]
  40efc0:	add	w8, w8, #0x2
  40efc4:	ldur	w9, [x29, #-220]
  40efc8:	cmp	w8, w9
  40efcc:	b.le	40f060 <sqrt@plt+0xd680>
  40efd0:	ldr	x8, [sp, #168]
  40efd4:	ldr	x9, [x8]
  40efd8:	str	x9, [sp, #240]
  40efdc:	ldur	w10, [x29, #-220]
  40efe0:	mov	w11, #0x2                   	// #2
  40efe4:	mul	w10, w10, w11
  40efe8:	mov	w0, w10
  40efec:	sxtw	x9, w0
  40eff0:	mov	x12, #0x4                   	// #4
  40eff4:	mov	w11, #0x4                   	// #4
  40eff8:	smull	x13, w10, w11
  40effc:	umulh	x9, x9, x12
  40f000:	mov	x12, #0xffffffffffffffff    	// #-1
  40f004:	cmp	x9, #0x0
  40f008:	csel	x0, x12, x13, ne  // ne = any
  40f00c:	bl	401630 <_Znam@plt>
  40f010:	str	x0, [sp, #80]
  40f014:	b	40f018 <sqrt@plt+0xd638>
  40f018:	ldr	x8, [sp, #80]
  40f01c:	ldr	x9, [sp, #168]
  40f020:	str	x8, [x9]
  40f024:	ldr	x0, [x9]
  40f028:	ldr	x1, [sp, #240]
  40f02c:	ldursw	x10, [x29, #-220]
  40f030:	mov	x11, #0x4                   	// #4
  40f034:	mul	x2, x10, x11
  40f038:	bl	401650 <memcpy@plt>
  40f03c:	ldur	w12, [x29, #-220]
  40f040:	mov	w13, #0x2                   	// #2
  40f044:	mul	w12, w12, w13
  40f048:	stur	w12, [x29, #-220]
  40f04c:	ldr	x8, [sp, #240]
  40f050:	str	x8, [sp, #72]
  40f054:	cbz	x8, 40f060 <sqrt@plt+0xd680>
  40f058:	ldr	x0, [sp, #72]
  40f05c:	bl	401860 <_ZdaPv@plt>
  40f060:	ldur	w8, [x29, #-228]
  40f064:	ldr	x9, [sp, #168]
  40f068:	ldr	x10, [x9]
  40f06c:	ldursw	x11, [x29, #-224]
  40f070:	mov	w12, w11
  40f074:	add	w12, w12, #0x1
  40f078:	stur	w12, [x29, #-224]
  40f07c:	str	w8, [x10, x11, lsl #2]
  40f080:	ldur	w8, [x29, #-228]
  40f084:	cbnz	w8, 40f08c <sqrt@plt+0xd6ac>
  40f088:	b	40f0b0 <sqrt@plt+0xd6d0>
  40f08c:	ldur	w8, [x29, #-232]
  40f090:	ldr	x9, [sp, #168]
  40f094:	ldr	x10, [x9]
  40f098:	ldursw	x11, [x29, #-224]
  40f09c:	mov	w12, w11
  40f0a0:	add	w12, w12, #0x1
  40f0a4:	stur	w12, [x29, #-224]
  40f0a8:	str	w8, [x10, x11, lsl #2]
  40f0ac:	b	40ee9c <sqrt@plt+0xd4bc>
  40f0b0:	ldur	w8, [x29, #-224]
  40f0b4:	cmp	w8, #0x1
  40f0b8:	b.ne	40f0ec <sqrt@plt+0xd70c>  // b.any
  40f0bc:	sub	x0, x29, #0x40
  40f0c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f0c4:	add	x1, x1, #0xd84
  40f0c8:	ldr	x2, [sp, #160]
  40f0cc:	ldr	x3, [sp, #160]
  40f0d0:	ldr	x4, [sp, #160]
  40f0d4:	bl	40b408 <sqrt@plt+0x9a28>
  40f0d8:	b	40f0dc <sqrt@plt+0xd6fc>
  40f0dc:	stur	wzr, [x29, #-4]
  40f0e0:	mov	w8, #0x1                   	// #1
  40f0e4:	stur	w8, [x29, #-124]
  40f0e8:	b	40f674 <sqrt@plt+0xdc94>
  40f0ec:	b	40f4a4 <sqrt@plt+0xdac4>
  40f0f0:	ldur	x1, [x29, #-88]
  40f0f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f0f8:	add	x0, x0, #0xd99
  40f0fc:	bl	4018a0 <strcmp@plt>
  40f100:	cbnz	w0, 40f314 <sqrt@plt+0xd934>
  40f104:	mov	w8, #0x5                   	// #5
  40f108:	str	w8, [sp, #236]
  40f10c:	ldrsw	x9, [sp, #236]
  40f110:	mov	x10, #0x8                   	// #8
  40f114:	mul	x11, x9, x10
  40f118:	umulh	x9, x9, x10
  40f11c:	mov	x10, #0xffffffffffffffff    	// #-1
  40f120:	cmp	x9, #0x0
  40f124:	csel	x0, x10, x11, ne  // ne = any
  40f128:	bl	401630 <_Znam@plt>
  40f12c:	str	x0, [sp, #64]
  40f130:	b	40f134 <sqrt@plt+0xd754>
  40f134:	ldr	x8, [sp, #64]
  40f138:	ldr	x9, [sp, #152]
  40f13c:	str	x8, [x9]
  40f140:	str	wzr, [sp, #232]
  40f144:	ldr	w8, [sp, #232]
  40f148:	ldr	w9, [sp, #236]
  40f14c:	cmp	w8, w9
  40f150:	b.ge	40f184 <sqrt@plt+0xd7a4>  // b.tcont
  40f154:	ldr	x8, [sp, #152]
  40f158:	ldr	x9, [x8]
  40f15c:	ldrsw	x10, [sp, #232]
  40f160:	mov	x11, #0x8                   	// #8
  40f164:	mul	x10, x11, x10
  40f168:	add	x9, x9, x10
  40f16c:	mov	x10, xzr
  40f170:	str	x10, [x9]
  40f174:	ldr	w8, [sp, #232]
  40f178:	add	w8, w8, #0x1
  40f17c:	str	w8, [sp, #232]
  40f180:	b	40f144 <sqrt@plt+0xd764>
  40f184:	str	wzr, [sp, #228]
  40f188:	mov	x8, xzr
  40f18c:	mov	x0, x8
  40f190:	ldr	x1, [sp, #184]
  40f194:	bl	401750 <strtok@plt>
  40f198:	stur	x0, [x29, #-88]
  40f19c:	ldur	x8, [x29, #-88]
  40f1a0:	cbnz	x8, 40f1a8 <sqrt@plt+0xd7c8>
  40f1a4:	b	40f310 <sqrt@plt+0xd930>
  40f1a8:	ldr	w8, [sp, #228]
  40f1ac:	add	w8, w8, #0x1
  40f1b0:	ldr	w9, [sp, #236]
  40f1b4:	cmp	w8, w9
  40f1b8:	b.lt	40f2b4 <sqrt@plt+0xd8d4>  // b.tstop
  40f1bc:	ldr	x8, [sp, #152]
  40f1c0:	ldr	x9, [x8]
  40f1c4:	str	x9, [sp, #216]
  40f1c8:	ldr	w10, [sp, #236]
  40f1cc:	mov	w11, #0x2                   	// #2
  40f1d0:	mul	w10, w10, w11
  40f1d4:	str	w10, [sp, #236]
  40f1d8:	ldrsw	x9, [sp, #236]
  40f1dc:	mov	x12, #0x8                   	// #8
  40f1e0:	mul	x13, x9, x12
  40f1e4:	umulh	x9, x9, x12
  40f1e8:	mov	x12, #0xffffffffffffffff    	// #-1
  40f1ec:	cmp	x9, #0x0
  40f1f0:	csel	x0, x12, x13, ne  // ne = any
  40f1f4:	bl	401630 <_Znam@plt>
  40f1f8:	str	x0, [sp, #56]
  40f1fc:	b	40f200 <sqrt@plt+0xd820>
  40f200:	ldr	x8, [sp, #56]
  40f204:	ldr	x9, [sp, #152]
  40f208:	str	x8, [x9]
  40f20c:	str	wzr, [sp, #232]
  40f210:	ldr	w8, [sp, #232]
  40f214:	ldr	w9, [sp, #228]
  40f218:	cmp	w8, w9
  40f21c:	b.ge	40f260 <sqrt@plt+0xd880>  // b.tcont
  40f220:	ldr	x8, [sp, #216]
  40f224:	ldrsw	x9, [sp, #232]
  40f228:	mov	x10, #0x8                   	// #8
  40f22c:	mul	x9, x10, x9
  40f230:	add	x8, x8, x9
  40f234:	ldr	x8, [x8]
  40f238:	ldr	x9, [sp, #152]
  40f23c:	ldr	x11, [x9]
  40f240:	ldrsw	x12, [sp, #232]
  40f244:	mul	x10, x10, x12
  40f248:	add	x10, x11, x10
  40f24c:	str	x8, [x10]
  40f250:	ldr	w8, [sp, #232]
  40f254:	add	w8, w8, #0x1
  40f258:	str	w8, [sp, #232]
  40f25c:	b	40f210 <sqrt@plt+0xd830>
  40f260:	ldr	w8, [sp, #232]
  40f264:	ldr	w9, [sp, #236]
  40f268:	cmp	w8, w9
  40f26c:	b.ge	40f2a0 <sqrt@plt+0xd8c0>  // b.tcont
  40f270:	ldr	x8, [sp, #152]
  40f274:	ldr	x9, [x8]
  40f278:	ldrsw	x10, [sp, #232]
  40f27c:	mov	x11, #0x8                   	// #8
  40f280:	mul	x10, x11, x10
  40f284:	add	x9, x9, x10
  40f288:	mov	x10, xzr
  40f28c:	str	x10, [x9]
  40f290:	ldr	w8, [sp, #232]
  40f294:	add	w8, w8, #0x1
  40f298:	str	w8, [sp, #232]
  40f29c:	b	40f260 <sqrt@plt+0xd880>
  40f2a0:	ldr	x8, [sp, #216]
  40f2a4:	str	x8, [sp, #48]
  40f2a8:	cbz	x8, 40f2b4 <sqrt@plt+0xd8d4>
  40f2ac:	ldr	x0, [sp, #48]
  40f2b0:	bl	401860 <_ZdaPv@plt>
  40f2b4:	ldur	x0, [x29, #-88]
  40f2b8:	bl	401690 <strlen@plt>
  40f2bc:	add	x0, x0, #0x1
  40f2c0:	bl	401630 <_Znam@plt>
  40f2c4:	str	x0, [sp, #40]
  40f2c8:	b	40f2cc <sqrt@plt+0xd8ec>
  40f2cc:	ldr	x8, [sp, #40]
  40f2d0:	str	x8, [sp, #208]
  40f2d4:	ldr	x0, [sp, #208]
  40f2d8:	ldur	x1, [x29, #-88]
  40f2dc:	bl	401740 <strcpy@plt>
  40f2e0:	ldr	x8, [sp, #208]
  40f2e4:	ldr	x9, [sp, #152]
  40f2e8:	ldr	x10, [x9]
  40f2ec:	ldrsw	x11, [sp, #228]
  40f2f0:	mov	w12, w11
  40f2f4:	add	w12, w12, #0x1
  40f2f8:	str	w12, [sp, #228]
  40f2fc:	mov	x13, #0x8                   	// #8
  40f300:	mul	x11, x13, x11
  40f304:	add	x10, x10, x11
  40f308:	str	x8, [x10]
  40f30c:	b	40f188 <sqrt@plt+0xd7a8>
  40f310:	b	40f4a4 <sqrt@plt+0xdac4>
  40f314:	ldur	x1, [x29, #-88]
  40f318:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f31c:	add	x0, x0, #0xda0
  40f320:	bl	4018a0 <strcmp@plt>
  40f324:	cbnz	w0, 40f33c <sqrt@plt+0xd95c>
  40f328:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f32c:	add	x8, x8, #0xac8
  40f330:	mov	w9, #0x1                   	// #1
  40f334:	str	w9, [x8]
  40f338:	b	40f4a4 <sqrt@plt+0xdac4>
  40f33c:	ldur	x1, [x29, #-88]
  40f340:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f344:	add	x0, x0, #0xda9
  40f348:	bl	4018a0 <strcmp@plt>
  40f34c:	cbnz	w0, 40f364 <sqrt@plt+0xd984>
  40f350:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f354:	add	x8, x8, #0xad4
  40f358:	mov	w9, #0x1                   	// #1
  40f35c:	str	w9, [x8]
  40f360:	b	40f4a4 <sqrt@plt+0xdac4>
  40f364:	ldur	x1, [x29, #-88]
  40f368:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f36c:	add	x0, x0, #0xdc2
  40f370:	bl	4018a0 <strcmp@plt>
  40f374:	cbnz	w0, 40f38c <sqrt@plt+0xd9ac>
  40f378:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f37c:	add	x8, x8, #0xad8
  40f380:	mov	w9, #0x1                   	// #1
  40f384:	str	w9, [x8]
  40f388:	b	40f4a4 <sqrt@plt+0xdac4>
  40f38c:	ldur	x1, [x29, #-88]
  40f390:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f394:	add	x0, x0, #0xdca
  40f398:	bl	4018a0 <strcmp@plt>
  40f39c:	cbnz	w0, 40f410 <sqrt@plt+0xda30>
  40f3a0:	mov	x8, xzr
  40f3a4:	mov	x0, x8
  40f3a8:	ldr	x1, [sp, #184]
  40f3ac:	bl	401750 <strtok@plt>
  40f3b0:	stur	x0, [x29, #-88]
  40f3b4:	ldur	x8, [x29, #-88]
  40f3b8:	cbnz	x8, 40f3ec <sqrt@plt+0xda0c>
  40f3bc:	sub	x0, x29, #0x40
  40f3c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f3c4:	add	x1, x1, #0xdda
  40f3c8:	ldr	x2, [sp, #160]
  40f3cc:	ldr	x3, [sp, #160]
  40f3d0:	ldr	x4, [sp, #160]
  40f3d4:	bl	40b408 <sqrt@plt+0x9a28>
  40f3d8:	b	40f3dc <sqrt@plt+0xd9fc>
  40f3dc:	stur	wzr, [x29, #-4]
  40f3e0:	mov	w8, #0x1                   	// #1
  40f3e4:	stur	w8, [x29, #-124]
  40f3e8:	b	40f674 <sqrt@plt+0xdc94>
  40f3ec:	ldur	x0, [x29, #-88]
  40f3f0:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  40f3f4:	str	x0, [sp, #32]
  40f3f8:	b	40f3fc <sqrt@plt+0xda1c>
  40f3fc:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f400:	add	x8, x8, #0xae0
  40f404:	ldr	x9, [sp, #32]
  40f408:	str	x9, [x8]
  40f40c:	b	40f4a4 <sqrt@plt+0xdac4>
  40f410:	ldur	x1, [x29, #-88]
  40f414:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  40f418:	add	x0, x0, #0xa36
  40f41c:	bl	4018a0 <strcmp@plt>
  40f420:	cbnz	w0, 40f428 <sqrt@plt+0xda48>
  40f424:	b	40f4a8 <sqrt@plt+0xdac8>
  40f428:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f42c:	add	x8, x8, #0xb08
  40f430:	ldr	x8, [x8]
  40f434:	cbz	x8, 40f4a4 <sqrt@plt+0xdac4>
  40f438:	ldur	x8, [x29, #-88]
  40f43c:	str	x8, [sp, #200]
  40f440:	mov	x8, xzr
  40f444:	mov	x0, x8
  40f448:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  40f44c:	add	x1, x1, #0x1c
  40f450:	bl	401750 <strtok@plt>
  40f454:	stur	x0, [x29, #-88]
  40f458:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f45c:	add	x8, x8, #0xb08
  40f460:	ldr	x8, [x8]
  40f464:	ldr	x0, [sp, #200]
  40f468:	ldur	x9, [x29, #-88]
  40f46c:	str	x0, [sp, #24]
  40f470:	mov	x0, x9
  40f474:	str	x8, [sp, #16]
  40f478:	bl	40e3bc <sqrt@plt+0xc9dc>
  40f47c:	str	x0, [sp, #8]
  40f480:	b	40f484 <sqrt@plt+0xdaa4>
  40f484:	sub	x8, x29, #0x40
  40f488:	ldr	x2, [x8, #8]
  40f48c:	ldur	w3, [x29, #-48]
  40f490:	ldr	x0, [sp, #24]
  40f494:	ldr	x1, [sp, #8]
  40f498:	ldr	x8, [sp, #16]
  40f49c:	blr	x8
  40f4a0:	b	40f4a4 <sqrt@plt+0xdac4>
  40f4a4:	b	40e820 <sqrt@plt+0xce40>
  40f4a8:	ldr	x8, [sp, #192]
  40f4ac:	ldr	w9, [x8]
  40f4b0:	cbnz	w9, 40f4e4 <sqrt@plt+0xdb04>
  40f4b4:	sub	x0, x29, #0x40
  40f4b8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f4bc:	add	x1, x1, #0xe07
  40f4c0:	ldr	x2, [sp, #160]
  40f4c4:	ldr	x3, [sp, #160]
  40f4c8:	ldr	x4, [sp, #160]
  40f4cc:	bl	40b408 <sqrt@plt+0x9a28>
  40f4d0:	b	40f4d4 <sqrt@plt+0xdaf4>
  40f4d4:	stur	wzr, [x29, #-4]
  40f4d8:	mov	w8, #0x1                   	// #1
  40f4dc:	stur	w8, [x29, #-124]
  40f4e0:	b	40f674 <sqrt@plt+0xdc94>
  40f4e4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f4e8:	add	x8, x8, #0xaac
  40f4ec:	ldr	w9, [x8]
  40f4f0:	cbnz	w9, 40f524 <sqrt@plt+0xdb44>
  40f4f4:	sub	x0, x29, #0x40
  40f4f8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f4fc:	add	x1, x1, #0xe1d
  40f500:	ldr	x2, [sp, #160]
  40f504:	ldr	x3, [sp, #160]
  40f508:	ldr	x4, [sp, #160]
  40f50c:	bl	40b408 <sqrt@plt+0x9a28>
  40f510:	b	40f514 <sqrt@plt+0xdb34>
  40f514:	stur	wzr, [x29, #-4]
  40f518:	mov	w8, #0x1                   	// #1
  40f51c:	stur	w8, [x29, #-124]
  40f520:	b	40f674 <sqrt@plt+0xdc94>
  40f524:	ldr	x8, [sp, #176]
  40f528:	ldr	x9, [x8]
  40f52c:	cbnz	x9, 40f560 <sqrt@plt+0xdb80>
  40f530:	sub	x0, x29, #0x40
  40f534:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f538:	add	x1, x1, #0xe39
  40f53c:	ldr	x2, [sp, #160]
  40f540:	ldr	x3, [sp, #160]
  40f544:	ldr	x4, [sp, #160]
  40f548:	bl	40b408 <sqrt@plt+0x9a28>
  40f54c:	b	40f550 <sqrt@plt+0xdb70>
  40f550:	stur	wzr, [x29, #-4]
  40f554:	mov	w8, #0x1                   	// #1
  40f558:	stur	w8, [x29, #-124]
  40f55c:	b	40f674 <sqrt@plt+0xdc94>
  40f560:	ldr	x8, [sp, #168]
  40f564:	ldr	x9, [x8]
  40f568:	cbnz	x9, 40f59c <sqrt@plt+0xdbbc>
  40f56c:	sub	x0, x29, #0x40
  40f570:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f574:	add	x1, x1, #0xe51
  40f578:	ldr	x2, [sp, #160]
  40f57c:	ldr	x3, [sp, #160]
  40f580:	ldr	x4, [sp, #160]
  40f584:	bl	40b408 <sqrt@plt+0x9a28>
  40f588:	b	40f58c <sqrt@plt+0xdbac>
  40f58c:	stur	wzr, [x29, #-4]
  40f590:	mov	w8, #0x1                   	// #1
  40f594:	stur	w8, [x29, #-124]
  40f598:	b	40f674 <sqrt@plt+0xdc94>
  40f59c:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f5a0:	add	x8, x8, #0x2a0
  40f5a4:	ldr	w9, [x8]
  40f5a8:	cmp	w9, #0x1
  40f5ac:	b.ge	40f5e0 <sqrt@plt+0xdc00>  // b.tcont
  40f5b0:	sub	x0, x29, #0x40
  40f5b4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f5b8:	add	x1, x1, #0xe69
  40f5bc:	ldr	x2, [sp, #160]
  40f5c0:	ldr	x3, [sp, #160]
  40f5c4:	ldr	x4, [sp, #160]
  40f5c8:	bl	40b408 <sqrt@plt+0x9a28>
  40f5cc:	b	40f5d0 <sqrt@plt+0xdbf0>
  40f5d0:	stur	wzr, [x29, #-4]
  40f5d4:	mov	w8, #0x1                   	// #1
  40f5d8:	stur	w8, [x29, #-124]
  40f5dc:	b	40f674 <sqrt@plt+0xdc94>
  40f5e0:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f5e4:	add	x8, x8, #0x298
  40f5e8:	ldr	w9, [x8]
  40f5ec:	cmp	w9, #0x1
  40f5f0:	b.ge	40f624 <sqrt@plt+0xdc44>  // b.tcont
  40f5f4:	sub	x0, x29, #0x40
  40f5f8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f5fc:	add	x1, x1, #0xe7f
  40f600:	ldr	x2, [sp, #160]
  40f604:	ldr	x3, [sp, #160]
  40f608:	ldr	x4, [sp, #160]
  40f60c:	bl	40b408 <sqrt@plt+0x9a28>
  40f610:	b	40f614 <sqrt@plt+0xdc34>
  40f614:	stur	wzr, [x29, #-4]
  40f618:	mov	w8, #0x1                   	// #1
  40f61c:	stur	w8, [x29, #-124]
  40f620:	b	40f674 <sqrt@plt+0xdc94>
  40f624:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  40f628:	add	x8, x8, #0x29c
  40f62c:	ldr	w9, [x8]
  40f630:	cmp	w9, #0x1
  40f634:	b.ge	40f668 <sqrt@plt+0xdc88>  // b.tcont
  40f638:	sub	x0, x29, #0x40
  40f63c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  40f640:	add	x1, x1, #0xe8f
  40f644:	ldr	x2, [sp, #160]
  40f648:	ldr	x3, [sp, #160]
  40f64c:	ldr	x4, [sp, #160]
  40f650:	bl	40b408 <sqrt@plt+0x9a28>
  40f654:	b	40f658 <sqrt@plt+0xdc78>
  40f658:	stur	wzr, [x29, #-4]
  40f65c:	mov	w8, #0x1                   	// #1
  40f660:	stur	w8, [x29, #-124]
  40f664:	b	40f674 <sqrt@plt+0xdc94>
  40f668:	mov	w8, #0x1                   	// #1
  40f66c:	stur	w8, [x29, #-4]
  40f670:	stur	w8, [x29, #-124]
  40f674:	sub	x0, x29, #0x40
  40f678:	adrp	x8, 40b000 <sqrt@plt+0x9620>
  40f67c:	add	x8, x8, #0x188
  40f680:	blr	x8
  40f684:	ldur	w0, [x29, #-4]
  40f688:	add	sp, sp, #0x1f0
  40f68c:	ldr	x28, [sp, #16]
  40f690:	ldp	x29, x30, [sp], #32
  40f694:	ret
  40f698:	ldur	x0, [x29, #-72]
  40f69c:	bl	401970 <_Unwind_Resume@plt>
  40f6a0:	sub	sp, sp, #0x30
  40f6a4:	str	x0, [sp, #40]
  40f6a8:	str	x1, [sp, #32]
  40f6ac:	str	x2, [sp, #24]
  40f6b0:	str	x3, [sp, #16]
  40f6b4:	str	w4, [sp, #12]
  40f6b8:	add	sp, sp, #0x30
  40f6bc:	ret
  40f6c0:	sub	sp, sp, #0x10
  40f6c4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f6c8:	add	x8, x8, #0xb08
  40f6cc:	str	x0, [sp, #8]
  40f6d0:	ldr	x9, [x8]
  40f6d4:	str	x9, [sp]
  40f6d8:	ldr	x9, [sp, #8]
  40f6dc:	str	x9, [x8]
  40f6e0:	ldr	x0, [sp]
  40f6e4:	add	sp, sp, #0x10
  40f6e8:	ret
  40f6ec:	sub	sp, sp, #0x10
  40f6f0:	str	w0, [sp, #12]
  40f6f4:	ldr	w8, [sp, #12]
  40f6f8:	cmp	w8, #0x0
  40f6fc:	cset	w8, lt  // lt = tstop
  40f700:	mov	w9, #0x0                   	// #0
  40f704:	str	w9, [sp, #8]
  40f708:	tbnz	w8, #0, 40f72c <sqrt@plt+0xdd4c>
  40f70c:	ldrsw	x8, [sp, #12]
  40f710:	adrp	x9, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f714:	add	x9, x9, #0xdb0
  40f718:	add	x8, x9, x8
  40f71c:	ldrb	w10, [x8]
  40f720:	cmp	w10, #0x0
  40f724:	cset	w10, ne  // ne = any
  40f728:	str	w10, [sp, #8]
  40f72c:	ldr	w8, [sp, #8]
  40f730:	and	w0, w8, #0x1
  40f734:	add	sp, sp, #0x10
  40f738:	ret
  40f73c:	sub	sp, sp, #0x10
  40f740:	str	x0, [sp, #8]
  40f744:	ldr	x8, [sp, #8]
  40f748:	ldr	w0, [x8]
  40f74c:	add	sp, sp, #0x10
  40f750:	ret
  40f754:	sub	sp, sp, #0x10
  40f758:	str	x0, [sp, #8]
  40f75c:	ldr	x8, [sp, #8]
  40f760:	ldr	w0, [x8, #4]
  40f764:	add	sp, sp, #0x10
  40f768:	ret
  40f76c:	sub	sp, sp, #0x40
  40f770:	stp	x29, x30, [sp, #48]
  40f774:	add	x29, sp, #0x30
  40f778:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f77c:	add	x8, x8, #0xaac
  40f780:	stur	x0, [x29, #-16]
  40f784:	stur	w1, [x29, #-20]
  40f788:	str	w2, [sp, #24]
  40f78c:	ldur	x9, [x29, #-16]
  40f790:	ldr	w10, [x9, #56]
  40f794:	str	x8, [sp, #16]
  40f798:	str	x9, [sp, #8]
  40f79c:	cbz	w10, 40f7c4 <sqrt@plt+0xdde4>
  40f7a0:	ldur	w0, [x29, #-20]
  40f7a4:	ldr	w1, [sp, #24]
  40f7a8:	ldr	x8, [sp, #16]
  40f7ac:	ldr	w2, [x8]
  40f7b0:	ldr	x9, [sp, #8]
  40f7b4:	ldr	w3, [x9, #56]
  40f7b8:	bl	40e498 <sqrt@plt+0xcab8>
  40f7bc:	stur	w0, [x29, #-4]
  40f7c0:	b	40f804 <sqrt@plt+0xde24>
  40f7c4:	ldr	w8, [sp, #24]
  40f7c8:	ldr	x9, [sp, #16]
  40f7cc:	ldr	w10, [x9]
  40f7d0:	cmp	w8, w10
  40f7d4:	b.ne	40f7e4 <sqrt@plt+0xde04>  // b.any
  40f7d8:	ldur	w8, [x29, #-20]
  40f7dc:	str	w8, [sp, #4]
  40f7e0:	b	40f7fc <sqrt@plt+0xde1c>
  40f7e4:	ldur	w0, [x29, #-20]
  40f7e8:	ldr	w1, [sp, #24]
  40f7ec:	ldr	x8, [sp, #16]
  40f7f0:	ldr	w2, [x8]
  40f7f4:	bl	40e5d8 <sqrt@plt+0xcbf8>
  40f7f8:	str	w0, [sp, #4]
  40f7fc:	ldr	w8, [sp, #4]
  40f800:	stur	w8, [x29, #-4]
  40f804:	ldur	w0, [x29, #-4]
  40f808:	ldp	x29, x30, [sp, #48]
  40f80c:	add	sp, sp, #0x40
  40f810:	ret
  40f814:	sub	sp, sp, #0x30
  40f818:	stp	x29, x30, [sp, #32]
  40f81c:	add	x29, sp, #0x20
  40f820:	mov	w8, #0x1f7                 	// #503
  40f824:	stur	x0, [x29, #-8]
  40f828:	str	x1, [sp, #16]
  40f82c:	ldur	x0, [x29, #-8]
  40f830:	str	w8, [sp, #8]
  40f834:	bl	40f73c <sqrt@plt+0xdd5c>
  40f838:	ldr	x9, [sp, #16]
  40f83c:	str	w0, [sp, #4]
  40f840:	mov	x0, x9
  40f844:	bl	40f73c <sqrt@plt+0xdd5c>
  40f848:	ldr	w8, [sp, #4]
  40f84c:	add	w10, w0, w8, lsl #10
  40f850:	ldr	w11, [sp, #8]
  40f854:	sdiv	w12, w10, w11
  40f858:	mul	w12, w12, w11
  40f85c:	subs	w10, w10, w12
  40f860:	str	w10, [sp, #12]
  40f864:	ldr	w10, [sp, #12]
  40f868:	cmp	w10, #0x0
  40f86c:	cset	w10, ge  // ge = tcont
  40f870:	tbnz	w10, #0, 40f888 <sqrt@plt+0xdea8>
  40f874:	ldr	w8, [sp, #12]
  40f878:	mov	w9, wzr
  40f87c:	subs	w8, w9, w8
  40f880:	str	w8, [sp]
  40f884:	b	40f890 <sqrt@plt+0xdeb0>
  40f888:	ldr	w8, [sp, #12]
  40f88c:	str	w8, [sp]
  40f890:	ldr	w8, [sp]
  40f894:	mov	w0, w8
  40f898:	ldp	x29, x30, [sp, #32]
  40f89c:	add	sp, sp, #0x30
  40f8a0:	ret
  40f8a4:	sub	sp, sp, #0x20
  40f8a8:	stp	x29, x30, [sp, #16]
  40f8ac:	add	x29, sp, #0x10
  40f8b0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f8b4:	add	x8, x8, #0xa98
  40f8b8:	str	x0, [sp, #8]
  40f8bc:	ldr	x1, [sp, #8]
  40f8c0:	mov	x0, x8
  40f8c4:	bl	41424c <_ZdlPvm@@Base+0x754>
  40f8c8:	ldp	x29, x30, [sp, #16]
  40f8cc:	add	sp, sp, #0x20
  40f8d0:	ret
  40f8d4:	sub	sp, sp, #0x60
  40f8d8:	stp	x29, x30, [sp, #80]
  40f8dc:	add	x29, sp, #0x50
  40f8e0:	adrp	x8, 42e000 <stderr@@GLIBC_2.17+0x1128>
  40f8e4:	add	x8, x8, #0xf20
  40f8e8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  40f8ec:	add	x9, x9, #0xf44
  40f8f0:	adrp	x10, 42f000 <stderr@@GLIBC_2.17+0x2128>
  40f8f4:	add	x10, x10, #0xa98
  40f8f8:	stur	x0, [x29, #-8]
  40f8fc:	stur	x1, [x29, #-16]
  40f900:	ldur	x0, [x29, #-8]
  40f904:	str	x8, [sp, #40]
  40f908:	str	x9, [sp, #32]
  40f90c:	str	x10, [sp, #24]
  40f910:	bl	401690 <strlen@plt>
  40f914:	ldr	x8, [sp, #40]
  40f918:	ldr	x9, [x8]
  40f91c:	str	x0, [sp, #16]
  40f920:	mov	x0, x9
  40f924:	bl	401690 <strlen@plt>
  40f928:	ldr	x8, [sp, #16]
  40f92c:	add	x9, x8, x0
  40f930:	add	x0, x9, #0x5
  40f934:	bl	401630 <_Znam@plt>
  40f938:	stur	x0, [x29, #-24]
  40f93c:	ldur	x0, [x29, #-24]
  40f940:	ldr	x8, [sp, #40]
  40f944:	ldr	x2, [x8]
  40f948:	ldur	x3, [x29, #-8]
  40f94c:	ldr	x1, [sp, #32]
  40f950:	bl	401760 <sprintf@plt>
  40f954:	ldur	x1, [x29, #-24]
  40f958:	ldur	x2, [x29, #-16]
  40f95c:	ldr	x8, [sp, #24]
  40f960:	mov	x0, x8
  40f964:	bl	4143ec <_ZdlPvm@@Base+0x8f4>
  40f968:	stur	x0, [x29, #-32]
  40f96c:	ldur	x8, [x29, #-24]
  40f970:	str	x8, [sp, #8]
  40f974:	cbz	x8, 40f980 <sqrt@plt+0xdfa0>
  40f978:	ldr	x0, [sp, #8]
  40f97c:	bl	401860 <_ZdaPv@plt>
  40f980:	ldur	x0, [x29, #-32]
  40f984:	ldp	x29, x30, [sp, #80]
  40f988:	add	sp, sp, #0x60
  40f98c:	ret
  40f990:	sub	sp, sp, #0x40
  40f994:	str	x0, [sp, #48]
  40f998:	str	x1, [sp, #40]
  40f99c:	ldr	x8, [sp, #48]
  40f9a0:	ldr	w9, [x8]
  40f9a4:	ldr	x8, [sp, #48]
  40f9a8:	ldr	w10, [x8, #8]
  40f9ac:	add	w9, w9, w10
  40f9b0:	scvtf	d0, w9
  40f9b4:	str	d0, [sp, #32]
  40f9b8:	ldr	x8, [sp, #48]
  40f9bc:	ldr	w9, [x8, #4]
  40f9c0:	ldr	x8, [sp, #48]
  40f9c4:	ldr	w10, [x8, #12]
  40f9c8:	add	w9, w9, w10
  40f9cc:	scvtf	d0, w9
  40f9d0:	str	d0, [sp, #24]
  40f9d4:	ldr	d0, [sp, #32]
  40f9d8:	ldr	d1, [sp, #32]
  40f9dc:	fmul	d0, d0, d1
  40f9e0:	ldr	d1, [sp, #24]
  40f9e4:	ldr	d2, [sp, #24]
  40f9e8:	fmul	d1, d1, d2
  40f9ec:	fadd	d0, d0, d1
  40f9f0:	str	d0, [sp, #16]
  40f9f4:	ldr	d0, [sp, #16]
  40f9f8:	fcmp	d0, #0.0
  40f9fc:	cset	w9, ne  // ne = any
  40fa00:	tbnz	w9, #0, 40fa08 <sqrt@plt+0xe028>
  40fa04:	b	40faac <sqrt@plt+0xe0cc>
  40fa08:	ldr	x8, [sp, #48]
  40fa0c:	ldr	w9, [x8]
  40fa10:	scvtf	d0, w9
  40fa14:	ldr	x8, [sp, #40]
  40fa18:	str	d0, [x8]
  40fa1c:	ldr	x8, [sp, #48]
  40fa20:	ldr	w9, [x8, #4]
  40fa24:	scvtf	d0, w9
  40fa28:	ldr	x8, [sp, #40]
  40fa2c:	str	d0, [x8, #8]
  40fa30:	ldr	x8, [sp, #40]
  40fa34:	ldr	d0, [x8]
  40fa38:	ldr	d1, [sp, #32]
  40fa3c:	fmul	d0, d0, d1
  40fa40:	ldr	x8, [sp, #40]
  40fa44:	ldr	d1, [x8, #8]
  40fa48:	ldr	d2, [sp, #24]
  40fa4c:	fmul	d1, d1, d2
  40fa50:	fadd	d0, d0, d1
  40fa54:	ldr	d1, [sp, #16]
  40fa58:	fdiv	d0, d0, d1
  40fa5c:	fmov	d1, #5.000000000000000000e-01
  40fa60:	fsub	d0, d1, d0
  40fa64:	str	d0, [sp, #8]
  40fa68:	ldr	d0, [sp, #8]
  40fa6c:	ldr	d1, [sp, #32]
  40fa70:	fmul	d0, d0, d1
  40fa74:	ldr	x8, [sp, #40]
  40fa78:	ldr	d1, [x8]
  40fa7c:	fadd	d0, d1, d0
  40fa80:	str	d0, [x8]
  40fa84:	ldr	d0, [sp, #8]
  40fa88:	ldr	d1, [sp, #24]
  40fa8c:	fmul	d0, d0, d1
  40fa90:	ldr	x8, [sp, #40]
  40fa94:	ldr	d1, [x8, #8]
  40fa98:	fadd	d0, d1, d0
  40fa9c:	str	d0, [x8, #8]
  40faa0:	mov	w9, #0x1                   	// #1
  40faa4:	str	w9, [sp, #60]
  40faa8:	b	40fab0 <sqrt@plt+0xe0d0>
  40faac:	str	wzr, [sp, #60]
  40fab0:	ldr	w0, [sp, #60]
  40fab4:	add	sp, sp, #0x40
  40fab8:	ret
  40fabc:	sub	sp, sp, #0x90
  40fac0:	stp	x29, x30, [sp, #128]
  40fac4:	add	x29, sp, #0x80
  40fac8:	ldr	x8, [x29, #16]
  40facc:	ldr	x9, [x29, #24]
  40fad0:	stur	w0, [x29, #-4]
  40fad4:	stur	w1, [x29, #-8]
  40fad8:	stur	w2, [x29, #-12]
  40fadc:	stur	w3, [x29, #-16]
  40fae0:	stur	w4, [x29, #-20]
  40fae4:	stur	w5, [x29, #-24]
  40fae8:	stur	d0, [x29, #-32]
  40faec:	stur	d1, [x29, #-40]
  40faf0:	stur	x6, [x29, #-48]
  40faf4:	stur	x7, [x29, #-56]
  40faf8:	str	x8, [sp, #64]
  40fafc:	str	x9, [sp, #56]
  40fb00:	ldur	d0, [x29, #-32]
  40fb04:	ldur	d1, [x29, #-32]
  40fb08:	fmul	d0, d0, d1
  40fb0c:	ldur	d1, [x29, #-40]
  40fb10:	ldur	d2, [x29, #-40]
  40fb14:	fmul	d1, d1, d2
  40fb18:	fadd	d0, d0, d1
  40fb1c:	bl	4019e0 <sqrt@plt>
  40fb20:	fcvtzs	w10, d0
  40fb24:	str	w10, [sp, #52]
  40fb28:	ldur	w10, [x29, #-4]
  40fb2c:	ldur	w11, [x29, #-12]
  40fb30:	add	w10, w10, w11
  40fb34:	str	w10, [sp, #48]
  40fb38:	ldur	w10, [x29, #-8]
  40fb3c:	ldur	w11, [x29, #-16]
  40fb40:	add	w10, w10, w11
  40fb44:	str	w10, [sp, #44]
  40fb48:	ldr	w10, [sp, #48]
  40fb4c:	ldur	w11, [x29, #-20]
  40fb50:	add	w10, w10, w11
  40fb54:	str	w10, [sp, #40]
  40fb58:	ldr	w10, [sp, #44]
  40fb5c:	ldur	w11, [x29, #-24]
  40fb60:	add	w10, w10, w11
  40fb64:	str	w10, [sp, #36]
  40fb68:	ldr	w10, [sp, #40]
  40fb6c:	ldr	w11, [sp, #48]
  40fb70:	subs	w10, w10, w11
  40fb74:	str	w10, [sp, #32]
  40fb78:	ldr	w10, [sp, #36]
  40fb7c:	ldr	w11, [sp, #44]
  40fb80:	subs	w10, w10, w11
  40fb84:	str	w10, [sp, #28]
  40fb88:	ldur	w10, [x29, #-4]
  40fb8c:	ldr	w11, [sp, #48]
  40fb90:	subs	w10, w10, w11
  40fb94:	str	w10, [sp, #24]
  40fb98:	ldur	w10, [x29, #-8]
  40fb9c:	ldr	w11, [sp, #44]
  40fba0:	subs	w10, w10, w11
  40fba4:	str	w10, [sp, #20]
  40fba8:	ldr	w10, [sp, #32]
  40fbac:	ldur	x8, [x29, #-56]
  40fbb0:	str	w10, [x8]
  40fbb4:	ldur	x8, [x29, #-48]
  40fbb8:	str	w10, [x8]
  40fbbc:	ldr	w10, [sp, #28]
  40fbc0:	ldr	x8, [sp, #56]
  40fbc4:	str	w10, [x8]
  40fbc8:	ldr	x8, [sp, #64]
  40fbcc:	str	w10, [x8]
  40fbd0:	ldr	w10, [sp, #24]
  40fbd4:	ldur	x8, [x29, #-56]
  40fbd8:	ldr	w11, [x8]
  40fbdc:	cmp	w10, w11
  40fbe0:	b.le	40fbf4 <sqrt@plt+0xe214>
  40fbe4:	ldr	w8, [sp, #24]
  40fbe8:	ldur	x9, [x29, #-56]
  40fbec:	str	w8, [x9]
  40fbf0:	b	40fc14 <sqrt@plt+0xe234>
  40fbf4:	ldr	w8, [sp, #24]
  40fbf8:	ldur	x9, [x29, #-48]
  40fbfc:	ldr	w10, [x9]
  40fc00:	cmp	w8, w10
  40fc04:	b.ge	40fc14 <sqrt@plt+0xe234>  // b.tcont
  40fc08:	ldr	w8, [sp, #24]
  40fc0c:	ldur	x9, [x29, #-48]
  40fc10:	str	w8, [x9]
  40fc14:	ldr	w8, [sp, #20]
  40fc18:	ldr	x9, [sp, #56]
  40fc1c:	ldr	w10, [x9]
  40fc20:	cmp	w8, w10
  40fc24:	b.le	40fc38 <sqrt@plt+0xe258>
  40fc28:	ldr	w8, [sp, #20]
  40fc2c:	ldr	x9, [sp, #56]
  40fc30:	str	w8, [x9]
  40fc34:	b	40fc58 <sqrt@plt+0xe278>
  40fc38:	ldr	w8, [sp, #20]
  40fc3c:	ldr	x9, [sp, #64]
  40fc40:	ldr	w10, [x9]
  40fc44:	cmp	w8, w10
  40fc48:	b.ge	40fc58 <sqrt@plt+0xe278>  // b.tcont
  40fc4c:	ldr	w8, [sp, #20]
  40fc50:	ldr	x9, [sp, #64]
  40fc54:	str	w8, [x9]
  40fc58:	ldr	w8, [sp, #32]
  40fc5c:	cmp	w8, #0x0
  40fc60:	cset	w8, lt  // lt = tstop
  40fc64:	tbnz	w8, #0, 40fc84 <sqrt@plt+0xe2a4>
  40fc68:	ldr	w8, [sp, #28]
  40fc6c:	mov	w9, wzr
  40fc70:	mov	w10, #0x3                   	// #3
  40fc74:	cmp	w8, #0x0
  40fc78:	csel	w8, w9, w10, ge  // ge = tcont
  40fc7c:	str	w8, [sp, #16]
  40fc80:	b	40fc9c <sqrt@plt+0xe2bc>
  40fc84:	ldr	w8, [sp, #28]
  40fc88:	mov	w9, #0x2                   	// #2
  40fc8c:	mov	w10, #0x1                   	// #1
  40fc90:	cmp	w8, #0x0
  40fc94:	csel	w8, w10, w9, ge  // ge = tcont
  40fc98:	str	w8, [sp, #16]
  40fc9c:	ldr	w8, [sp, #24]
  40fca0:	cmp	w8, #0x0
  40fca4:	cset	w8, lt  // lt = tstop
  40fca8:	tbnz	w8, #0, 40fcc8 <sqrt@plt+0xe2e8>
  40fcac:	ldr	w8, [sp, #20]
  40fcb0:	mov	w9, wzr
  40fcb4:	mov	w10, #0x3                   	// #3
  40fcb8:	cmp	w8, #0x0
  40fcbc:	csel	w8, w9, w10, ge  // ge = tcont
  40fcc0:	str	w8, [sp, #12]
  40fcc4:	b	40fce0 <sqrt@plt+0xe300>
  40fcc8:	ldr	w8, [sp, #20]
  40fccc:	mov	w9, #0x2                   	// #2
  40fcd0:	mov	w10, #0x1                   	// #1
  40fcd4:	cmp	w8, #0x0
  40fcd8:	csel	w8, w10, w9, ge  // ge = tcont
  40fcdc:	str	w8, [sp, #12]
  40fce0:	ldr	w8, [sp, #16]
  40fce4:	ldr	w9, [sp, #12]
  40fce8:	cmp	w8, w9
  40fcec:	b.gt	40fd38 <sqrt@plt+0xe358>
  40fcf0:	ldr	w8, [sp, #16]
  40fcf4:	ldr	w9, [sp, #12]
  40fcf8:	cmp	w8, w9
  40fcfc:	b.ne	40fd44 <sqrt@plt+0xe364>  // b.any
  40fd00:	ldr	w8, [sp, #32]
  40fd04:	scvtf	d0, w8
  40fd08:	ldr	w8, [sp, #20]
  40fd0c:	scvtf	d1, w8
  40fd10:	fmul	d0, d0, d1
  40fd14:	ldr	w8, [sp, #24]
  40fd18:	scvtf	d1, w8
  40fd1c:	ldr	w8, [sp, #28]
  40fd20:	scvtf	d2, w8
  40fd24:	fmul	d1, d1, d2
  40fd28:	fcmp	d0, d1
  40fd2c:	cset	w8, mi  // mi = first
  40fd30:	tbnz	w8, #0, 40fd38 <sqrt@plt+0xe358>
  40fd34:	b	40fd44 <sqrt@plt+0xe364>
  40fd38:	ldr	w8, [sp, #12]
  40fd3c:	add	w8, w8, #0x4
  40fd40:	str	w8, [sp, #12]
  40fd44:	ldr	w8, [sp, #16]
  40fd48:	str	w8, [sp, #8]
  40fd4c:	ldr	w8, [sp, #8]
  40fd50:	ldr	w9, [sp, #12]
  40fd54:	cmp	w8, w9
  40fd58:	b.ge	40fdfc <sqrt@plt+0xe41c>  // b.tcont
  40fd5c:	ldr	w8, [sp, #8]
  40fd60:	mov	w9, #0x4                   	// #4
  40fd64:	sdiv	w10, w8, w9
  40fd68:	mul	w9, w10, w9
  40fd6c:	subs	w8, w8, w9
  40fd70:	subs	w8, w8, #0x0
  40fd74:	mov	w11, w8
  40fd78:	ubfx	x11, x11, #0, #32
  40fd7c:	cmp	x11, #0x3
  40fd80:	str	x11, [sp]
  40fd84:	b.hi	40fdec <sqrt@plt+0xe40c>  // b.pmore
  40fd88:	adrp	x8, 416000 <_ZdlPvm@@Base+0x2508>
  40fd8c:	add	x8, x8, #0xf50
  40fd90:	ldr	x11, [sp]
  40fd94:	ldrsw	x10, [x8, x11, lsl #2]
  40fd98:	add	x9, x8, x10
  40fd9c:	br	x9
  40fda0:	ldr	w8, [sp, #52]
  40fda4:	ldr	x9, [sp, #56]
  40fda8:	str	w8, [x9]
  40fdac:	b	40fdec <sqrt@plt+0xe40c>
  40fdb0:	ldr	w8, [sp, #52]
  40fdb4:	mov	w9, wzr
  40fdb8:	subs	w8, w9, w8
  40fdbc:	ldur	x10, [x29, #-48]
  40fdc0:	str	w8, [x10]
  40fdc4:	b	40fdec <sqrt@plt+0xe40c>
  40fdc8:	ldr	w8, [sp, #52]
  40fdcc:	mov	w9, wzr
  40fdd0:	subs	w8, w9, w8
  40fdd4:	ldr	x10, [sp, #64]
  40fdd8:	str	w8, [x10]
  40fddc:	b	40fdec <sqrt@plt+0xe40c>
  40fde0:	ldr	w8, [sp, #52]
  40fde4:	ldur	x9, [x29, #-56]
  40fde8:	str	w8, [x9]
  40fdec:	ldr	w8, [sp, #8]
  40fdf0:	add	w8, w8, #0x1
  40fdf4:	str	w8, [sp, #8]
  40fdf8:	b	40fd4c <sqrt@plt+0xe36c>
  40fdfc:	ldr	w8, [sp, #48]
  40fe00:	ldur	x9, [x29, #-48]
  40fe04:	ldr	w10, [x9]
  40fe08:	add	w8, w10, w8
  40fe0c:	str	w8, [x9]
  40fe10:	ldr	w8, [sp, #48]
  40fe14:	ldur	x9, [x29, #-56]
  40fe18:	ldr	w10, [x9]
  40fe1c:	add	w8, w10, w8
  40fe20:	str	w8, [x9]
  40fe24:	ldr	w8, [sp, #44]
  40fe28:	ldr	x9, [sp, #64]
  40fe2c:	ldr	w10, [x9]
  40fe30:	add	w8, w10, w8
  40fe34:	str	w8, [x9]
  40fe38:	ldr	w8, [sp, #44]
  40fe3c:	ldr	x9, [sp, #56]
  40fe40:	ldr	w10, [x9]
  40fe44:	add	w8, w10, w8
  40fe48:	str	w8, [x9]
  40fe4c:	ldp	x29, x30, [sp, #128]
  40fe50:	add	sp, sp, #0x90
  40fe54:	ret
  40fe58:	sub	sp, sp, #0xe0
  40fe5c:	stp	x29, x30, [sp, #208]
  40fe60:	add	x29, sp, #0xd0
  40fe64:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe68:	add	x8, x8, #0xed8
  40fe6c:	stur	w0, [x29, #-8]
  40fe70:	stur	x1, [x29, #-16]
  40fe74:	stur	x2, [x29, #-24]
  40fe78:	stur	x3, [x29, #-32]
  40fe7c:	stur	x4, [x29, #-40]
  40fe80:	stur	w5, [x29, #-44]
  40fe84:	stur	w6, [x29, #-48]
  40fe88:	stur	x7, [x29, #-56]
  40fe8c:	ldur	x9, [x29, #-56]
  40fe90:	ldr	w10, [x9, #4]
  40fe94:	stur	w10, [x29, #-60]
  40fe98:	ldur	x9, [x29, #-24]
  40fe9c:	ldrb	w10, [x9]
  40fea0:	cmp	w10, #0x3a
  40fea4:	str	x8, [sp, #40]
  40fea8:	b.ne	40feb0 <sqrt@plt+0xe4d0>  // b.any
  40feac:	stur	wzr, [x29, #-60]
  40feb0:	ldur	w8, [x29, #-8]
  40feb4:	cmp	w8, #0x1
  40feb8:	b.ge	40fec8 <sqrt@plt+0xe4e8>  // b.tcont
  40febc:	mov	w8, #0xffffffff            	// #-1
  40fec0:	stur	w8, [x29, #-4]
  40fec4:	b	411010 <sqrt@plt+0xf630>
  40fec8:	ldur	x8, [x29, #-56]
  40fecc:	mov	x9, xzr
  40fed0:	str	x9, [x8, #16]
  40fed4:	ldur	x8, [x29, #-56]
  40fed8:	ldr	w10, [x8]
  40fedc:	cbz	w10, 40feec <sqrt@plt+0xe50c>
  40fee0:	ldur	x8, [x29, #-56]
  40fee4:	ldr	w9, [x8, #24]
  40fee8:	cbnz	w9, 40ff2c <sqrt@plt+0xe54c>
  40feec:	ldur	x8, [x29, #-56]
  40fef0:	ldr	w9, [x8]
  40fef4:	cbnz	w9, 40ff04 <sqrt@plt+0xe524>
  40fef8:	ldur	x8, [x29, #-56]
  40fefc:	mov	w9, #0x1                   	// #1
  40ff00:	str	w9, [x8]
  40ff04:	ldur	w0, [x29, #-8]
  40ff08:	ldur	x1, [x29, #-16]
  40ff0c:	ldur	x2, [x29, #-24]
  40ff10:	ldur	w3, [x29, #-48]
  40ff14:	ldur	x4, [x29, #-56]
  40ff18:	bl	411020 <sqrt@plt+0xf640>
  40ff1c:	stur	x0, [x29, #-24]
  40ff20:	ldur	x8, [x29, #-56]
  40ff24:	mov	w9, #0x1                   	// #1
  40ff28:	str	w9, [x8, #24]
  40ff2c:	ldur	x8, [x29, #-56]
  40ff30:	ldr	x8, [x8, #32]
  40ff34:	cbz	x8, 40ff48 <sqrt@plt+0xe568>
  40ff38:	ldur	x8, [x29, #-56]
  40ff3c:	ldr	x8, [x8, #32]
  40ff40:	ldrb	w9, [x8]
  40ff44:	cbnz	w9, 4102f8 <sqrt@plt+0xe918>
  40ff48:	ldur	x8, [x29, #-56]
  40ff4c:	ldr	w9, [x8, #52]
  40ff50:	ldur	x8, [x29, #-56]
  40ff54:	ldr	w10, [x8]
  40ff58:	cmp	w9, w10
  40ff5c:	b.le	40ff70 <sqrt@plt+0xe590>
  40ff60:	ldur	x8, [x29, #-56]
  40ff64:	ldr	w9, [x8]
  40ff68:	ldur	x8, [x29, #-56]
  40ff6c:	str	w9, [x8, #52]
  40ff70:	ldur	x8, [x29, #-56]
  40ff74:	ldr	w9, [x8, #48]
  40ff78:	ldur	x8, [x29, #-56]
  40ff7c:	ldr	w10, [x8]
  40ff80:	cmp	w9, w10
  40ff84:	b.le	40ff98 <sqrt@plt+0xe5b8>
  40ff88:	ldur	x8, [x29, #-56]
  40ff8c:	ldr	w9, [x8]
  40ff90:	ldur	x8, [x29, #-56]
  40ff94:	str	w9, [x8, #48]
  40ff98:	ldur	x8, [x29, #-56]
  40ff9c:	ldr	w9, [x8, #40]
  40ffa0:	cmp	w9, #0x1
  40ffa4:	b.ne	4100c0 <sqrt@plt+0xe6e0>  // b.any
  40ffa8:	ldur	x8, [x29, #-56]
  40ffac:	ldr	w9, [x8, #48]
  40ffb0:	ldur	x8, [x29, #-56]
  40ffb4:	ldr	w10, [x8, #52]
  40ffb8:	cmp	w9, w10
  40ffbc:	b.eq	40ffe8 <sqrt@plt+0xe608>  // b.none
  40ffc0:	ldur	x8, [x29, #-56]
  40ffc4:	ldr	w9, [x8, #52]
  40ffc8:	ldur	x8, [x29, #-56]
  40ffcc:	ldr	w10, [x8]
  40ffd0:	cmp	w9, w10
  40ffd4:	b.eq	40ffe8 <sqrt@plt+0xe608>  // b.none
  40ffd8:	ldur	x0, [x29, #-16]
  40ffdc:	ldur	x1, [x29, #-56]
  40ffe0:	bl	411130 <sqrt@plt+0xf750>
  40ffe4:	b	410010 <sqrt@plt+0xe630>
  40ffe8:	ldur	x8, [x29, #-56]
  40ffec:	ldr	w9, [x8, #52]
  40fff0:	ldur	x8, [x29, #-56]
  40fff4:	ldr	w10, [x8]
  40fff8:	cmp	w9, w10
  40fffc:	b.eq	410010 <sqrt@plt+0xe630>  // b.none
  410000:	ldur	x8, [x29, #-56]
  410004:	ldr	w9, [x8]
  410008:	ldur	x8, [x29, #-56]
  41000c:	str	w9, [x8, #48]
  410010:	ldur	x8, [x29, #-56]
  410014:	ldr	w9, [x8]
  410018:	ldur	w10, [x29, #-8]
  41001c:	mov	w11, #0x0                   	// #0
  410020:	cmp	w9, w10
  410024:	str	w11, [sp, #36]
  410028:	b.ge	410090 <sqrt@plt+0xe6b0>  // b.tcont
  41002c:	ldur	x8, [x29, #-16]
  410030:	ldur	x9, [x29, #-56]
  410034:	ldrsw	x9, [x9]
  410038:	mov	x10, #0x8                   	// #8
  41003c:	mul	x9, x10, x9
  410040:	add	x8, x8, x9
  410044:	ldr	x8, [x8]
  410048:	ldrb	w11, [x8]
  41004c:	mov	w12, #0x1                   	// #1
  410050:	cmp	w11, #0x2d
  410054:	str	w12, [sp, #32]
  410058:	b.ne	410088 <sqrt@plt+0xe6a8>  // b.any
  41005c:	ldur	x8, [x29, #-16]
  410060:	ldur	x9, [x29, #-56]
  410064:	ldrsw	x9, [x9]
  410068:	mov	x10, #0x8                   	// #8
  41006c:	mul	x9, x10, x9
  410070:	add	x8, x8, x9
  410074:	ldr	x8, [x8]
  410078:	ldrb	w11, [x8, #1]
  41007c:	cmp	w11, #0x0
  410080:	cset	w11, eq  // eq = none
  410084:	str	w11, [sp, #32]
  410088:	ldr	w8, [sp, #32]
  41008c:	str	w8, [sp, #36]
  410090:	ldr	w8, [sp, #36]
  410094:	tbnz	w8, #0, 41009c <sqrt@plt+0xe6bc>
  410098:	b	4100b0 <sqrt@plt+0xe6d0>
  41009c:	ldur	x8, [x29, #-56]
  4100a0:	ldr	w9, [x8]
  4100a4:	add	w9, w9, #0x1
  4100a8:	str	w9, [x8]
  4100ac:	b	410010 <sqrt@plt+0xe630>
  4100b0:	ldur	x8, [x29, #-56]
  4100b4:	ldr	w9, [x8]
  4100b8:	ldur	x8, [x29, #-56]
  4100bc:	str	w9, [x8, #52]
  4100c0:	ldur	x8, [x29, #-56]
  4100c4:	ldr	w9, [x8]
  4100c8:	ldur	w10, [x29, #-8]
  4100cc:	cmp	w9, w10
  4100d0:	b.eq	410190 <sqrt@plt+0xe7b0>  // b.none
  4100d4:	ldur	x8, [x29, #-16]
  4100d8:	ldur	x9, [x29, #-56]
  4100dc:	ldrsw	x9, [x9]
  4100e0:	mov	x10, #0x8                   	// #8
  4100e4:	mul	x9, x10, x9
  4100e8:	add	x8, x8, x9
  4100ec:	ldr	x0, [x8]
  4100f0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  4100f4:	add	x1, x1, #0xaa1
  4100f8:	bl	4018a0 <strcmp@plt>
  4100fc:	cbnz	w0, 410190 <sqrt@plt+0xe7b0>
  410100:	ldur	x8, [x29, #-56]
  410104:	ldr	w9, [x8]
  410108:	add	w9, w9, #0x1
  41010c:	str	w9, [x8]
  410110:	ldur	x8, [x29, #-56]
  410114:	ldr	w9, [x8, #48]
  410118:	ldur	x8, [x29, #-56]
  41011c:	ldr	w10, [x8, #52]
  410120:	cmp	w9, w10
  410124:	b.eq	410150 <sqrt@plt+0xe770>  // b.none
  410128:	ldur	x8, [x29, #-56]
  41012c:	ldr	w9, [x8, #52]
  410130:	ldur	x8, [x29, #-56]
  410134:	ldr	w10, [x8]
  410138:	cmp	w9, w10
  41013c:	b.eq	410150 <sqrt@plt+0xe770>  // b.none
  410140:	ldur	x0, [x29, #-16]
  410144:	ldur	x1, [x29, #-56]
  410148:	bl	411130 <sqrt@plt+0xf750>
  41014c:	b	410178 <sqrt@plt+0xe798>
  410150:	ldur	x8, [x29, #-56]
  410154:	ldr	w9, [x8, #48]
  410158:	ldur	x8, [x29, #-56]
  41015c:	ldr	w10, [x8, #52]
  410160:	cmp	w9, w10
  410164:	b.ne	410178 <sqrt@plt+0xe798>  // b.any
  410168:	ldur	x8, [x29, #-56]
  41016c:	ldr	w9, [x8]
  410170:	ldur	x8, [x29, #-56]
  410174:	str	w9, [x8, #48]
  410178:	ldur	w8, [x29, #-8]
  41017c:	ldur	x9, [x29, #-56]
  410180:	str	w8, [x9, #52]
  410184:	ldur	w8, [x29, #-8]
  410188:	ldur	x9, [x29, #-56]
  41018c:	str	w8, [x9]
  410190:	ldur	x8, [x29, #-56]
  410194:	ldr	w9, [x8]
  410198:	ldur	w10, [x29, #-8]
  41019c:	cmp	w9, w10
  4101a0:	b.ne	4101d8 <sqrt@plt+0xe7f8>  // b.any
  4101a4:	ldur	x8, [x29, #-56]
  4101a8:	ldr	w9, [x8, #48]
  4101ac:	ldur	x8, [x29, #-56]
  4101b0:	ldr	w10, [x8, #52]
  4101b4:	cmp	w9, w10
  4101b8:	b.eq	4101cc <sqrt@plt+0xe7ec>  // b.none
  4101bc:	ldur	x8, [x29, #-56]
  4101c0:	ldr	w9, [x8, #48]
  4101c4:	ldur	x8, [x29, #-56]
  4101c8:	str	w9, [x8]
  4101cc:	mov	w8, #0xffffffff            	// #-1
  4101d0:	stur	w8, [x29, #-4]
  4101d4:	b	411010 <sqrt@plt+0xf630>
  4101d8:	ldur	x8, [x29, #-16]
  4101dc:	ldur	x9, [x29, #-56]
  4101e0:	ldrsw	x9, [x9]
  4101e4:	mov	x10, #0x8                   	// #8
  4101e8:	mul	x9, x10, x9
  4101ec:	add	x8, x8, x9
  4101f0:	ldr	x8, [x8]
  4101f4:	ldrb	w11, [x8]
  4101f8:	cmp	w11, #0x2d
  4101fc:	b.ne	410224 <sqrt@plt+0xe844>  // b.any
  410200:	ldur	x8, [x29, #-16]
  410204:	ldur	x9, [x29, #-56]
  410208:	ldrsw	x9, [x9]
  41020c:	mov	x10, #0x8                   	// #8
  410210:	mul	x9, x10, x9
  410214:	add	x8, x8, x9
  410218:	ldr	x8, [x8]
  41021c:	ldrb	w11, [x8, #1]
  410220:	cbnz	w11, 410278 <sqrt@plt+0xe898>
  410224:	ldur	x8, [x29, #-56]
  410228:	ldr	w9, [x8, #40]
  41022c:	cbnz	w9, 41023c <sqrt@plt+0xe85c>
  410230:	mov	w8, #0xffffffff            	// #-1
  410234:	stur	w8, [x29, #-4]
  410238:	b	411010 <sqrt@plt+0xf630>
  41023c:	ldur	x8, [x29, #-16]
  410240:	ldur	x9, [x29, #-56]
  410244:	ldrsw	x10, [x9]
  410248:	mov	w11, w10
  41024c:	mov	w12, #0x1                   	// #1
  410250:	add	w11, w11, #0x1
  410254:	str	w11, [x9]
  410258:	mov	x9, #0x8                   	// #8
  41025c:	mul	x9, x9, x10
  410260:	add	x8, x8, x9
  410264:	ldr	x8, [x8]
  410268:	ldur	x9, [x29, #-56]
  41026c:	str	x8, [x9, #16]
  410270:	stur	w12, [x29, #-4]
  410274:	b	411010 <sqrt@plt+0xf630>
  410278:	ldur	x8, [x29, #-16]
  41027c:	ldur	x9, [x29, #-56]
  410280:	ldrsw	x9, [x9]
  410284:	mov	x10, #0x8                   	// #8
  410288:	mul	x9, x10, x9
  41028c:	add	x8, x8, x9
  410290:	ldr	x8, [x8]
  410294:	add	x8, x8, #0x1
  410298:	ldur	x9, [x29, #-32]
  41029c:	mov	w11, #0x0                   	// #0
  4102a0:	str	x8, [sp, #24]
  4102a4:	str	w11, [sp, #20]
  4102a8:	cbz	x9, 4102d8 <sqrt@plt+0xe8f8>
  4102ac:	ldur	x8, [x29, #-16]
  4102b0:	ldur	x9, [x29, #-56]
  4102b4:	ldrsw	x9, [x9]
  4102b8:	mov	x10, #0x8                   	// #8
  4102bc:	mul	x9, x10, x9
  4102c0:	add	x8, x8, x9
  4102c4:	ldr	x8, [x8]
  4102c8:	ldrb	w11, [x8, #1]
  4102cc:	cmp	w11, #0x2d
  4102d0:	cset	w11, eq  // eq = none
  4102d4:	str	w11, [sp, #20]
  4102d8:	ldr	w8, [sp, #20]
  4102dc:	and	w8, w8, #0x1
  4102e0:	mov	w0, w8
  4102e4:	sxtw	x9, w0
  4102e8:	ldr	x10, [sp, #24]
  4102ec:	add	x9, x10, x9
  4102f0:	ldur	x11, [x29, #-56]
  4102f4:	str	x9, [x11, #32]
  4102f8:	ldur	x8, [x29, #-32]
  4102fc:	cbz	x8, 41093c <sqrt@plt+0xef5c>
  410300:	ldur	x8, [x29, #-16]
  410304:	ldur	x9, [x29, #-56]
  410308:	ldrsw	x9, [x9]
  41030c:	mov	x10, #0x8                   	// #8
  410310:	mul	x9, x10, x9
  410314:	add	x8, x8, x9
  410318:	ldr	x8, [x8]
  41031c:	ldrb	w11, [x8, #1]
  410320:	cmp	w11, #0x2d
  410324:	b.eq	410380 <sqrt@plt+0xe9a0>  // b.none
  410328:	ldur	w8, [x29, #-44]
  41032c:	cbz	w8, 41093c <sqrt@plt+0xef5c>
  410330:	ldur	x8, [x29, #-16]
  410334:	ldur	x9, [x29, #-56]
  410338:	ldrsw	x9, [x9]
  41033c:	mov	x10, #0x8                   	// #8
  410340:	mul	x9, x10, x9
  410344:	add	x8, x8, x9
  410348:	ldr	x8, [x8]
  41034c:	ldrb	w11, [x8, #2]
  410350:	cbnz	w11, 410380 <sqrt@plt+0xe9a0>
  410354:	ldur	x0, [x29, #-24]
  410358:	ldur	x8, [x29, #-16]
  41035c:	ldur	x9, [x29, #-56]
  410360:	ldrsw	x9, [x9]
  410364:	mov	x10, #0x8                   	// #8
  410368:	mul	x9, x10, x9
  41036c:	add	x8, x8, x9
  410370:	ldr	x8, [x8]
  410374:	ldrb	w1, [x8, #1]
  410378:	bl	401720 <strchr@plt>
  41037c:	cbnz	x0, 41093c <sqrt@plt+0xef5c>
  410380:	mov	x8, xzr
  410384:	stur	x8, [x29, #-88]
  410388:	stur	wzr, [x29, #-92]
  41038c:	stur	wzr, [x29, #-96]
  410390:	mov	w9, #0xffffffff            	// #-1
  410394:	stur	w9, [x29, #-100]
  410398:	ldur	x8, [x29, #-56]
  41039c:	ldr	x8, [x8, #32]
  4103a0:	stur	x8, [x29, #-72]
  4103a4:	ldur	x8, [x29, #-72]
  4103a8:	ldrb	w9, [x8]
  4103ac:	mov	w10, #0x0                   	// #0
  4103b0:	str	w10, [sp, #16]
  4103b4:	cbz	w9, 4103cc <sqrt@plt+0xe9ec>
  4103b8:	ldur	x8, [x29, #-72]
  4103bc:	ldrb	w9, [x8]
  4103c0:	cmp	w9, #0x3d
  4103c4:	cset	w9, ne  // ne = any
  4103c8:	str	w9, [sp, #16]
  4103cc:	ldr	w8, [sp, #16]
  4103d0:	tbnz	w8, #0, 4103d8 <sqrt@plt+0xe9f8>
  4103d4:	b	4103e8 <sqrt@plt+0xea08>
  4103d8:	ldur	x8, [x29, #-72]
  4103dc:	add	x8, x8, #0x1
  4103e0:	stur	x8, [x29, #-72]
  4103e4:	b	4103a4 <sqrt@plt+0xe9c4>
  4103e8:	ldur	x8, [x29, #-32]
  4103ec:	stur	x8, [x29, #-80]
  4103f0:	str	wzr, [sp, #104]
  4103f4:	ldur	x8, [x29, #-80]
  4103f8:	ldr	x8, [x8]
  4103fc:	cbz	x8, 410500 <sqrt@plt+0xeb20>
  410400:	ldur	x8, [x29, #-80]
  410404:	ldr	x0, [x8]
  410408:	ldur	x8, [x29, #-56]
  41040c:	ldr	x1, [x8, #32]
  410410:	ldur	x8, [x29, #-72]
  410414:	ldur	x9, [x29, #-56]
  410418:	ldr	x9, [x9, #32]
  41041c:	subs	x2, x8, x9
  410420:	bl	4017d0 <strncmp@plt>
  410424:	cbnz	w0, 4104e4 <sqrt@plt+0xeb04>
  410428:	ldur	x8, [x29, #-72]
  41042c:	ldur	x9, [x29, #-56]
  410430:	ldr	x9, [x9, #32]
  410434:	subs	x8, x8, x9
  410438:	ldur	x9, [x29, #-80]
  41043c:	ldr	x0, [x9]
  410440:	str	w8, [sp, #12]
  410444:	bl	401690 <strlen@plt>
  410448:	ldr	w8, [sp, #12]
  41044c:	cmp	w8, w0
  410450:	b.ne	410470 <sqrt@plt+0xea90>  // b.any
  410454:	ldur	x8, [x29, #-80]
  410458:	stur	x8, [x29, #-88]
  41045c:	ldr	w9, [sp, #104]
  410460:	stur	w9, [x29, #-100]
  410464:	mov	w9, #0x1                   	// #1
  410468:	stur	w9, [x29, #-92]
  41046c:	b	410500 <sqrt@plt+0xeb20>
  410470:	ldur	x8, [x29, #-88]
  410474:	cbnz	x8, 41048c <sqrt@plt+0xeaac>
  410478:	ldur	x8, [x29, #-80]
  41047c:	stur	x8, [x29, #-88]
  410480:	ldr	w9, [sp, #104]
  410484:	stur	w9, [x29, #-100]
  410488:	b	4104e4 <sqrt@plt+0xeb04>
  41048c:	ldur	w8, [x29, #-44]
  410490:	cbnz	w8, 4104dc <sqrt@plt+0xeafc>
  410494:	ldur	x8, [x29, #-88]
  410498:	ldr	w9, [x8, #8]
  41049c:	ldur	x8, [x29, #-80]
  4104a0:	ldr	w10, [x8, #8]
  4104a4:	cmp	w9, w10
  4104a8:	b.ne	4104dc <sqrt@plt+0xeafc>  // b.any
  4104ac:	ldur	x8, [x29, #-88]
  4104b0:	ldr	x8, [x8, #16]
  4104b4:	ldur	x9, [x29, #-80]
  4104b8:	ldr	x9, [x9, #16]
  4104bc:	cmp	x8, x9
  4104c0:	b.ne	4104dc <sqrt@plt+0xeafc>  // b.any
  4104c4:	ldur	x8, [x29, #-88]
  4104c8:	ldr	w9, [x8, #24]
  4104cc:	ldur	x8, [x29, #-80]
  4104d0:	ldr	w10, [x8, #24]
  4104d4:	cmp	w9, w10
  4104d8:	b.eq	4104e4 <sqrt@plt+0xeb04>  // b.none
  4104dc:	mov	w8, #0x1                   	// #1
  4104e0:	stur	w8, [x29, #-96]
  4104e4:	ldur	x8, [x29, #-80]
  4104e8:	add	x8, x8, #0x20
  4104ec:	stur	x8, [x29, #-80]
  4104f0:	ldr	w9, [sp, #104]
  4104f4:	add	w9, w9, #0x1
  4104f8:	str	w9, [sp, #104]
  4104fc:	b	4103f4 <sqrt@plt+0xea14>
  410500:	ldur	w8, [x29, #-96]
  410504:	cbz	w8, 410590 <sqrt@plt+0xebb0>
  410508:	ldur	w8, [x29, #-92]
  41050c:	cbnz	w8, 410590 <sqrt@plt+0xebb0>
  410510:	ldur	w8, [x29, #-60]
  410514:	cbz	w8, 410550 <sqrt@plt+0xeb70>
  410518:	ldr	x8, [sp, #40]
  41051c:	ldr	x0, [x8]
  410520:	ldur	x9, [x29, #-16]
  410524:	ldr	x2, [x9]
  410528:	ldur	x9, [x29, #-16]
  41052c:	ldur	x10, [x29, #-56]
  410530:	ldrsw	x10, [x10]
  410534:	mov	x11, #0x8                   	// #8
  410538:	mul	x10, x11, x10
  41053c:	add	x9, x9, x10
  410540:	ldr	x3, [x9]
  410544:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  410548:	add	x1, x1, #0xf60
  41054c:	bl	4016a0 <fprintf@plt>
  410550:	ldur	x8, [x29, #-56]
  410554:	ldr	x0, [x8, #32]
  410558:	bl	401690 <strlen@plt>
  41055c:	ldur	x8, [x29, #-56]
  410560:	ldr	x9, [x8, #32]
  410564:	add	x9, x9, x0
  410568:	str	x9, [x8, #32]
  41056c:	ldur	x8, [x29, #-56]
  410570:	ldr	w10, [x8]
  410574:	add	w10, w10, #0x1
  410578:	str	w10, [x8]
  41057c:	ldur	x8, [x29, #-56]
  410580:	str	wzr, [x8, #8]
  410584:	mov	w10, #0x3f                  	// #63
  410588:	stur	w10, [x29, #-4]
  41058c:	b	411010 <sqrt@plt+0xf630>
  410590:	ldur	x8, [x29, #-88]
  410594:	cbz	x8, 410824 <sqrt@plt+0xee44>
  410598:	ldur	w8, [x29, #-100]
  41059c:	str	w8, [sp, #104]
  4105a0:	ldur	x9, [x29, #-56]
  4105a4:	ldr	w8, [x9]
  4105a8:	add	w8, w8, #0x1
  4105ac:	str	w8, [x9]
  4105b0:	ldur	x9, [x29, #-72]
  4105b4:	ldrb	w8, [x9]
  4105b8:	cbz	w8, 4106cc <sqrt@plt+0xecec>
  4105bc:	ldur	x8, [x29, #-88]
  4105c0:	ldr	w9, [x8, #8]
  4105c4:	cbz	w9, 4105dc <sqrt@plt+0xebfc>
  4105c8:	ldur	x8, [x29, #-72]
  4105cc:	add	x8, x8, #0x1
  4105d0:	ldur	x9, [x29, #-56]
  4105d4:	str	x8, [x9, #16]
  4105d8:	b	4106c8 <sqrt@plt+0xece8>
  4105dc:	ldur	w8, [x29, #-60]
  4105e0:	cbz	w8, 410690 <sqrt@plt+0xecb0>
  4105e4:	ldur	x8, [x29, #-16]
  4105e8:	ldur	x9, [x29, #-56]
  4105ec:	ldr	w10, [x9]
  4105f0:	subs	w10, w10, #0x1
  4105f4:	mov	w0, w10
  4105f8:	sxtw	x9, w0
  4105fc:	mov	x11, #0x8                   	// #8
  410600:	mul	x9, x11, x9
  410604:	add	x8, x8, x9
  410608:	ldr	x8, [x8]
  41060c:	ldrb	w10, [x8, #1]
  410610:	cmp	w10, #0x2d
  410614:	b.ne	410640 <sqrt@plt+0xec60>  // b.any
  410618:	ldr	x8, [sp, #40]
  41061c:	ldr	x0, [x8]
  410620:	ldur	x9, [x29, #-16]
  410624:	ldr	x2, [x9]
  410628:	ldur	x9, [x29, #-88]
  41062c:	ldr	x3, [x9]
  410630:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  410634:	add	x1, x1, #0xf7e
  410638:	bl	4016a0 <fprintf@plt>
  41063c:	b	410690 <sqrt@plt+0xecb0>
  410640:	ldr	x8, [sp, #40]
  410644:	ldr	x0, [x8]
  410648:	ldur	x9, [x29, #-16]
  41064c:	ldr	x2, [x9]
  410650:	ldur	x9, [x29, #-16]
  410654:	ldur	x10, [x29, #-56]
  410658:	ldr	w11, [x10]
  41065c:	subs	w11, w11, #0x1
  410660:	mov	w1, w11
  410664:	sxtw	x10, w1
  410668:	mov	x12, #0x8                   	// #8
  41066c:	mul	x10, x12, x10
  410670:	add	x9, x9, x10
  410674:	ldr	x9, [x9]
  410678:	ldrb	w3, [x9]
  41067c:	ldur	x9, [x29, #-88]
  410680:	ldr	x4, [x9]
  410684:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  410688:	add	x1, x1, #0xfab
  41068c:	bl	4016a0 <fprintf@plt>
  410690:	ldur	x8, [x29, #-56]
  410694:	ldr	x0, [x8, #32]
  410698:	bl	401690 <strlen@plt>
  41069c:	ldur	x8, [x29, #-56]
  4106a0:	ldr	x9, [x8, #32]
  4106a4:	add	x9, x9, x0
  4106a8:	str	x9, [x8, #32]
  4106ac:	ldur	x8, [x29, #-88]
  4106b0:	ldr	w10, [x8, #24]
  4106b4:	ldur	x8, [x29, #-56]
  4106b8:	str	w10, [x8, #8]
  4106bc:	mov	w10, #0x3f                  	// #63
  4106c0:	stur	w10, [x29, #-4]
  4106c4:	b	411010 <sqrt@plt+0xf630>
  4106c8:	b	4107bc <sqrt@plt+0xeddc>
  4106cc:	ldur	x8, [x29, #-88]
  4106d0:	ldr	w9, [x8, #8]
  4106d4:	cmp	w9, #0x1
  4106d8:	b.ne	4107bc <sqrt@plt+0xeddc>  // b.any
  4106dc:	ldur	x8, [x29, #-56]
  4106e0:	ldr	w9, [x8]
  4106e4:	ldur	w10, [x29, #-8]
  4106e8:	cmp	w9, w10
  4106ec:	b.ge	410724 <sqrt@plt+0xed44>  // b.tcont
  4106f0:	ldur	x8, [x29, #-16]
  4106f4:	ldur	x9, [x29, #-56]
  4106f8:	ldrsw	x10, [x9]
  4106fc:	mov	w11, w10
  410700:	add	w11, w11, #0x1
  410704:	str	w11, [x9]
  410708:	mov	x9, #0x8                   	// #8
  41070c:	mul	x9, x9, x10
  410710:	add	x8, x8, x9
  410714:	ldr	x8, [x8]
  410718:	ldur	x9, [x29, #-56]
  41071c:	str	x8, [x9, #16]
  410720:	b	4107bc <sqrt@plt+0xeddc>
  410724:	ldur	w8, [x29, #-60]
  410728:	cbz	w8, 410770 <sqrt@plt+0xed90>
  41072c:	ldr	x8, [sp, #40]
  410730:	ldr	x0, [x8]
  410734:	ldur	x9, [x29, #-16]
  410738:	ldr	x2, [x9]
  41073c:	ldur	x9, [x29, #-16]
  410740:	ldur	x10, [x29, #-56]
  410744:	ldr	w11, [x10]
  410748:	subs	w11, w11, #0x1
  41074c:	mov	w1, w11
  410750:	sxtw	x10, w1
  410754:	mov	x12, #0x8                   	// #8
  410758:	mul	x10, x12, x10
  41075c:	add	x9, x9, x10
  410760:	ldr	x3, [x9]
  410764:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  410768:	add	x1, x1, #0xfd8
  41076c:	bl	4016a0 <fprintf@plt>
  410770:	ldur	x8, [x29, #-56]
  410774:	ldr	x0, [x8, #32]
  410778:	bl	401690 <strlen@plt>
  41077c:	ldur	x8, [x29, #-56]
  410780:	ldr	x9, [x8, #32]
  410784:	add	x9, x9, x0
  410788:	str	x9, [x8, #32]
  41078c:	ldur	x8, [x29, #-88]
  410790:	ldr	w10, [x8, #24]
  410794:	ldur	x8, [x29, #-56]
  410798:	str	w10, [x8, #8]
  41079c:	ldur	x8, [x29, #-24]
  4107a0:	ldrb	w10, [x8]
  4107a4:	mov	w11, #0x3a                  	// #58
  4107a8:	mov	w12, #0x3f                  	// #63
  4107ac:	cmp	w10, #0x3a
  4107b0:	csel	w10, w11, w12, eq  // eq = none
  4107b4:	stur	w10, [x29, #-4]
  4107b8:	b	411010 <sqrt@plt+0xf630>
  4107bc:	ldur	x8, [x29, #-56]
  4107c0:	ldr	x0, [x8, #32]
  4107c4:	bl	401690 <strlen@plt>
  4107c8:	ldur	x8, [x29, #-56]
  4107cc:	ldr	x9, [x8, #32]
  4107d0:	add	x9, x9, x0
  4107d4:	str	x9, [x8, #32]
  4107d8:	ldur	x8, [x29, #-40]
  4107dc:	cbz	x8, 4107ec <sqrt@plt+0xee0c>
  4107e0:	ldr	w8, [sp, #104]
  4107e4:	ldur	x9, [x29, #-40]
  4107e8:	str	w8, [x9]
  4107ec:	ldur	x8, [x29, #-88]
  4107f0:	ldr	x8, [x8, #16]
  4107f4:	cbz	x8, 410814 <sqrt@plt+0xee34>
  4107f8:	ldur	x8, [x29, #-88]
  4107fc:	ldr	w9, [x8, #24]
  410800:	ldur	x8, [x29, #-88]
  410804:	ldr	x8, [x8, #16]
  410808:	str	w9, [x8]
  41080c:	stur	wzr, [x29, #-4]
  410810:	b	411010 <sqrt@plt+0xf630>
  410814:	ldur	x8, [x29, #-88]
  410818:	ldr	w9, [x8, #24]
  41081c:	stur	w9, [x29, #-4]
  410820:	b	411010 <sqrt@plt+0xf630>
  410824:	ldur	w8, [x29, #-44]
  410828:	cbz	w8, 41086c <sqrt@plt+0xee8c>
  41082c:	ldur	x8, [x29, #-16]
  410830:	ldur	x9, [x29, #-56]
  410834:	ldrsw	x9, [x9]
  410838:	mov	x10, #0x8                   	// #8
  41083c:	mul	x9, x10, x9
  410840:	add	x8, x8, x9
  410844:	ldr	x8, [x8]
  410848:	ldrb	w11, [x8, #1]
  41084c:	cmp	w11, #0x2d
  410850:	b.eq	41086c <sqrt@plt+0xee8c>  // b.none
  410854:	ldur	x0, [x29, #-24]
  410858:	ldur	x8, [x29, #-56]
  41085c:	ldr	x8, [x8, #32]
  410860:	ldrb	w1, [x8]
  410864:	bl	401720 <strchr@plt>
  410868:	cbnz	x0, 41093c <sqrt@plt+0xef5c>
  41086c:	ldur	w8, [x29, #-60]
  410870:	cbz	w8, 410908 <sqrt@plt+0xef28>
  410874:	ldur	x8, [x29, #-16]
  410878:	ldur	x9, [x29, #-56]
  41087c:	ldrsw	x9, [x9]
  410880:	mov	x10, #0x8                   	// #8
  410884:	mul	x9, x10, x9
  410888:	add	x8, x8, x9
  41088c:	ldr	x8, [x8]
  410890:	ldrb	w11, [x8, #1]
  410894:	cmp	w11, #0x2d
  410898:	b.ne	4108c4 <sqrt@plt+0xeee4>  // b.any
  41089c:	ldr	x8, [sp, #40]
  4108a0:	ldr	x0, [x8]
  4108a4:	ldur	x9, [x29, #-16]
  4108a8:	ldr	x2, [x9]
  4108ac:	ldur	x9, [x29, #-56]
  4108b0:	ldr	x3, [x9, #32]
  4108b4:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  4108b8:	add	x1, x1, #0xffe
  4108bc:	bl	4016a0 <fprintf@plt>
  4108c0:	b	410908 <sqrt@plt+0xef28>
  4108c4:	ldr	x8, [sp, #40]
  4108c8:	ldr	x0, [x8]
  4108cc:	ldur	x9, [x29, #-16]
  4108d0:	ldr	x2, [x9]
  4108d4:	ldur	x9, [x29, #-16]
  4108d8:	ldur	x10, [x29, #-56]
  4108dc:	ldrsw	x10, [x10]
  4108e0:	mov	x11, #0x8                   	// #8
  4108e4:	mul	x10, x11, x10
  4108e8:	add	x9, x9, x10
  4108ec:	ldr	x9, [x9]
  4108f0:	ldrb	w3, [x9]
  4108f4:	ldur	x9, [x29, #-56]
  4108f8:	ldr	x4, [x9, #32]
  4108fc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  410900:	add	x1, x1, #0x1e
  410904:	bl	4016a0 <fprintf@plt>
  410908:	ldur	x8, [x29, #-56]
  41090c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  410910:	add	x9, x9, #0x1d
  410914:	str	x9, [x8, #32]
  410918:	ldur	x8, [x29, #-56]
  41091c:	ldr	w10, [x8]
  410920:	add	w10, w10, #0x1
  410924:	str	w10, [x8]
  410928:	ldur	x8, [x29, #-56]
  41092c:	str	wzr, [x8, #8]
  410930:	mov	w10, #0x3f                  	// #63
  410934:	stur	w10, [x29, #-4]
  410938:	b	411010 <sqrt@plt+0xf630>
  41093c:	ldur	x8, [x29, #-56]
  410940:	ldr	x9, [x8, #32]
  410944:	add	x10, x9, #0x1
  410948:	str	x10, [x8, #32]
  41094c:	ldrb	w11, [x9]
  410950:	strb	w11, [sp, #103]
  410954:	ldur	x0, [x29, #-24]
  410958:	ldrb	w1, [sp, #103]
  41095c:	bl	401720 <strchr@plt>
  410960:	str	x0, [sp, #88]
  410964:	ldur	x8, [x29, #-56]
  410968:	ldr	x8, [x8, #32]
  41096c:	ldrb	w11, [x8]
  410970:	cbnz	w11, 410984 <sqrt@plt+0xefa4>
  410974:	ldur	x8, [x29, #-56]
  410978:	ldr	w9, [x8]
  41097c:	add	w9, w9, #0x1
  410980:	str	w9, [x8]
  410984:	ldr	x8, [sp, #88]
  410988:	cbz	x8, 410998 <sqrt@plt+0xefb8>
  41098c:	ldrb	w8, [sp, #103]
  410990:	cmp	w8, #0x3a
  410994:	b.ne	410a08 <sqrt@plt+0xf028>  // b.any
  410998:	ldur	w8, [x29, #-60]
  41099c:	cbz	w8, 4109f0 <sqrt@plt+0xf010>
  4109a0:	ldur	x8, [x29, #-56]
  4109a4:	ldr	w9, [x8, #44]
  4109a8:	cbz	w9, 4109d0 <sqrt@plt+0xeff0>
  4109ac:	ldr	x8, [sp, #40]
  4109b0:	ldr	x0, [x8]
  4109b4:	ldur	x9, [x29, #-16]
  4109b8:	ldr	x2, [x9]
  4109bc:	ldrb	w3, [sp, #103]
  4109c0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  4109c4:	add	x1, x1, #0x3e
  4109c8:	bl	4016a0 <fprintf@plt>
  4109cc:	b	4109f0 <sqrt@plt+0xf010>
  4109d0:	ldr	x8, [sp, #40]
  4109d4:	ldr	x0, [x8]
  4109d8:	ldur	x9, [x29, #-16]
  4109dc:	ldr	x2, [x9]
  4109e0:	ldrb	w3, [sp, #103]
  4109e4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  4109e8:	add	x1, x1, #0x58
  4109ec:	bl	4016a0 <fprintf@plt>
  4109f0:	ldrb	w8, [sp, #103]
  4109f4:	ldur	x9, [x29, #-56]
  4109f8:	str	w8, [x9, #8]
  4109fc:	mov	w8, #0x3f                  	// #63
  410a00:	stur	w8, [x29, #-4]
  410a04:	b	411010 <sqrt@plt+0xf630>
  410a08:	ldr	x8, [sp, #88]
  410a0c:	ldrb	w9, [x8]
  410a10:	cmp	w9, #0x57
  410a14:	b.ne	410eb8 <sqrt@plt+0xf4d8>  // b.any
  410a18:	ldr	x8, [sp, #88]
  410a1c:	ldrb	w9, [x8, #1]
  410a20:	cmp	w9, #0x3b
  410a24:	b.ne	410eb8 <sqrt@plt+0xf4d8>  // b.any
  410a28:	mov	x8, xzr
  410a2c:	str	x8, [sp, #64]
  410a30:	str	wzr, [sp, #60]
  410a34:	str	wzr, [sp, #56]
  410a38:	str	wzr, [sp, #52]
  410a3c:	ldur	x8, [x29, #-56]
  410a40:	ldr	x8, [x8, #32]
  410a44:	ldrb	w9, [x8]
  410a48:	cbz	w9, 410a70 <sqrt@plt+0xf090>
  410a4c:	ldur	x8, [x29, #-56]
  410a50:	ldr	x8, [x8, #32]
  410a54:	ldur	x9, [x29, #-56]
  410a58:	str	x8, [x9, #16]
  410a5c:	ldur	x8, [x29, #-56]
  410a60:	ldr	w10, [x8]
  410a64:	add	w10, w10, #0x1
  410a68:	str	w10, [x8]
  410a6c:	b	410b18 <sqrt@plt+0xf138>
  410a70:	ldur	x8, [x29, #-56]
  410a74:	ldr	w9, [x8]
  410a78:	ldur	w10, [x29, #-8]
  410a7c:	cmp	w9, w10
  410a80:	b.ne	410ae8 <sqrt@plt+0xf108>  // b.any
  410a84:	ldur	w8, [x29, #-60]
  410a88:	cbz	w8, 410aac <sqrt@plt+0xf0cc>
  410a8c:	ldr	x8, [sp, #40]
  410a90:	ldr	x0, [x8]
  410a94:	ldur	x9, [x29, #-16]
  410a98:	ldr	x2, [x9]
  410a9c:	ldrb	w3, [sp, #103]
  410aa0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  410aa4:	add	x1, x1, #0x72
  410aa8:	bl	4016a0 <fprintf@plt>
  410aac:	ldrb	w8, [sp, #103]
  410ab0:	ldur	x9, [x29, #-56]
  410ab4:	str	w8, [x9, #8]
  410ab8:	ldur	x9, [x29, #-24]
  410abc:	ldrb	w8, [x9]
  410ac0:	cmp	w8, #0x3a
  410ac4:	b.ne	410ad4 <sqrt@plt+0xf0f4>  // b.any
  410ac8:	mov	w8, #0x3a                  	// #58
  410acc:	strb	w8, [sp, #103]
  410ad0:	b	410adc <sqrt@plt+0xf0fc>
  410ad4:	mov	w8, #0x3f                  	// #63
  410ad8:	strb	w8, [sp, #103]
  410adc:	ldrb	w8, [sp, #103]
  410ae0:	stur	w8, [x29, #-4]
  410ae4:	b	411010 <sqrt@plt+0xf630>
  410ae8:	ldur	x8, [x29, #-16]
  410aec:	ldur	x9, [x29, #-56]
  410af0:	ldrsw	x10, [x9]
  410af4:	mov	w11, w10
  410af8:	add	w11, w11, #0x1
  410afc:	str	w11, [x9]
  410b00:	mov	x9, #0x8                   	// #8
  410b04:	mul	x9, x9, x10
  410b08:	add	x8, x8, x9
  410b0c:	ldr	x8, [x8]
  410b10:	ldur	x9, [x29, #-56]
  410b14:	str	x8, [x9, #16]
  410b18:	ldur	x8, [x29, #-56]
  410b1c:	ldr	x8, [x8, #16]
  410b20:	str	x8, [sp, #80]
  410b24:	ldur	x9, [x29, #-56]
  410b28:	str	x8, [x9, #32]
  410b2c:	ldr	x8, [sp, #80]
  410b30:	ldrb	w9, [x8]
  410b34:	mov	w10, #0x0                   	// #0
  410b38:	str	w10, [sp, #8]
  410b3c:	cbz	w9, 410b54 <sqrt@plt+0xf174>
  410b40:	ldr	x8, [sp, #80]
  410b44:	ldrb	w9, [x8]
  410b48:	cmp	w9, #0x3d
  410b4c:	cset	w9, ne  // ne = any
  410b50:	str	w9, [sp, #8]
  410b54:	ldr	w8, [sp, #8]
  410b58:	tbnz	w8, #0, 410b60 <sqrt@plt+0xf180>
  410b5c:	b	410b70 <sqrt@plt+0xf190>
  410b60:	ldr	x8, [sp, #80]
  410b64:	add	x8, x8, #0x1
  410b68:	str	x8, [sp, #80]
  410b6c:	b	410b2c <sqrt@plt+0xf14c>
  410b70:	ldur	x8, [x29, #-32]
  410b74:	str	x8, [sp, #72]
  410b78:	str	wzr, [sp, #48]
  410b7c:	ldr	x8, [sp, #72]
  410b80:	ldr	x8, [x8]
  410b84:	cbz	x8, 410c3c <sqrt@plt+0xf25c>
  410b88:	ldr	x8, [sp, #72]
  410b8c:	ldr	x0, [x8]
  410b90:	ldur	x8, [x29, #-56]
  410b94:	ldr	x1, [x8, #32]
  410b98:	ldr	x8, [sp, #80]
  410b9c:	ldur	x9, [x29, #-56]
  410ba0:	ldr	x9, [x9, #32]
  410ba4:	subs	x2, x8, x9
  410ba8:	bl	4017d0 <strncmp@plt>
  410bac:	cbnz	w0, 410c20 <sqrt@plt+0xf240>
  410bb0:	ldr	x8, [sp, #80]
  410bb4:	ldur	x9, [x29, #-56]
  410bb8:	ldr	x9, [x9, #32]
  410bbc:	subs	x8, x8, x9
  410bc0:	and	x8, x8, #0xffffffff
  410bc4:	ldr	x9, [sp, #72]
  410bc8:	ldr	x0, [x9]
  410bcc:	str	x8, [sp]
  410bd0:	bl	401690 <strlen@plt>
  410bd4:	ldr	x8, [sp]
  410bd8:	cmp	x8, x0
  410bdc:	b.ne	410bfc <sqrt@plt+0xf21c>  // b.any
  410be0:	ldr	x8, [sp, #72]
  410be4:	str	x8, [sp, #64]
  410be8:	ldr	w9, [sp, #48]
  410bec:	str	w9, [sp, #52]
  410bf0:	mov	w9, #0x1                   	// #1
  410bf4:	str	w9, [sp, #60]
  410bf8:	b	410c3c <sqrt@plt+0xf25c>
  410bfc:	ldr	x8, [sp, #64]
  410c00:	cbnz	x8, 410c18 <sqrt@plt+0xf238>
  410c04:	ldr	x8, [sp, #72]
  410c08:	str	x8, [sp, #64]
  410c0c:	ldr	w9, [sp, #48]
  410c10:	str	w9, [sp, #52]
  410c14:	b	410c20 <sqrt@plt+0xf240>
  410c18:	mov	w8, #0x1                   	// #1
  410c1c:	str	w8, [sp, #56]
  410c20:	ldr	x8, [sp, #72]
  410c24:	add	x8, x8, #0x20
  410c28:	str	x8, [sp, #72]
  410c2c:	ldr	w9, [sp, #48]
  410c30:	add	w9, w9, #0x1
  410c34:	str	w9, [sp, #48]
  410c38:	b	410b7c <sqrt@plt+0xf19c>
  410c3c:	ldr	w8, [sp, #56]
  410c40:	cbz	w8, 410cc4 <sqrt@plt+0xf2e4>
  410c44:	ldr	w8, [sp, #60]
  410c48:	cbnz	w8, 410cc4 <sqrt@plt+0xf2e4>
  410c4c:	ldur	w8, [x29, #-60]
  410c50:	cbz	w8, 410c8c <sqrt@plt+0xf2ac>
  410c54:	ldr	x8, [sp, #40]
  410c58:	ldr	x0, [x8]
  410c5c:	ldur	x9, [x29, #-16]
  410c60:	ldr	x2, [x9]
  410c64:	ldur	x9, [x29, #-16]
  410c68:	ldur	x10, [x29, #-56]
  410c6c:	ldrsw	x10, [x10]
  410c70:	mov	x11, #0x8                   	// #8
  410c74:	mul	x10, x11, x10
  410c78:	add	x9, x9, x10
  410c7c:	ldr	x3, [x9]
  410c80:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  410c84:	add	x1, x1, #0x99
  410c88:	bl	4016a0 <fprintf@plt>
  410c8c:	ldur	x8, [x29, #-56]
  410c90:	ldr	x0, [x8, #32]
  410c94:	bl	401690 <strlen@plt>
  410c98:	ldur	x8, [x29, #-56]
  410c9c:	ldr	x9, [x8, #32]
  410ca0:	add	x9, x9, x0
  410ca4:	str	x9, [x8, #32]
  410ca8:	ldur	x8, [x29, #-56]
  410cac:	ldr	w10, [x8]
  410cb0:	add	w10, w10, #0x1
  410cb4:	str	w10, [x8]
  410cb8:	mov	w10, #0x3f                  	// #63
  410cbc:	stur	w10, [x29, #-4]
  410cc0:	b	411010 <sqrt@plt+0xf630>
  410cc4:	ldr	x8, [sp, #64]
  410cc8:	cbz	x8, 410ea0 <sqrt@plt+0xf4c0>
  410ccc:	ldr	w8, [sp, #52]
  410cd0:	str	w8, [sp, #48]
  410cd4:	ldr	x9, [sp, #80]
  410cd8:	ldrb	w8, [x9]
  410cdc:	cbz	w8, 410d58 <sqrt@plt+0xf378>
  410ce0:	ldr	x8, [sp, #64]
  410ce4:	ldr	w9, [x8, #8]
  410ce8:	cbz	w9, 410d00 <sqrt@plt+0xf320>
  410cec:	ldr	x8, [sp, #80]
  410cf0:	add	x8, x8, #0x1
  410cf4:	ldur	x9, [x29, #-56]
  410cf8:	str	x8, [x9, #16]
  410cfc:	b	410d54 <sqrt@plt+0xf374>
  410d00:	ldur	w8, [x29, #-60]
  410d04:	cbz	w8, 410d2c <sqrt@plt+0xf34c>
  410d08:	ldr	x8, [sp, #40]
  410d0c:	ldr	x0, [x8]
  410d10:	ldur	x9, [x29, #-16]
  410d14:	ldr	x2, [x9]
  410d18:	ldr	x9, [sp, #64]
  410d1c:	ldr	x3, [x9]
  410d20:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  410d24:	add	x1, x1, #0xba
  410d28:	bl	4016a0 <fprintf@plt>
  410d2c:	ldur	x8, [x29, #-56]
  410d30:	ldr	x0, [x8, #32]
  410d34:	bl	401690 <strlen@plt>
  410d38:	ldur	x8, [x29, #-56]
  410d3c:	ldr	x9, [x8, #32]
  410d40:	add	x9, x9, x0
  410d44:	str	x9, [x8, #32]
  410d48:	mov	w10, #0x3f                  	// #63
  410d4c:	stur	w10, [x29, #-4]
  410d50:	b	411010 <sqrt@plt+0xf630>
  410d54:	b	410e38 <sqrt@plt+0xf458>
  410d58:	ldr	x8, [sp, #64]
  410d5c:	ldr	w9, [x8, #8]
  410d60:	cmp	w9, #0x1
  410d64:	b.ne	410e38 <sqrt@plt+0xf458>  // b.any
  410d68:	ldur	x8, [x29, #-56]
  410d6c:	ldr	w9, [x8]
  410d70:	ldur	w10, [x29, #-8]
  410d74:	cmp	w9, w10
  410d78:	b.ge	410db0 <sqrt@plt+0xf3d0>  // b.tcont
  410d7c:	ldur	x8, [x29, #-16]
  410d80:	ldur	x9, [x29, #-56]
  410d84:	ldrsw	x10, [x9]
  410d88:	mov	w11, w10
  410d8c:	add	w11, w11, #0x1
  410d90:	str	w11, [x9]
  410d94:	mov	x9, #0x8                   	// #8
  410d98:	mul	x9, x9, x10
  410d9c:	add	x8, x8, x9
  410da0:	ldr	x8, [x8]
  410da4:	ldur	x9, [x29, #-56]
  410da8:	str	x8, [x9, #16]
  410dac:	b	410e38 <sqrt@plt+0xf458>
  410db0:	ldur	w8, [x29, #-60]
  410db4:	cbz	w8, 410dfc <sqrt@plt+0xf41c>
  410db8:	ldr	x8, [sp, #40]
  410dbc:	ldr	x0, [x8]
  410dc0:	ldur	x9, [x29, #-16]
  410dc4:	ldr	x2, [x9]
  410dc8:	ldur	x9, [x29, #-16]
  410dcc:	ldur	x10, [x29, #-56]
  410dd0:	ldr	w11, [x10]
  410dd4:	subs	w11, w11, #0x1
  410dd8:	mov	w1, w11
  410ddc:	sxtw	x10, w1
  410de0:	mov	x12, #0x8                   	// #8
  410de4:	mul	x10, x12, x10
  410de8:	add	x9, x9, x10
  410dec:	ldr	x3, [x9]
  410df0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2508>
  410df4:	add	x1, x1, #0xfd8
  410df8:	bl	4016a0 <fprintf@plt>
  410dfc:	ldur	x8, [x29, #-56]
  410e00:	ldr	x0, [x8, #32]
  410e04:	bl	401690 <strlen@plt>
  410e08:	ldur	x8, [x29, #-56]
  410e0c:	ldr	x9, [x8, #32]
  410e10:	add	x9, x9, x0
  410e14:	str	x9, [x8, #32]
  410e18:	ldur	x8, [x29, #-24]
  410e1c:	ldrb	w10, [x8]
  410e20:	mov	w11, #0x3a                  	// #58
  410e24:	mov	w12, #0x3f                  	// #63
  410e28:	cmp	w10, #0x3a
  410e2c:	csel	w10, w11, w12, eq  // eq = none
  410e30:	stur	w10, [x29, #-4]
  410e34:	b	411010 <sqrt@plt+0xf630>
  410e38:	ldur	x8, [x29, #-56]
  410e3c:	ldr	x0, [x8, #32]
  410e40:	bl	401690 <strlen@plt>
  410e44:	ldur	x8, [x29, #-56]
  410e48:	ldr	x9, [x8, #32]
  410e4c:	add	x9, x9, x0
  410e50:	str	x9, [x8, #32]
  410e54:	ldur	x8, [x29, #-40]
  410e58:	cbz	x8, 410e68 <sqrt@plt+0xf488>
  410e5c:	ldr	w8, [sp, #48]
  410e60:	ldur	x9, [x29, #-40]
  410e64:	str	w8, [x9]
  410e68:	ldr	x8, [sp, #64]
  410e6c:	ldr	x8, [x8, #16]
  410e70:	cbz	x8, 410e90 <sqrt@plt+0xf4b0>
  410e74:	ldr	x8, [sp, #64]
  410e78:	ldr	w9, [x8, #24]
  410e7c:	ldr	x8, [sp, #64]
  410e80:	ldr	x8, [x8, #16]
  410e84:	str	w9, [x8]
  410e88:	stur	wzr, [x29, #-4]
  410e8c:	b	411010 <sqrt@plt+0xf630>
  410e90:	ldr	x8, [sp, #64]
  410e94:	ldr	w9, [x8, #24]
  410e98:	stur	w9, [x29, #-4]
  410e9c:	b	411010 <sqrt@plt+0xf630>
  410ea0:	ldur	x8, [x29, #-56]
  410ea4:	mov	x9, xzr
  410ea8:	str	x9, [x8, #32]
  410eac:	mov	w10, #0x57                  	// #87
  410eb0:	stur	w10, [x29, #-4]
  410eb4:	b	411010 <sqrt@plt+0xf630>
  410eb8:	ldr	x8, [sp, #88]
  410ebc:	ldrb	w9, [x8, #1]
  410ec0:	cmp	w9, #0x3a
  410ec4:	b.ne	411008 <sqrt@plt+0xf628>  // b.any
  410ec8:	ldr	x8, [sp, #88]
  410ecc:	ldrb	w9, [x8, #2]
  410ed0:	cmp	w9, #0x3a
  410ed4:	b.ne	410f28 <sqrt@plt+0xf548>  // b.any
  410ed8:	ldur	x8, [x29, #-56]
  410edc:	ldr	x8, [x8, #32]
  410ee0:	ldrb	w9, [x8]
  410ee4:	cbz	w9, 410f0c <sqrt@plt+0xf52c>
  410ee8:	ldur	x8, [x29, #-56]
  410eec:	ldr	x8, [x8, #32]
  410ef0:	ldur	x9, [x29, #-56]
  410ef4:	str	x8, [x9, #16]
  410ef8:	ldur	x8, [x29, #-56]
  410efc:	ldr	w10, [x8]
  410f00:	add	w10, w10, #0x1
  410f04:	str	w10, [x8]
  410f08:	b	410f18 <sqrt@plt+0xf538>
  410f0c:	ldur	x8, [x29, #-56]
  410f10:	mov	x9, xzr
  410f14:	str	x9, [x8, #16]
  410f18:	ldur	x8, [x29, #-56]
  410f1c:	mov	x9, xzr
  410f20:	str	x9, [x8, #32]
  410f24:	b	411008 <sqrt@plt+0xf628>
  410f28:	ldur	x8, [x29, #-56]
  410f2c:	ldr	x8, [x8, #32]
  410f30:	ldrb	w9, [x8]
  410f34:	cbz	w9, 410f5c <sqrt@plt+0xf57c>
  410f38:	ldur	x8, [x29, #-56]
  410f3c:	ldr	x8, [x8, #32]
  410f40:	ldur	x9, [x29, #-56]
  410f44:	str	x8, [x9, #16]
  410f48:	ldur	x8, [x29, #-56]
  410f4c:	ldr	w10, [x8]
  410f50:	add	w10, w10, #0x1
  410f54:	str	w10, [x8]
  410f58:	b	410ffc <sqrt@plt+0xf61c>
  410f5c:	ldur	x8, [x29, #-56]
  410f60:	ldr	w9, [x8]
  410f64:	ldur	w10, [x29, #-8]
  410f68:	cmp	w9, w10
  410f6c:	b.ne	410fcc <sqrt@plt+0xf5ec>  // b.any
  410f70:	ldur	w8, [x29, #-60]
  410f74:	cbz	w8, 410f98 <sqrt@plt+0xf5b8>
  410f78:	ldr	x8, [sp, #40]
  410f7c:	ldr	x0, [x8]
  410f80:	ldur	x9, [x29, #-16]
  410f84:	ldr	x2, [x9]
  410f88:	ldrb	w3, [sp, #103]
  410f8c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  410f90:	add	x1, x1, #0x72
  410f94:	bl	4016a0 <fprintf@plt>
  410f98:	ldrb	w8, [sp, #103]
  410f9c:	ldur	x9, [x29, #-56]
  410fa0:	str	w8, [x9, #8]
  410fa4:	ldur	x9, [x29, #-24]
  410fa8:	ldrb	w8, [x9]
  410fac:	cmp	w8, #0x3a
  410fb0:	b.ne	410fc0 <sqrt@plt+0xf5e0>  // b.any
  410fb4:	mov	w8, #0x3a                  	// #58
  410fb8:	strb	w8, [sp, #103]
  410fbc:	b	410fc8 <sqrt@plt+0xf5e8>
  410fc0:	mov	w8, #0x3f                  	// #63
  410fc4:	strb	w8, [sp, #103]
  410fc8:	b	410ffc <sqrt@plt+0xf61c>
  410fcc:	ldur	x8, [x29, #-16]
  410fd0:	ldur	x9, [x29, #-56]
  410fd4:	ldrsw	x10, [x9]
  410fd8:	mov	w11, w10
  410fdc:	add	w11, w11, #0x1
  410fe0:	str	w11, [x9]
  410fe4:	mov	x9, #0x8                   	// #8
  410fe8:	mul	x9, x9, x10
  410fec:	add	x8, x8, x9
  410ff0:	ldr	x8, [x8]
  410ff4:	ldur	x9, [x29, #-56]
  410ff8:	str	x8, [x9, #16]
  410ffc:	ldur	x8, [x29, #-56]
  411000:	mov	x9, xzr
  411004:	str	x9, [x8, #32]
  411008:	ldrb	w8, [sp, #103]
  41100c:	stur	w8, [x29, #-4]
  411010:	ldur	w0, [x29, #-4]
  411014:	ldp	x29, x30, [sp, #208]
  411018:	add	sp, sp, #0xe0
  41101c:	ret
  411020:	sub	sp, sp, #0x40
  411024:	stp	x29, x30, [sp, #48]
  411028:	add	x29, sp, #0x30
  41102c:	mov	x8, xzr
  411030:	stur	w0, [x29, #-4]
  411034:	stur	x1, [x29, #-16]
  411038:	str	x2, [sp, #24]
  41103c:	str	w3, [sp, #20]
  411040:	str	x4, [sp, #8]
  411044:	ldr	x9, [sp, #8]
  411048:	ldr	w10, [x9]
  41104c:	ldr	x9, [sp, #8]
  411050:	str	w10, [x9, #52]
  411054:	ldr	x9, [sp, #8]
  411058:	str	w10, [x9, #48]
  41105c:	ldr	x9, [sp, #8]
  411060:	str	x8, [x9, #32]
  411064:	ldr	w10, [sp, #20]
  411068:	mov	w11, #0x1                   	// #1
  41106c:	str	w11, [sp, #4]
  411070:	cbnz	w10, 411098 <sqrt@plt+0xf6b8>
  411074:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  411078:	add	x0, x0, #0xe8
  41107c:	bl	401920 <getenv@plt>
  411080:	cmp	x0, #0x0
  411084:	cset	w8, ne  // ne = any
  411088:	mov	w9, #0x1                   	// #1
  41108c:	eor	w8, w8, #0x1
  411090:	eor	w8, w8, w9
  411094:	str	w8, [sp, #4]
  411098:	ldr	w8, [sp, #4]
  41109c:	and	w8, w8, #0x1
  4110a0:	ldr	x9, [sp, #8]
  4110a4:	str	w8, [x9, #44]
  4110a8:	ldr	x9, [sp, #24]
  4110ac:	ldrb	w8, [x9]
  4110b0:	cmp	w8, #0x2d
  4110b4:	b.ne	4110d4 <sqrt@plt+0xf6f4>  // b.any
  4110b8:	ldr	x8, [sp, #8]
  4110bc:	mov	w9, #0x2                   	// #2
  4110c0:	str	w9, [x8, #40]
  4110c4:	ldr	x8, [sp, #24]
  4110c8:	add	x8, x8, #0x1
  4110cc:	str	x8, [sp, #24]
  4110d0:	b	411120 <sqrt@plt+0xf740>
  4110d4:	ldr	x8, [sp, #24]
  4110d8:	ldrb	w9, [x8]
  4110dc:	cmp	w9, #0x2b
  4110e0:	b.ne	4110fc <sqrt@plt+0xf71c>  // b.any
  4110e4:	ldr	x8, [sp, #8]
  4110e8:	str	wzr, [x8, #40]
  4110ec:	ldr	x8, [sp, #24]
  4110f0:	add	x8, x8, #0x1
  4110f4:	str	x8, [sp, #24]
  4110f8:	b	411120 <sqrt@plt+0xf740>
  4110fc:	ldr	x8, [sp, #8]
  411100:	ldr	w9, [x8, #44]
  411104:	cbz	w9, 411114 <sqrt@plt+0xf734>
  411108:	ldr	x8, [sp, #8]
  41110c:	str	wzr, [x8, #40]
  411110:	b	411120 <sqrt@plt+0xf740>
  411114:	ldr	x8, [sp, #8]
  411118:	mov	w9, #0x1                   	// #1
  41111c:	str	w9, [x8, #40]
  411120:	ldr	x0, [sp, #24]
  411124:	ldp	x29, x30, [sp, #48]
  411128:	add	sp, sp, #0x40
  41112c:	ret
  411130:	sub	sp, sp, #0x40
  411134:	str	x0, [sp, #56]
  411138:	str	x1, [sp, #48]
  41113c:	ldr	x8, [sp, #48]
  411140:	ldr	w9, [x8, #48]
  411144:	str	w9, [sp, #44]
  411148:	ldr	x8, [sp, #48]
  41114c:	ldr	w9, [x8, #52]
  411150:	str	w9, [sp, #40]
  411154:	ldr	x8, [sp, #48]
  411158:	ldr	w9, [x8]
  41115c:	str	w9, [sp, #36]
  411160:	ldr	w8, [sp, #36]
  411164:	ldr	w9, [sp, #40]
  411168:	mov	w10, #0x0                   	// #0
  41116c:	cmp	w8, w9
  411170:	str	w10, [sp, #4]
  411174:	b.le	41118c <sqrt@plt+0xf7ac>
  411178:	ldr	w8, [sp, #40]
  41117c:	ldr	w9, [sp, #44]
  411180:	cmp	w8, w9
  411184:	cset	w8, gt
  411188:	str	w8, [sp, #4]
  41118c:	ldr	w8, [sp, #4]
  411190:	tbnz	w8, #0, 411198 <sqrt@plt+0xf7b8>
  411194:	b	4113a0 <sqrt@plt+0xf9c0>
  411198:	ldr	w8, [sp, #36]
  41119c:	ldr	w9, [sp, #40]
  4111a0:	subs	w8, w8, w9
  4111a4:	ldr	w9, [sp, #40]
  4111a8:	ldr	w10, [sp, #44]
  4111ac:	subs	w9, w9, w10
  4111b0:	cmp	w8, w9
  4111b4:	b.le	4112bc <sqrt@plt+0xf8dc>
  4111b8:	ldr	w8, [sp, #40]
  4111bc:	ldr	w9, [sp, #44]
  4111c0:	subs	w8, w8, w9
  4111c4:	str	w8, [sp, #20]
  4111c8:	str	wzr, [sp, #16]
  4111cc:	ldr	w8, [sp, #16]
  4111d0:	ldr	w9, [sp, #20]
  4111d4:	cmp	w8, w9
  4111d8:	b.ge	4112a8 <sqrt@plt+0xf8c8>  // b.tcont
  4111dc:	ldr	x8, [sp, #56]
  4111e0:	ldr	w9, [sp, #44]
  4111e4:	ldr	w10, [sp, #16]
  4111e8:	add	w9, w9, w10
  4111ec:	mov	w0, w9
  4111f0:	sxtw	x11, w0
  4111f4:	mov	x12, #0x8                   	// #8
  4111f8:	mul	x11, x12, x11
  4111fc:	add	x8, x8, x11
  411200:	ldr	x8, [x8]
  411204:	str	x8, [sp, #24]
  411208:	ldr	x8, [sp, #56]
  41120c:	ldr	w9, [sp, #36]
  411210:	ldr	w10, [sp, #40]
  411214:	ldr	w13, [sp, #44]
  411218:	subs	w10, w10, w13
  41121c:	subs	w9, w9, w10
  411220:	ldr	w10, [sp, #16]
  411224:	add	w9, w9, w10
  411228:	mov	w0, w9
  41122c:	sxtw	x11, w0
  411230:	mul	x11, x12, x11
  411234:	add	x8, x8, x11
  411238:	ldr	x8, [x8]
  41123c:	ldr	x11, [sp, #56]
  411240:	ldr	w9, [sp, #44]
  411244:	ldr	w10, [sp, #16]
  411248:	add	w9, w9, w10
  41124c:	mov	w0, w9
  411250:	sxtw	x14, w0
  411254:	mul	x14, x12, x14
  411258:	add	x11, x11, x14
  41125c:	str	x8, [x11]
  411260:	ldr	x8, [sp, #24]
  411264:	ldr	x11, [sp, #56]
  411268:	ldr	w9, [sp, #36]
  41126c:	ldr	w10, [sp, #40]
  411270:	ldr	w13, [sp, #44]
  411274:	subs	w10, w10, w13
  411278:	subs	w9, w9, w10
  41127c:	ldr	w10, [sp, #16]
  411280:	add	w9, w9, w10
  411284:	mov	w0, w9
  411288:	sxtw	x14, w0
  41128c:	mul	x12, x12, x14
  411290:	add	x11, x11, x12
  411294:	str	x8, [x11]
  411298:	ldr	w8, [sp, #16]
  41129c:	add	w8, w8, #0x1
  4112a0:	str	w8, [sp, #16]
  4112a4:	b	4111cc <sqrt@plt+0xf7ec>
  4112a8:	ldr	w8, [sp, #20]
  4112ac:	ldr	w9, [sp, #36]
  4112b0:	subs	w8, w9, w8
  4112b4:	str	w8, [sp, #36]
  4112b8:	b	41139c <sqrt@plt+0xf9bc>
  4112bc:	ldr	w8, [sp, #36]
  4112c0:	ldr	w9, [sp, #40]
  4112c4:	subs	w8, w8, w9
  4112c8:	str	w8, [sp, #12]
  4112cc:	str	wzr, [sp, #8]
  4112d0:	ldr	w8, [sp, #8]
  4112d4:	ldr	w9, [sp, #12]
  4112d8:	cmp	w8, w9
  4112dc:	b.ge	41138c <sqrt@plt+0xf9ac>  // b.tcont
  4112e0:	ldr	x8, [sp, #56]
  4112e4:	ldr	w9, [sp, #44]
  4112e8:	ldr	w10, [sp, #8]
  4112ec:	add	w9, w9, w10
  4112f0:	mov	w0, w9
  4112f4:	sxtw	x11, w0
  4112f8:	mov	x12, #0x8                   	// #8
  4112fc:	mul	x11, x12, x11
  411300:	add	x8, x8, x11
  411304:	ldr	x8, [x8]
  411308:	str	x8, [sp, #24]
  41130c:	ldr	x8, [sp, #56]
  411310:	ldr	w9, [sp, #40]
  411314:	ldr	w10, [sp, #8]
  411318:	add	w9, w9, w10
  41131c:	mov	w0, w9
  411320:	sxtw	x11, w0
  411324:	mul	x11, x12, x11
  411328:	add	x8, x8, x11
  41132c:	ldr	x8, [x8]
  411330:	ldr	x11, [sp, #56]
  411334:	ldr	w9, [sp, #44]
  411338:	ldr	w10, [sp, #8]
  41133c:	add	w9, w9, w10
  411340:	mov	w0, w9
  411344:	sxtw	x13, w0
  411348:	mul	x13, x12, x13
  41134c:	add	x11, x11, x13
  411350:	str	x8, [x11]
  411354:	ldr	x8, [sp, #24]
  411358:	ldr	x11, [sp, #56]
  41135c:	ldr	w9, [sp, #40]
  411360:	ldr	w10, [sp, #8]
  411364:	add	w9, w9, w10
  411368:	mov	w0, w9
  41136c:	sxtw	x13, w0
  411370:	mul	x12, x12, x13
  411374:	add	x11, x11, x12
  411378:	str	x8, [x11]
  41137c:	ldr	w8, [sp, #8]
  411380:	add	w8, w8, #0x1
  411384:	str	w8, [sp, #8]
  411388:	b	4112d0 <sqrt@plt+0xf8f0>
  41138c:	ldr	w8, [sp, #12]
  411390:	ldr	w9, [sp, #44]
  411394:	add	w8, w9, w8
  411398:	str	w8, [sp, #44]
  41139c:	b	411160 <sqrt@plt+0xf780>
  4113a0:	ldr	x8, [sp, #48]
  4113a4:	ldr	w9, [x8]
  4113a8:	ldr	x8, [sp, #48]
  4113ac:	ldr	w10, [x8, #52]
  4113b0:	subs	w9, w9, w10
  4113b4:	ldr	x8, [sp, #48]
  4113b8:	ldr	w10, [x8, #48]
  4113bc:	add	w9, w10, w9
  4113c0:	str	w9, [x8, #48]
  4113c4:	ldr	x8, [sp, #48]
  4113c8:	ldr	w9, [x8]
  4113cc:	ldr	x8, [sp, #48]
  4113d0:	str	w9, [x8, #52]
  4113d4:	add	sp, sp, #0x40
  4113d8:	ret
  4113dc:	sub	sp, sp, #0x70
  4113e0:	stp	x29, x30, [sp, #96]
  4113e4:	add	x29, sp, #0x60
  4113e8:	adrp	x8, 42b000 <_Znam@GLIBCXX_3.4>
  4113ec:	add	x8, x8, #0x2a4
  4113f0:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4113f4:	add	x9, x9, #0xb10
  4113f8:	adrp	x10, 42b000 <_Znam@GLIBCXX_3.4>
  4113fc:	add	x10, x10, #0x2a8
  411400:	adrp	x11, 430000 <stderr@@GLIBC_2.17+0x3128>
  411404:	add	x11, x11, #0xfe0
  411408:	adrp	x12, 42b000 <_Znam@GLIBCXX_3.4>
  41140c:	add	x12, x12, #0x2ac
  411410:	stur	w0, [x29, #-4]
  411414:	stur	x1, [x29, #-16]
  411418:	stur	x2, [x29, #-24]
  41141c:	stur	x3, [x29, #-32]
  411420:	stur	x4, [x29, #-40]
  411424:	stur	w5, [x29, #-44]
  411428:	str	w6, [sp, #48]
  41142c:	ldr	w13, [x8]
  411430:	str	w13, [x9]
  411434:	ldr	w13, [x10]
  411438:	str	w13, [x9, #4]
  41143c:	ldur	w0, [x29, #-4]
  411440:	ldur	x1, [x29, #-16]
  411444:	ldur	x2, [x29, #-24]
  411448:	ldur	x3, [x29, #-32]
  41144c:	ldur	x4, [x29, #-40]
  411450:	ldur	w5, [x29, #-44]
  411454:	ldr	w6, [sp, #48]
  411458:	mov	x7, x9
  41145c:	str	x8, [sp, #32]
  411460:	str	x9, [sp, #24]
  411464:	str	x11, [sp, #16]
  411468:	str	x12, [sp, #8]
  41146c:	bl	40fe58 <sqrt@plt+0xe478>
  411470:	str	w0, [sp, #44]
  411474:	ldr	x8, [sp, #24]
  411478:	ldr	w13, [x8]
  41147c:	ldr	x9, [sp, #32]
  411480:	str	w13, [x9]
  411484:	ldr	x10, [x8, #16]
  411488:	ldr	x11, [sp, #16]
  41148c:	str	x10, [x11]
  411490:	ldr	w13, [x8, #8]
  411494:	ldr	x10, [sp, #8]
  411498:	str	w13, [x10]
  41149c:	ldr	w0, [sp, #44]
  4114a0:	ldp	x29, x30, [sp, #96]
  4114a4:	add	sp, sp, #0x70
  4114a8:	ret
  4114ac:	sub	sp, sp, #0x30
  4114b0:	stp	x29, x30, [sp, #32]
  4114b4:	add	x29, sp, #0x20
  4114b8:	mov	x8, xzr
  4114bc:	mov	x3, x8
  4114c0:	mov	w9, wzr
  4114c4:	mov	w6, #0x1                   	// #1
  4114c8:	stur	w0, [x29, #-4]
  4114cc:	str	x1, [sp, #16]
  4114d0:	str	x2, [sp, #8]
  4114d4:	ldur	w0, [x29, #-4]
  4114d8:	ldr	x1, [sp, #16]
  4114dc:	ldr	x2, [sp, #8]
  4114e0:	mov	x4, x8
  4114e4:	mov	w5, w9
  4114e8:	bl	4113dc <sqrt@plt+0xf9fc>
  4114ec:	ldp	x29, x30, [sp, #32]
  4114f0:	add	sp, sp, #0x30
  4114f4:	ret
  4114f8:	sub	sp, sp, #0x40
  4114fc:	stp	x29, x30, [sp, #48]
  411500:	add	x29, sp, #0x30
  411504:	mov	w8, wzr
  411508:	stur	w0, [x29, #-4]
  41150c:	stur	x1, [x29, #-16]
  411510:	str	x2, [sp, #24]
  411514:	str	x3, [sp, #16]
  411518:	str	x4, [sp, #8]
  41151c:	ldur	w0, [x29, #-4]
  411520:	ldur	x1, [x29, #-16]
  411524:	ldr	x2, [sp, #24]
  411528:	ldr	x3, [sp, #16]
  41152c:	ldr	x4, [sp, #8]
  411530:	mov	w5, w8
  411534:	mov	w6, w8
  411538:	bl	4113dc <sqrt@plt+0xf9fc>
  41153c:	ldp	x29, x30, [sp, #48]
  411540:	add	sp, sp, #0x40
  411544:	ret
  411548:	sub	sp, sp, #0x40
  41154c:	stp	x29, x30, [sp, #48]
  411550:	add	x29, sp, #0x30
  411554:	mov	w8, wzr
  411558:	stur	w0, [x29, #-4]
  41155c:	stur	x1, [x29, #-16]
  411560:	str	x2, [sp, #24]
  411564:	str	x3, [sp, #16]
  411568:	str	x4, [sp, #8]
  41156c:	str	x5, [sp]
  411570:	ldur	w0, [x29, #-4]
  411574:	ldur	x1, [x29, #-16]
  411578:	ldr	x2, [sp, #24]
  41157c:	ldr	x3, [sp, #16]
  411580:	ldr	x4, [sp, #8]
  411584:	ldr	x7, [sp]
  411588:	mov	w5, w8
  41158c:	mov	w6, w8
  411590:	bl	40fe58 <sqrt@plt+0xe478>
  411594:	ldp	x29, x30, [sp, #48]
  411598:	add	sp, sp, #0x40
  41159c:	ret
  4115a0:	sub	sp, sp, #0x40
  4115a4:	stp	x29, x30, [sp, #48]
  4115a8:	add	x29, sp, #0x30
  4115ac:	mov	w5, #0x1                   	// #1
  4115b0:	mov	w8, wzr
  4115b4:	stur	w0, [x29, #-4]
  4115b8:	stur	x1, [x29, #-16]
  4115bc:	str	x2, [sp, #24]
  4115c0:	str	x3, [sp, #16]
  4115c4:	str	x4, [sp, #8]
  4115c8:	ldur	w0, [x29, #-4]
  4115cc:	ldur	x1, [x29, #-16]
  4115d0:	ldr	x2, [sp, #24]
  4115d4:	ldr	x3, [sp, #16]
  4115d8:	ldr	x4, [sp, #8]
  4115dc:	mov	w6, w8
  4115e0:	bl	4113dc <sqrt@plt+0xf9fc>
  4115e4:	ldp	x29, x30, [sp, #48]
  4115e8:	add	sp, sp, #0x40
  4115ec:	ret
  4115f0:	sub	sp, sp, #0x40
  4115f4:	stp	x29, x30, [sp, #48]
  4115f8:	add	x29, sp, #0x30
  4115fc:	mov	w8, #0x1                   	// #1
  411600:	mov	w9, wzr
  411604:	stur	w0, [x29, #-4]
  411608:	stur	x1, [x29, #-16]
  41160c:	str	x2, [sp, #24]
  411610:	str	x3, [sp, #16]
  411614:	str	x4, [sp, #8]
  411618:	str	x5, [sp]
  41161c:	ldur	w0, [x29, #-4]
  411620:	ldur	x1, [x29, #-16]
  411624:	ldr	x2, [sp, #24]
  411628:	ldr	x3, [sp, #16]
  41162c:	ldr	x4, [sp, #8]
  411630:	ldr	x7, [sp]
  411634:	mov	w5, w8
  411638:	mov	w6, w9
  41163c:	bl	40fe58 <sqrt@plt+0xe478>
  411640:	ldp	x29, x30, [sp, #48]
  411644:	add	sp, sp, #0x40
  411648:	ret
  41164c:	sub	sp, sp, #0x10
  411650:	mov	x8, xzr
  411654:	str	x0, [sp, #8]
  411658:	ldr	x9, [sp, #8]
  41165c:	str	x8, [x9]
  411660:	str	x8, [x9, #8]
  411664:	add	sp, sp, #0x10
  411668:	ret
  41166c:	sub	sp, sp, #0x50
  411670:	stp	x29, x30, [sp, #64]
  411674:	add	x29, sp, #0x40
  411678:	mov	w8, #0x11                  	// #17
  41167c:	mov	x9, #0x110                 	// #272
  411680:	stur	x0, [x29, #-8]
  411684:	ldur	x10, [x29, #-8]
  411688:	str	w8, [x10, #8]
  41168c:	mov	x0, x9
  411690:	str	x10, [sp, #32]
  411694:	bl	401630 <_Znam@plt>
  411698:	add	x9, x0, #0x110
  41169c:	mov	x10, x0
  4116a0:	str	x0, [sp, #24]
  4116a4:	str	x9, [sp, #16]
  4116a8:	str	x10, [sp, #8]
  4116ac:	ldr	x8, [sp, #8]
  4116b0:	mov	x0, x8
  4116b4:	adrp	x9, 411000 <sqrt@plt+0xf620>
  4116b8:	add	x9, x9, #0x64c
  4116bc:	str	x8, [sp]
  4116c0:	blr	x9
  4116c4:	b	4116c8 <sqrt@plt+0xfce8>
  4116c8:	ldr	x8, [sp]
  4116cc:	add	x9, x8, #0x10
  4116d0:	ldr	x10, [sp, #16]
  4116d4:	cmp	x9, x10
  4116d8:	str	x9, [sp, #8]
  4116dc:	b.ne	4116ac <sqrt@plt+0xfccc>  // b.any
  4116e0:	ldr	x8, [sp, #24]
  4116e4:	ldr	x9, [sp, #32]
  4116e8:	str	x8, [x9]
  4116ec:	str	wzr, [x9, #12]
  4116f0:	ldp	x29, x30, [sp, #64]
  4116f4:	add	sp, sp, #0x50
  4116f8:	ret
  4116fc:	stur	x0, [x29, #-16]
  411700:	stur	w1, [x29, #-20]
  411704:	ldr	x0, [sp, #24]
  411708:	bl	401860 <_ZdaPv@plt>
  41170c:	ldur	x0, [x29, #-16]
  411710:	bl	401970 <_Unwind_Resume@plt>
  411714:	sub	sp, sp, #0x30
  411718:	stp	x29, x30, [sp, #32]
  41171c:	add	x29, sp, #0x20
  411720:	stur	x0, [x29, #-8]
  411724:	ldur	x8, [x29, #-8]
  411728:	stur	wzr, [x29, #-12]
  41172c:	str	x8, [sp, #8]
  411730:	ldur	w8, [x29, #-12]
  411734:	ldr	x9, [sp, #8]
  411738:	ldr	w10, [x9, #8]
  41173c:	cmp	w8, w10
  411740:	b.cs	411778 <sqrt@plt+0xfd98>  // b.hs, b.nlast
  411744:	ldr	x8, [sp, #8]
  411748:	ldr	x9, [x8]
  41174c:	ldur	w10, [x29, #-12]
  411750:	mov	w11, w10
  411754:	mov	x12, #0x10                  	// #16
  411758:	mul	x11, x12, x11
  41175c:	add	x9, x9, x11
  411760:	ldr	x0, [x9]
  411764:	bl	401710 <free@plt>
  411768:	ldur	w8, [x29, #-12]
  41176c:	add	w8, w8, #0x1
  411770:	stur	w8, [x29, #-12]
  411774:	b	411730 <sqrt@plt+0xfd50>
  411778:	ldr	x8, [sp, #8]
  41177c:	ldr	x9, [x8]
  411780:	str	x9, [sp]
  411784:	cbz	x9, 411790 <sqrt@plt+0xfdb0>
  411788:	ldr	x0, [sp]
  41178c:	bl	401860 <_ZdaPv@plt>
  411790:	ldp	x29, x30, [sp, #32]
  411794:	add	sp, sp, #0x30
  411798:	ret
  41179c:	sub	sp, sp, #0xc0
  4117a0:	stp	x29, x30, [sp, #176]
  4117a4:	add	x29, sp, #0xb0
  4117a8:	mov	w8, #0x1f                  	// #31
  4117ac:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  4117b0:	add	x9, x9, #0xf8
  4117b4:	stur	x0, [x29, #-16]
  4117b8:	stur	x1, [x29, #-24]
  4117bc:	stur	x2, [x29, #-32]
  4117c0:	ldur	x10, [x29, #-16]
  4117c4:	ldur	x11, [x29, #-24]
  4117c8:	cmp	x11, #0x0
  4117cc:	cset	w12, ne  // ne = any
  4117d0:	and	w0, w12, #0x1
  4117d4:	mov	w1, w8
  4117d8:	mov	x2, x9
  4117dc:	str	x10, [sp, #72]
  4117e0:	bl	40514c <sqrt@plt+0x376c>
  4117e4:	ldur	x0, [x29, #-24]
  4117e8:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  4117ec:	stur	x0, [x29, #-40]
  4117f0:	ldur	x9, [x29, #-40]
  4117f4:	ldr	x10, [sp, #72]
  4117f8:	ldr	w8, [x10, #8]
  4117fc:	mov	w11, w8
  411800:	udiv	x13, x9, x11
  411804:	mul	x11, x13, x11
  411808:	subs	x9, x9, x11
  41180c:	stur	w9, [x29, #-44]
  411810:	ldr	x8, [sp, #72]
  411814:	ldr	x9, [x8]
  411818:	ldur	w10, [x29, #-44]
  41181c:	mov	w11, w10
  411820:	mov	x12, #0x10                  	// #16
  411824:	mul	x11, x12, x11
  411828:	add	x9, x9, x11
  41182c:	ldr	x9, [x9]
  411830:	cbz	x9, 4118d8 <sqrt@plt+0xfef8>
  411834:	ldr	x8, [sp, #72]
  411838:	ldr	x9, [x8]
  41183c:	ldur	w10, [x29, #-44]
  411840:	mov	w11, w10
  411844:	mov	x12, #0x10                  	// #16
  411848:	mul	x11, x12, x11
  41184c:	add	x9, x9, x11
  411850:	ldr	x0, [x9]
  411854:	ldur	x1, [x29, #-24]
  411858:	bl	4018a0 <strcmp@plt>
  41185c:	cbnz	w0, 4118a4 <sqrt@plt+0xfec4>
  411860:	ldur	x8, [x29, #-32]
  411864:	ldr	x9, [sp, #72]
  411868:	ldr	x10, [x9]
  41186c:	ldur	w11, [x29, #-44]
  411870:	mov	w12, w11
  411874:	mov	x13, #0x10                  	// #16
  411878:	mul	x12, x13, x12
  41187c:	add	x10, x10, x12
  411880:	str	x8, [x10, #8]
  411884:	ldr	x8, [x9]
  411888:	ldur	w11, [x29, #-44]
  41188c:	mov	w10, w11
  411890:	mul	x10, x13, x10
  411894:	add	x8, x8, x10
  411898:	ldr	x8, [x8]
  41189c:	stur	x8, [x29, #-8]
  4118a0:	b	411c5c <sqrt@plt+0x1027c>
  4118a4:	ldur	w8, [x29, #-44]
  4118a8:	cbnz	w8, 4118c0 <sqrt@plt+0xfee0>
  4118ac:	ldr	x8, [sp, #72]
  4118b0:	ldr	w9, [x8, #8]
  4118b4:	subs	w9, w9, #0x1
  4118b8:	str	w9, [sp, #68]
  4118bc:	b	4118cc <sqrt@plt+0xfeec>
  4118c0:	ldur	w8, [x29, #-44]
  4118c4:	subs	w8, w8, #0x1
  4118c8:	str	w8, [sp, #68]
  4118cc:	ldr	w8, [sp, #68]
  4118d0:	stur	w8, [x29, #-44]
  4118d4:	b	411810 <sqrt@plt+0xfe30>
  4118d8:	ldur	x8, [x29, #-32]
  4118dc:	cbnz	x8, 4118ec <sqrt@plt+0xff0c>
  4118e0:	mov	x8, xzr
  4118e4:	stur	x8, [x29, #-8]
  4118e8:	b	411c5c <sqrt@plt+0x1027c>
  4118ec:	ldr	x8, [sp, #72]
  4118f0:	ldr	w9, [x8, #12]
  4118f4:	mov	w10, #0x4                   	// #4
  4118f8:	mul	w9, w9, w10
  4118fc:	ldr	w10, [x8, #8]
  411900:	mov	w11, #0x1                   	// #1
  411904:	mul	w10, w10, w11
  411908:	cmp	w9, w10
  41190c:	b.cc	411be8 <sqrt@plt+0x10208>  // b.lo, b.ul, b.last
  411910:	ldr	x8, [sp, #72]
  411914:	ldr	x9, [x8]
  411918:	stur	x9, [x29, #-56]
  41191c:	ldr	w10, [x8, #8]
  411920:	stur	w10, [x29, #-60]
  411924:	ldr	w0, [x8, #8]
  411928:	bl	413f5c <_ZdlPvm@@Base+0x464>
  41192c:	ldr	x8, [sp, #72]
  411930:	str	w0, [x8, #8]
  411934:	ldr	w10, [x8, #8]
  411938:	mov	w9, w10
  41193c:	mov	x11, #0x10                  	// #16
  411940:	mul	x12, x9, x11
  411944:	umulh	x11, x9, x11
  411948:	mov	x13, #0xffffffffffffffff    	// #-1
  41194c:	cmp	x11, #0x0
  411950:	csel	x0, x13, x12, ne  // ne = any
  411954:	str	x9, [sp, #56]
  411958:	bl	401630 <_Znam@plt>
  41195c:	ldr	x8, [sp, #56]
  411960:	str	x0, [sp, #48]
  411964:	cbz	x8, 4119b8 <sqrt@plt+0xffd8>
  411968:	mov	x8, #0x10                  	// #16
  41196c:	ldr	x9, [sp, #56]
  411970:	mul	x8, x8, x9
  411974:	ldr	x10, [sp, #48]
  411978:	add	x8, x10, x8
  41197c:	str	x8, [sp, #40]
  411980:	str	x10, [sp, #32]
  411984:	ldr	x8, [sp, #32]
  411988:	mov	x0, x8
  41198c:	adrp	x9, 411000 <sqrt@plt+0xf620>
  411990:	add	x9, x9, #0x64c
  411994:	str	x8, [sp, #24]
  411998:	blr	x9
  41199c:	b	4119a0 <sqrt@plt+0xffc0>
  4119a0:	ldr	x8, [sp, #24]
  4119a4:	add	x9, x8, #0x10
  4119a8:	ldr	x10, [sp, #40]
  4119ac:	cmp	x9, x10
  4119b0:	str	x9, [sp, #32]
  4119b4:	b.ne	411984 <sqrt@plt+0xffa4>  // b.any
  4119b8:	ldr	x8, [sp, #48]
  4119bc:	ldr	x9, [sp, #72]
  4119c0:	str	x8, [x9]
  4119c4:	stur	wzr, [x29, #-80]
  4119c8:	ldur	w8, [x29, #-80]
  4119cc:	ldur	w9, [x29, #-60]
  4119d0:	cmp	w8, w9
  4119d4:	b.cs	411b5c <sqrt@plt+0x1017c>  // b.hs, b.nlast
  4119d8:	ldur	x8, [x29, #-56]
  4119dc:	ldur	w9, [x29, #-80]
  4119e0:	mov	w10, w9
  4119e4:	mov	x11, #0x10                  	// #16
  4119e8:	mul	x10, x11, x10
  4119ec:	add	x8, x8, x10
  4119f0:	ldr	x8, [x8]
  4119f4:	cbz	x8, 411b4c <sqrt@plt+0x1016c>
  4119f8:	ldur	x8, [x29, #-56]
  4119fc:	ldur	w9, [x29, #-80]
  411a00:	mov	w10, w9
  411a04:	mov	x11, #0x10                  	// #16
  411a08:	mul	x10, x11, x10
  411a0c:	add	x8, x8, x10
  411a10:	ldr	x8, [x8, #8]
  411a14:	cbnz	x8, 411a50 <sqrt@plt+0x10070>
  411a18:	ldur	x8, [x29, #-56]
  411a1c:	ldur	w9, [x29, #-80]
  411a20:	mov	w10, w9
  411a24:	mov	x11, #0x10                  	// #16
  411a28:	mul	x10, x11, x10
  411a2c:	add	x8, x8, x10
  411a30:	ldr	x0, [x8]
  411a34:	bl	401710 <free@plt>
  411a38:	b	411b4c <sqrt@plt+0x1016c>
  411a3c:	stur	x0, [x29, #-72]
  411a40:	stur	w1, [x29, #-76]
  411a44:	ldr	x0, [sp, #48]
  411a48:	bl	401860 <_ZdaPv@plt>
  411a4c:	b	411c6c <sqrt@plt+0x1028c>
  411a50:	ldur	x8, [x29, #-56]
  411a54:	ldur	w9, [x29, #-80]
  411a58:	mov	w10, w9
  411a5c:	mov	x11, #0x10                  	// #16
  411a60:	mul	x10, x11, x10
  411a64:	add	x8, x8, x10
  411a68:	ldr	x0, [x8]
  411a6c:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  411a70:	ldr	x8, [sp, #72]
  411a74:	ldr	w9, [x8, #8]
  411a78:	mov	w10, w9
  411a7c:	udiv	x11, x0, x10
  411a80:	mul	x10, x11, x10
  411a84:	subs	x10, x0, x10
  411a88:	stur	w10, [x29, #-84]
  411a8c:	ldr	x8, [sp, #72]
  411a90:	ldr	x9, [x8]
  411a94:	ldur	w10, [x29, #-84]
  411a98:	mov	w11, w10
  411a9c:	mov	x12, #0x10                  	// #16
  411aa0:	mul	x11, x12, x11
  411aa4:	add	x9, x9, x11
  411aa8:	ldr	x9, [x9]
  411aac:	cbz	x9, 411ae4 <sqrt@plt+0x10104>
  411ab0:	ldur	w8, [x29, #-84]
  411ab4:	cbnz	w8, 411acc <sqrt@plt+0x100ec>
  411ab8:	ldr	x8, [sp, #72]
  411abc:	ldr	w9, [x8, #8]
  411ac0:	subs	w9, w9, #0x1
  411ac4:	str	w9, [sp, #20]
  411ac8:	b	411ad8 <sqrt@plt+0x100f8>
  411acc:	ldur	w8, [x29, #-84]
  411ad0:	subs	w8, w8, #0x1
  411ad4:	str	w8, [sp, #20]
  411ad8:	ldr	w8, [sp, #20]
  411adc:	stur	w8, [x29, #-84]
  411ae0:	b	411a8c <sqrt@plt+0x100ac>
  411ae4:	ldur	x8, [x29, #-56]
  411ae8:	ldur	w9, [x29, #-80]
  411aec:	mov	w10, w9
  411af0:	mov	x11, #0x10                  	// #16
  411af4:	mul	x10, x11, x10
  411af8:	add	x8, x8, x10
  411afc:	ldr	x8, [x8]
  411b00:	ldr	x10, [sp, #72]
  411b04:	ldr	x12, [x10]
  411b08:	ldur	w9, [x29, #-84]
  411b0c:	mov	w13, w9
  411b10:	mul	x13, x11, x13
  411b14:	add	x12, x12, x13
  411b18:	str	x8, [x12]
  411b1c:	ldur	x8, [x29, #-56]
  411b20:	ldur	w9, [x29, #-80]
  411b24:	mov	w12, w9
  411b28:	mul	x12, x11, x12
  411b2c:	add	x8, x8, x12
  411b30:	ldr	x8, [x8, #8]
  411b34:	ldr	x12, [x10]
  411b38:	ldur	w9, [x29, #-84]
  411b3c:	mov	w13, w9
  411b40:	mul	x11, x11, x13
  411b44:	add	x11, x12, x11
  411b48:	str	x8, [x11, #8]
  411b4c:	ldur	w8, [x29, #-80]
  411b50:	add	w8, w8, #0x1
  411b54:	stur	w8, [x29, #-80]
  411b58:	b	4119c8 <sqrt@plt+0xffe8>
  411b5c:	ldur	x8, [x29, #-40]
  411b60:	ldr	x9, [sp, #72]
  411b64:	ldr	w10, [x9, #8]
  411b68:	mov	w11, w10
  411b6c:	udiv	x12, x8, x11
  411b70:	mul	x11, x12, x11
  411b74:	subs	x8, x8, x11
  411b78:	stur	w8, [x29, #-44]
  411b7c:	ldr	x8, [sp, #72]
  411b80:	ldr	x9, [x8]
  411b84:	ldur	w10, [x29, #-44]
  411b88:	mov	w11, w10
  411b8c:	mov	x12, #0x10                  	// #16
  411b90:	mul	x11, x12, x11
  411b94:	add	x9, x9, x11
  411b98:	ldr	x9, [x9]
  411b9c:	cbz	x9, 411bd4 <sqrt@plt+0x101f4>
  411ba0:	ldur	w8, [x29, #-44]
  411ba4:	cbnz	w8, 411bbc <sqrt@plt+0x101dc>
  411ba8:	ldr	x8, [sp, #72]
  411bac:	ldr	w9, [x8, #8]
  411bb0:	subs	w9, w9, #0x1
  411bb4:	str	w9, [sp, #16]
  411bb8:	b	411bc8 <sqrt@plt+0x101e8>
  411bbc:	ldur	w8, [x29, #-44]
  411bc0:	subs	w8, w8, #0x1
  411bc4:	str	w8, [sp, #16]
  411bc8:	ldr	w8, [sp, #16]
  411bcc:	stur	w8, [x29, #-44]
  411bd0:	b	411b7c <sqrt@plt+0x1019c>
  411bd4:	ldur	x8, [x29, #-56]
  411bd8:	str	x8, [sp, #8]
  411bdc:	cbz	x8, 411be8 <sqrt@plt+0x10208>
  411be0:	ldr	x0, [sp, #8]
  411be4:	bl	401860 <_ZdaPv@plt>
  411be8:	ldur	x0, [x29, #-24]
  411bec:	bl	401690 <strlen@plt>
  411bf0:	add	x0, x0, #0x1
  411bf4:	bl	4018e0 <malloc@plt>
  411bf8:	str	x0, [sp, #80]
  411bfc:	ldr	x0, [sp, #80]
  411c00:	ldur	x1, [x29, #-24]
  411c04:	bl	401740 <strcpy@plt>
  411c08:	ldr	x8, [sp, #80]
  411c0c:	ldr	x9, [sp, #72]
  411c10:	ldr	x10, [x9]
  411c14:	ldur	w11, [x29, #-44]
  411c18:	mov	w12, w11
  411c1c:	mov	x13, #0x10                  	// #16
  411c20:	mul	x12, x13, x12
  411c24:	add	x10, x10, x12
  411c28:	str	x8, [x10]
  411c2c:	ldur	x8, [x29, #-32]
  411c30:	ldr	x10, [x9]
  411c34:	ldur	w11, [x29, #-44]
  411c38:	mov	w12, w11
  411c3c:	mul	x12, x13, x12
  411c40:	add	x10, x10, x12
  411c44:	str	x8, [x10, #8]
  411c48:	ldr	w11, [x9, #12]
  411c4c:	add	w11, w11, #0x1
  411c50:	str	w11, [x9, #12]
  411c54:	ldr	x8, [sp, #80]
  411c58:	stur	x8, [x29, #-8]
  411c5c:	ldur	x0, [x29, #-8]
  411c60:	ldp	x29, x30, [sp, #176]
  411c64:	add	sp, sp, #0xc0
  411c68:	ret
  411c6c:	ldur	x0, [x29, #-72]
  411c70:	bl	401970 <_Unwind_Resume@plt>
  411c74:	sub	sp, sp, #0x40
  411c78:	stp	x29, x30, [sp, #48]
  411c7c:	add	x29, sp, #0x30
  411c80:	mov	w8, #0x1f                  	// #31
  411c84:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  411c88:	add	x2, x2, #0xf8
  411c8c:	stur	x0, [x29, #-16]
  411c90:	str	x1, [sp, #24]
  411c94:	ldur	x9, [x29, #-16]
  411c98:	ldr	x10, [sp, #24]
  411c9c:	cmp	x10, #0x0
  411ca0:	cset	w11, ne  // ne = any
  411ca4:	and	w0, w11, #0x1
  411ca8:	mov	w1, w8
  411cac:	str	x9, [sp, #8]
  411cb0:	bl	40514c <sqrt@plt+0x376c>
  411cb4:	ldr	x0, [sp, #24]
  411cb8:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  411cbc:	ldr	x9, [sp, #8]
  411cc0:	ldr	w8, [x9, #8]
  411cc4:	mov	w10, w8
  411cc8:	udiv	x12, x0, x10
  411ccc:	mul	x10, x12, x10
  411cd0:	subs	x10, x0, x10
  411cd4:	str	w10, [sp, #20]
  411cd8:	ldr	x8, [sp, #8]
  411cdc:	ldr	x9, [x8]
  411ce0:	ldr	w10, [sp, #20]
  411ce4:	mov	w11, w10
  411ce8:	mov	x12, #0x10                  	// #16
  411cec:	mul	x11, x12, x11
  411cf0:	add	x9, x9, x11
  411cf4:	ldr	x9, [x9]
  411cf8:	cbz	x9, 411d84 <sqrt@plt+0x103a4>
  411cfc:	ldr	x8, [sp, #8]
  411d00:	ldr	x9, [x8]
  411d04:	ldr	w10, [sp, #20]
  411d08:	mov	w11, w10
  411d0c:	mov	x12, #0x10                  	// #16
  411d10:	mul	x11, x12, x11
  411d14:	add	x9, x9, x11
  411d18:	ldr	x0, [x9]
  411d1c:	ldr	x1, [sp, #24]
  411d20:	bl	4018a0 <strcmp@plt>
  411d24:	cbnz	w0, 411d50 <sqrt@plt+0x10370>
  411d28:	ldr	x8, [sp, #8]
  411d2c:	ldr	x9, [x8]
  411d30:	ldr	w10, [sp, #20]
  411d34:	mov	w11, w10
  411d38:	mov	x12, #0x10                  	// #16
  411d3c:	mul	x11, x12, x11
  411d40:	add	x9, x9, x11
  411d44:	ldr	x9, [x9, #8]
  411d48:	stur	x9, [x29, #-8]
  411d4c:	b	411d8c <sqrt@plt+0x103ac>
  411d50:	ldr	w8, [sp, #20]
  411d54:	cbnz	w8, 411d6c <sqrt@plt+0x1038c>
  411d58:	ldr	x8, [sp, #8]
  411d5c:	ldr	w9, [x8, #8]
  411d60:	subs	w9, w9, #0x1
  411d64:	str	w9, [sp, #4]
  411d68:	b	411d78 <sqrt@plt+0x10398>
  411d6c:	ldr	w8, [sp, #20]
  411d70:	subs	w8, w8, #0x1
  411d74:	str	w8, [sp, #4]
  411d78:	ldr	w8, [sp, #4]
  411d7c:	str	w8, [sp, #20]
  411d80:	b	411cd8 <sqrt@plt+0x102f8>
  411d84:	mov	x8, xzr
  411d88:	stur	x8, [x29, #-8]
  411d8c:	ldur	x0, [x29, #-8]
  411d90:	ldp	x29, x30, [sp, #48]
  411d94:	add	sp, sp, #0x40
  411d98:	ret
  411d9c:	sub	sp, sp, #0x50
  411da0:	stp	x29, x30, [sp, #64]
  411da4:	add	x29, sp, #0x40
  411da8:	mov	w8, #0x1f                  	// #31
  411dac:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  411db0:	add	x2, x2, #0xf8
  411db4:	stur	x0, [x29, #-16]
  411db8:	stur	x1, [x29, #-24]
  411dbc:	ldur	x9, [x29, #-16]
  411dc0:	ldur	x10, [x29, #-24]
  411dc4:	ldr	x10, [x10]
  411dc8:	str	x10, [sp, #32]
  411dcc:	ldr	x10, [sp, #32]
  411dd0:	cmp	x10, #0x0
  411dd4:	cset	w11, ne  // ne = any
  411dd8:	and	w0, w11, #0x1
  411ddc:	mov	w1, w8
  411de0:	str	x9, [sp, #16]
  411de4:	bl	40514c <sqrt@plt+0x376c>
  411de8:	ldr	x0, [sp, #32]
  411dec:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  411df0:	ldr	x9, [sp, #16]
  411df4:	ldr	w8, [x9, #8]
  411df8:	mov	w10, w8
  411dfc:	udiv	x12, x0, x10
  411e00:	mul	x10, x12, x10
  411e04:	subs	x10, x0, x10
  411e08:	str	w10, [sp, #28]
  411e0c:	ldr	x8, [sp, #16]
  411e10:	ldr	x9, [x8]
  411e14:	ldr	w10, [sp, #28]
  411e18:	mov	w11, w10
  411e1c:	mov	x12, #0x10                  	// #16
  411e20:	mul	x11, x12, x11
  411e24:	add	x9, x9, x11
  411e28:	ldr	x9, [x9]
  411e2c:	cbz	x9, 411ed8 <sqrt@plt+0x104f8>
  411e30:	ldr	x8, [sp, #16]
  411e34:	ldr	x9, [x8]
  411e38:	ldr	w10, [sp, #28]
  411e3c:	mov	w11, w10
  411e40:	mov	x12, #0x10                  	// #16
  411e44:	mul	x11, x12, x11
  411e48:	add	x9, x9, x11
  411e4c:	ldr	x0, [x9]
  411e50:	ldr	x1, [sp, #32]
  411e54:	bl	4018a0 <strcmp@plt>
  411e58:	cbnz	w0, 411ea4 <sqrt@plt+0x104c4>
  411e5c:	ldr	x8, [sp, #16]
  411e60:	ldr	x9, [x8]
  411e64:	ldr	w10, [sp, #28]
  411e68:	mov	w11, w10
  411e6c:	mov	x12, #0x10                  	// #16
  411e70:	mul	x11, x12, x11
  411e74:	add	x9, x9, x11
  411e78:	ldr	x9, [x9]
  411e7c:	ldur	x11, [x29, #-24]
  411e80:	str	x9, [x11]
  411e84:	ldr	x9, [x8]
  411e88:	ldr	w10, [sp, #28]
  411e8c:	mov	w11, w10
  411e90:	mul	x11, x12, x11
  411e94:	add	x9, x9, x11
  411e98:	ldr	x9, [x9, #8]
  411e9c:	stur	x9, [x29, #-8]
  411ea0:	b	411ee0 <sqrt@plt+0x10500>
  411ea4:	ldr	w8, [sp, #28]
  411ea8:	cbnz	w8, 411ec0 <sqrt@plt+0x104e0>
  411eac:	ldr	x8, [sp, #16]
  411eb0:	ldr	w9, [x8, #8]
  411eb4:	subs	w9, w9, #0x1
  411eb8:	str	w9, [sp, #12]
  411ebc:	b	411ecc <sqrt@plt+0x104ec>
  411ec0:	ldr	w8, [sp, #28]
  411ec4:	subs	w8, w8, #0x1
  411ec8:	str	w8, [sp, #12]
  411ecc:	ldr	w8, [sp, #12]
  411ed0:	str	w8, [sp, #28]
  411ed4:	b	411e0c <sqrt@plt+0x1042c>
  411ed8:	mov	x8, xzr
  411edc:	stur	x8, [x29, #-8]
  411ee0:	ldur	x0, [x29, #-8]
  411ee4:	ldp	x29, x30, [sp, #64]
  411ee8:	add	sp, sp, #0x50
  411eec:	ret
  411ef0:	sub	sp, sp, #0x10
  411ef4:	str	x0, [sp, #8]
  411ef8:	str	x1, [sp]
  411efc:	ldr	x8, [sp, #8]
  411f00:	ldr	x9, [sp]
  411f04:	str	x9, [x8]
  411f08:	str	wzr, [x8, #8]
  411f0c:	add	sp, sp, #0x10
  411f10:	ret
  411f14:	sub	sp, sp, #0x40
  411f18:	str	x0, [sp, #48]
  411f1c:	str	x1, [sp, #40]
  411f20:	str	x2, [sp, #32]
  411f24:	ldr	x8, [sp, #48]
  411f28:	ldr	x9, [x8]
  411f2c:	ldr	w10, [x9, #8]
  411f30:	str	w10, [sp, #28]
  411f34:	ldr	x9, [x8]
  411f38:	ldr	x9, [x9]
  411f3c:	str	x9, [sp, #16]
  411f40:	str	x8, [sp, #8]
  411f44:	ldr	x8, [sp, #8]
  411f48:	ldr	w9, [x8, #8]
  411f4c:	ldr	w10, [sp, #28]
  411f50:	cmp	w9, w10
  411f54:	b.cs	411ff0 <sqrt@plt+0x10610>  // b.hs, b.nlast
  411f58:	ldr	x8, [sp, #16]
  411f5c:	ldr	x9, [sp, #8]
  411f60:	ldr	w10, [x9, #8]
  411f64:	mov	w11, w10
  411f68:	mov	x12, #0x10                  	// #16
  411f6c:	mul	x11, x12, x11
  411f70:	add	x8, x8, x11
  411f74:	ldr	x8, [x8]
  411f78:	cbz	x8, 411fdc <sqrt@plt+0x105fc>
  411f7c:	ldr	x8, [sp, #16]
  411f80:	ldr	x9, [sp, #8]
  411f84:	ldr	w10, [x9, #8]
  411f88:	mov	w11, w10
  411f8c:	mov	x12, #0x10                  	// #16
  411f90:	mul	x11, x12, x11
  411f94:	add	x8, x8, x11
  411f98:	ldr	x8, [x8]
  411f9c:	ldr	x11, [sp, #40]
  411fa0:	str	x8, [x11]
  411fa4:	ldr	x8, [sp, #16]
  411fa8:	ldr	w10, [x9, #8]
  411fac:	mov	w11, w10
  411fb0:	mul	x11, x12, x11
  411fb4:	add	x8, x8, x11
  411fb8:	ldr	x8, [x8, #8]
  411fbc:	ldr	x11, [sp, #32]
  411fc0:	str	x8, [x11]
  411fc4:	ldr	w10, [x9, #8]
  411fc8:	mov	w13, #0x1                   	// #1
  411fcc:	add	w10, w10, #0x1
  411fd0:	str	w10, [x9, #8]
  411fd4:	str	w13, [sp, #60]
  411fd8:	b	411ff4 <sqrt@plt+0x10614>
  411fdc:	ldr	x8, [sp, #8]
  411fe0:	ldr	w9, [x8, #8]
  411fe4:	add	w9, w9, #0x1
  411fe8:	str	w9, [x8, #8]
  411fec:	b	411f44 <sqrt@plt+0x10564>
  411ff0:	str	wzr, [sp, #60]
  411ff4:	ldr	w0, [sp, #60]
  411ff8:	add	sp, sp, #0x40
  411ffc:	ret
  412000:	sub	sp, sp, #0x30
  412004:	stp	x29, x30, [sp, #32]
  412008:	add	x29, sp, #0x20
  41200c:	stur	x0, [x29, #-8]
  412010:	stur	wzr, [x29, #-12]
  412014:	ldur	w8, [x29, #-12]
  412018:	mov	w9, w8
  41201c:	cmp	x9, #0x1b0
  412020:	b.cs	41208c <sqrt@plt+0x106ac>  // b.hs, b.nlast
  412024:	mov	x0, #0x8                   	// #8
  412028:	bl	401630 <_Znam@plt>
  41202c:	str	x0, [sp, #8]
  412030:	ldur	w8, [x29, #-12]
  412034:	mov	w9, w8
  412038:	mov	x10, #0x10                  	// #16
  41203c:	mul	x9, x10, x9
  412040:	adrp	x11, 42b000 <_Znam@GLIBCXX_3.4>
  412044:	add	x11, x11, #0x2b0
  412048:	add	x9, x11, x9
  41204c:	ldr	x9, [x9, #8]
  412050:	ldr	x12, [sp, #8]
  412054:	str	x9, [x12]
  412058:	ldur	w8, [x29, #-12]
  41205c:	mov	w9, w8
  412060:	mul	x9, x10, x9
  412064:	add	x9, x11, x9
  412068:	ldr	x1, [x9]
  41206c:	ldr	x2, [sp, #8]
  412070:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  412074:	add	x0, x0, #0xb48
  412078:	bl	41179c <sqrt@plt+0xfdbc>
  41207c:	ldur	w8, [x29, #-12]
  412080:	add	w8, w8, #0x1
  412084:	stur	w8, [x29, #-12]
  412088:	b	412014 <sqrt@plt+0x10634>
  41208c:	ldp	x29, x30, [sp, #32]
  412090:	add	sp, sp, #0x30
  412094:	ret
  412098:	sub	sp, sp, #0x30
  41209c:	stp	x29, x30, [sp, #32]
  4120a0:	add	x29, sp, #0x20
  4120a4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4120a8:	add	x8, x8, #0xb48
  4120ac:	stur	x0, [x29, #-8]
  4120b0:	ldur	x1, [x29, #-8]
  4120b4:	mov	x0, x8
  4120b8:	bl	411c74 <sqrt@plt+0x10294>
  4120bc:	str	x0, [sp, #16]
  4120c0:	ldr	x8, [sp, #16]
  4120c4:	cbz	x8, 4120d8 <sqrt@plt+0x106f8>
  4120c8:	ldr	x8, [sp, #16]
  4120cc:	ldr	x8, [x8]
  4120d0:	str	x8, [sp, #8]
  4120d4:	b	4120e0 <sqrt@plt+0x10700>
  4120d8:	mov	x8, xzr
  4120dc:	str	x8, [sp, #8]
  4120e0:	ldr	x8, [sp, #8]
  4120e4:	mov	x0, x8
  4120e8:	ldp	x29, x30, [sp, #32]
  4120ec:	add	sp, sp, #0x30
  4120f0:	ret
  4120f4:	sub	sp, sp, #0x20
  4120f8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4120fc:	add	x8, x8, #0xb59
  412100:	add	x8, x8, #0x14
  412104:	str	w0, [sp, #20]
  412108:	str	x8, [sp, #8]
  41210c:	ldr	w9, [sp, #20]
  412110:	cmp	w9, #0x0
  412114:	cset	w9, lt  // lt = tstop
  412118:	tbnz	w9, #0, 412168 <sqrt@plt+0x10788>
  41211c:	ldr	w8, [sp, #20]
  412120:	mov	w9, #0xa                   	// #10
  412124:	sdiv	w10, w8, w9
  412128:	mul	w10, w10, w9
  41212c:	subs	w8, w8, w10
  412130:	add	w8, w8, #0x30
  412134:	ldr	x11, [sp, #8]
  412138:	mov	x12, #0xffffffffffffffff    	// #-1
  41213c:	add	x11, x11, x12
  412140:	str	x11, [sp, #8]
  412144:	strb	w8, [x11]
  412148:	ldr	w8, [sp, #20]
  41214c:	sdiv	w8, w8, w9
  412150:	str	w8, [sp, #20]
  412154:	ldr	w8, [sp, #20]
  412158:	cbnz	w8, 41211c <sqrt@plt+0x1073c>
  41215c:	ldr	x8, [sp, #8]
  412160:	str	x8, [sp, #24]
  412164:	b	4121cc <sqrt@plt+0x107ec>
  412168:	ldr	w8, [sp, #20]
  41216c:	mov	w9, #0xa                   	// #10
  412170:	sdiv	w10, w8, w9
  412174:	mul	w10, w10, w9
  412178:	subs	w8, w8, w10
  41217c:	mov	w10, #0x30                  	// #48
  412180:	subs	w8, w10, w8
  412184:	ldr	x11, [sp, #8]
  412188:	mov	x12, #0xffffffffffffffff    	// #-1
  41218c:	add	x11, x11, x12
  412190:	str	x11, [sp, #8]
  412194:	strb	w8, [x11]
  412198:	ldr	w8, [sp, #20]
  41219c:	sdiv	w8, w8, w9
  4121a0:	str	w8, [sp, #20]
  4121a4:	ldr	w8, [sp, #20]
  4121a8:	cbnz	w8, 412168 <sqrt@plt+0x10788>
  4121ac:	ldr	x8, [sp, #8]
  4121b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4121b4:	add	x8, x8, x9
  4121b8:	str	x8, [sp, #8]
  4121bc:	mov	w10, #0x2d                  	// #45
  4121c0:	strb	w10, [x8]
  4121c4:	ldr	x8, [sp, #8]
  4121c8:	str	x8, [sp, #24]
  4121cc:	ldr	x0, [sp, #24]
  4121d0:	add	sp, sp, #0x20
  4121d4:	ret
  4121d8:	sub	sp, sp, #0x10
  4121dc:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4121e0:	add	x8, x8, #0xb6e
  4121e4:	add	x8, x8, #0x14
  4121e8:	str	w0, [sp, #12]
  4121ec:	str	x8, [sp]
  4121f0:	ldr	w8, [sp, #12]
  4121f4:	mov	w9, #0xa                   	// #10
  4121f8:	udiv	w10, w8, w9
  4121fc:	mul	w10, w10, w9
  412200:	subs	w8, w8, w10
  412204:	add	w8, w8, #0x30
  412208:	ldr	x11, [sp]
  41220c:	mov	x12, #0xffffffffffffffff    	// #-1
  412210:	add	x11, x11, x12
  412214:	str	x11, [sp]
  412218:	strb	w8, [x11]
  41221c:	ldr	w8, [sp, #12]
  412220:	udiv	w8, w8, w9
  412224:	str	w8, [sp, #12]
  412228:	ldr	w8, [sp, #12]
  41222c:	cbnz	w8, 4121f0 <sqrt@plt+0x10810>
  412230:	ldr	x0, [sp]
  412234:	add	sp, sp, #0x10
  412238:	ret
  41223c:	sub	sp, sp, #0x10
  412240:	mov	x8, xzr
  412244:	str	x0, [sp, #8]
  412248:	ldr	x9, [sp, #8]
  41224c:	str	x8, [x9]
  412250:	str	x8, [x9, #8]
  412254:	add	sp, sp, #0x10
  412258:	ret
  41225c:	sub	sp, sp, #0x50
  412260:	stp	x29, x30, [sp, #64]
  412264:	add	x29, sp, #0x40
  412268:	mov	w8, #0x11                  	// #17
  41226c:	mov	x9, #0x110                 	// #272
  412270:	stur	x0, [x29, #-8]
  412274:	ldur	x10, [x29, #-8]
  412278:	str	w8, [x10, #8]
  41227c:	mov	x0, x9
  412280:	str	x10, [sp, #32]
  412284:	bl	401630 <_Znam@plt>
  412288:	add	x9, x0, #0x110
  41228c:	mov	x10, x0
  412290:	str	x0, [sp, #24]
  412294:	str	x9, [sp, #16]
  412298:	str	x10, [sp, #8]
  41229c:	ldr	x8, [sp, #8]
  4122a0:	mov	x0, x8
  4122a4:	adrp	x9, 412000 <sqrt@plt+0x10620>
  4122a8:	add	x9, x9, #0x23c
  4122ac:	str	x8, [sp]
  4122b0:	blr	x9
  4122b4:	b	4122b8 <sqrt@plt+0x108d8>
  4122b8:	ldr	x8, [sp]
  4122bc:	add	x9, x8, #0x10
  4122c0:	ldr	x10, [sp, #16]
  4122c4:	cmp	x9, x10
  4122c8:	str	x9, [sp, #8]
  4122cc:	b.ne	41229c <sqrt@plt+0x108bc>  // b.any
  4122d0:	ldr	x8, [sp, #24]
  4122d4:	ldr	x9, [sp, #32]
  4122d8:	str	x8, [x9]
  4122dc:	str	wzr, [x9, #12]
  4122e0:	ldp	x29, x30, [sp, #64]
  4122e4:	add	sp, sp, #0x50
  4122e8:	ret
  4122ec:	stur	x0, [x29, #-16]
  4122f0:	stur	w1, [x29, #-20]
  4122f4:	ldr	x0, [sp, #24]
  4122f8:	bl	401860 <_ZdaPv@plt>
  4122fc:	ldur	x0, [x29, #-16]
  412300:	bl	401970 <_Unwind_Resume@plt>
  412304:	sub	sp, sp, #0x30
  412308:	stp	x29, x30, [sp, #32]
  41230c:	add	x29, sp, #0x20
  412310:	stur	x0, [x29, #-8]
  412314:	ldur	x8, [x29, #-8]
  412318:	stur	wzr, [x29, #-12]
  41231c:	str	x8, [sp, #8]
  412320:	ldur	w8, [x29, #-12]
  412324:	ldr	x9, [sp, #8]
  412328:	ldr	w10, [x9, #8]
  41232c:	cmp	w8, w10
  412330:	b.cs	412368 <sqrt@plt+0x10988>  // b.hs, b.nlast
  412334:	ldr	x8, [sp, #8]
  412338:	ldr	x9, [x8]
  41233c:	ldur	w10, [x29, #-12]
  412340:	mov	w11, w10
  412344:	mov	x12, #0x10                  	// #16
  412348:	mul	x11, x12, x11
  41234c:	add	x9, x9, x11
  412350:	ldr	x0, [x9]
  412354:	bl	401710 <free@plt>
  412358:	ldur	w8, [x29, #-12]
  41235c:	add	w8, w8, #0x1
  412360:	stur	w8, [x29, #-12]
  412364:	b	412320 <sqrt@plt+0x10940>
  412368:	ldr	x8, [sp, #8]
  41236c:	ldr	x9, [x8]
  412370:	str	x9, [sp]
  412374:	cbz	x9, 412380 <sqrt@plt+0x109a0>
  412378:	ldr	x0, [sp]
  41237c:	bl	401860 <_ZdaPv@plt>
  412380:	ldp	x29, x30, [sp, #32]
  412384:	add	sp, sp, #0x30
  412388:	ret
  41238c:	sub	sp, sp, #0xc0
  412390:	stp	x29, x30, [sp, #176]
  412394:	add	x29, sp, #0xb0
  412398:	mov	w8, #0x28                  	// #40
  41239c:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  4123a0:	add	x9, x9, #0xd5b
  4123a4:	stur	x0, [x29, #-16]
  4123a8:	stur	x1, [x29, #-24]
  4123ac:	stur	x2, [x29, #-32]
  4123b0:	ldur	x10, [x29, #-16]
  4123b4:	ldur	x11, [x29, #-24]
  4123b8:	cmp	x11, #0x0
  4123bc:	cset	w12, ne  // ne = any
  4123c0:	and	w0, w12, #0x1
  4123c4:	mov	w1, w8
  4123c8:	mov	x2, x9
  4123cc:	str	x10, [sp, #72]
  4123d0:	bl	40514c <sqrt@plt+0x376c>
  4123d4:	ldur	x0, [x29, #-24]
  4123d8:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  4123dc:	stur	x0, [x29, #-40]
  4123e0:	ldur	x9, [x29, #-40]
  4123e4:	ldr	x10, [sp, #72]
  4123e8:	ldr	w8, [x10, #8]
  4123ec:	mov	w11, w8
  4123f0:	udiv	x13, x9, x11
  4123f4:	mul	x11, x13, x11
  4123f8:	subs	x9, x9, x11
  4123fc:	stur	w9, [x29, #-44]
  412400:	ldr	x8, [sp, #72]
  412404:	ldr	x9, [x8]
  412408:	ldur	w10, [x29, #-44]
  41240c:	mov	w11, w10
  412410:	mov	x12, #0x10                  	// #16
  412414:	mul	x11, x12, x11
  412418:	add	x9, x9, x11
  41241c:	ldr	x9, [x9]
  412420:	cbz	x9, 4124c8 <sqrt@plt+0x10ae8>
  412424:	ldr	x8, [sp, #72]
  412428:	ldr	x9, [x8]
  41242c:	ldur	w10, [x29, #-44]
  412430:	mov	w11, w10
  412434:	mov	x12, #0x10                  	// #16
  412438:	mul	x11, x12, x11
  41243c:	add	x9, x9, x11
  412440:	ldr	x0, [x9]
  412444:	ldur	x1, [x29, #-24]
  412448:	bl	4018a0 <strcmp@plt>
  41244c:	cbnz	w0, 412494 <sqrt@plt+0x10ab4>
  412450:	ldur	x8, [x29, #-32]
  412454:	ldr	x9, [sp, #72]
  412458:	ldr	x10, [x9]
  41245c:	ldur	w11, [x29, #-44]
  412460:	mov	w12, w11
  412464:	mov	x13, #0x10                  	// #16
  412468:	mul	x12, x13, x12
  41246c:	add	x10, x10, x12
  412470:	str	x8, [x10, #8]
  412474:	ldr	x8, [x9]
  412478:	ldur	w11, [x29, #-44]
  41247c:	mov	w10, w11
  412480:	mul	x10, x13, x10
  412484:	add	x8, x8, x10
  412488:	ldr	x8, [x8]
  41248c:	stur	x8, [x29, #-8]
  412490:	b	41284c <sqrt@plt+0x10e6c>
  412494:	ldur	w8, [x29, #-44]
  412498:	cbnz	w8, 4124b0 <sqrt@plt+0x10ad0>
  41249c:	ldr	x8, [sp, #72]
  4124a0:	ldr	w9, [x8, #8]
  4124a4:	subs	w9, w9, #0x1
  4124a8:	str	w9, [sp, #68]
  4124ac:	b	4124bc <sqrt@plt+0x10adc>
  4124b0:	ldur	w8, [x29, #-44]
  4124b4:	subs	w8, w8, #0x1
  4124b8:	str	w8, [sp, #68]
  4124bc:	ldr	w8, [sp, #68]
  4124c0:	stur	w8, [x29, #-44]
  4124c4:	b	412400 <sqrt@plt+0x10a20>
  4124c8:	ldur	x8, [x29, #-32]
  4124cc:	cbnz	x8, 4124dc <sqrt@plt+0x10afc>
  4124d0:	mov	x8, xzr
  4124d4:	stur	x8, [x29, #-8]
  4124d8:	b	41284c <sqrt@plt+0x10e6c>
  4124dc:	ldr	x8, [sp, #72]
  4124e0:	ldr	w9, [x8, #12]
  4124e4:	mov	w10, #0x4                   	// #4
  4124e8:	mul	w9, w9, w10
  4124ec:	ldr	w10, [x8, #8]
  4124f0:	mov	w11, #0x1                   	// #1
  4124f4:	mul	w10, w10, w11
  4124f8:	cmp	w9, w10
  4124fc:	b.cc	4127d8 <sqrt@plt+0x10df8>  // b.lo, b.ul, b.last
  412500:	ldr	x8, [sp, #72]
  412504:	ldr	x9, [x8]
  412508:	stur	x9, [x29, #-56]
  41250c:	ldr	w10, [x8, #8]
  412510:	stur	w10, [x29, #-60]
  412514:	ldr	w0, [x8, #8]
  412518:	bl	413f5c <_ZdlPvm@@Base+0x464>
  41251c:	ldr	x8, [sp, #72]
  412520:	str	w0, [x8, #8]
  412524:	ldr	w10, [x8, #8]
  412528:	mov	w9, w10
  41252c:	mov	x11, #0x10                  	// #16
  412530:	mul	x12, x9, x11
  412534:	umulh	x11, x9, x11
  412538:	mov	x13, #0xffffffffffffffff    	// #-1
  41253c:	cmp	x11, #0x0
  412540:	csel	x0, x13, x12, ne  // ne = any
  412544:	str	x9, [sp, #56]
  412548:	bl	401630 <_Znam@plt>
  41254c:	ldr	x8, [sp, #56]
  412550:	str	x0, [sp, #48]
  412554:	cbz	x8, 4125a8 <sqrt@plt+0x10bc8>
  412558:	mov	x8, #0x10                  	// #16
  41255c:	ldr	x9, [sp, #56]
  412560:	mul	x8, x8, x9
  412564:	ldr	x10, [sp, #48]
  412568:	add	x8, x10, x8
  41256c:	str	x8, [sp, #40]
  412570:	str	x10, [sp, #32]
  412574:	ldr	x8, [sp, #32]
  412578:	mov	x0, x8
  41257c:	adrp	x9, 412000 <sqrt@plt+0x10620>
  412580:	add	x9, x9, #0x23c
  412584:	str	x8, [sp, #24]
  412588:	blr	x9
  41258c:	b	412590 <sqrt@plt+0x10bb0>
  412590:	ldr	x8, [sp, #24]
  412594:	add	x9, x8, #0x10
  412598:	ldr	x10, [sp, #40]
  41259c:	cmp	x9, x10
  4125a0:	str	x9, [sp, #32]
  4125a4:	b.ne	412574 <sqrt@plt+0x10b94>  // b.any
  4125a8:	ldr	x8, [sp, #48]
  4125ac:	ldr	x9, [sp, #72]
  4125b0:	str	x8, [x9]
  4125b4:	stur	wzr, [x29, #-80]
  4125b8:	ldur	w8, [x29, #-80]
  4125bc:	ldur	w9, [x29, #-60]
  4125c0:	cmp	w8, w9
  4125c4:	b.cs	41274c <sqrt@plt+0x10d6c>  // b.hs, b.nlast
  4125c8:	ldur	x8, [x29, #-56]
  4125cc:	ldur	w9, [x29, #-80]
  4125d0:	mov	w10, w9
  4125d4:	mov	x11, #0x10                  	// #16
  4125d8:	mul	x10, x11, x10
  4125dc:	add	x8, x8, x10
  4125e0:	ldr	x8, [x8]
  4125e4:	cbz	x8, 41273c <sqrt@plt+0x10d5c>
  4125e8:	ldur	x8, [x29, #-56]
  4125ec:	ldur	w9, [x29, #-80]
  4125f0:	mov	w10, w9
  4125f4:	mov	x11, #0x10                  	// #16
  4125f8:	mul	x10, x11, x10
  4125fc:	add	x8, x8, x10
  412600:	ldr	x8, [x8, #8]
  412604:	cbnz	x8, 412640 <sqrt@plt+0x10c60>
  412608:	ldur	x8, [x29, #-56]
  41260c:	ldur	w9, [x29, #-80]
  412610:	mov	w10, w9
  412614:	mov	x11, #0x10                  	// #16
  412618:	mul	x10, x11, x10
  41261c:	add	x8, x8, x10
  412620:	ldr	x0, [x8]
  412624:	bl	401710 <free@plt>
  412628:	b	41273c <sqrt@plt+0x10d5c>
  41262c:	stur	x0, [x29, #-72]
  412630:	stur	w1, [x29, #-76]
  412634:	ldr	x0, [sp, #48]
  412638:	bl	401860 <_ZdaPv@plt>
  41263c:	b	41285c <sqrt@plt+0x10e7c>
  412640:	ldur	x8, [x29, #-56]
  412644:	ldur	w9, [x29, #-80]
  412648:	mov	w10, w9
  41264c:	mov	x11, #0x10                  	// #16
  412650:	mul	x10, x11, x10
  412654:	add	x8, x8, x10
  412658:	ldr	x0, [x8]
  41265c:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  412660:	ldr	x8, [sp, #72]
  412664:	ldr	w9, [x8, #8]
  412668:	mov	w10, w9
  41266c:	udiv	x11, x0, x10
  412670:	mul	x10, x11, x10
  412674:	subs	x10, x0, x10
  412678:	stur	w10, [x29, #-84]
  41267c:	ldr	x8, [sp, #72]
  412680:	ldr	x9, [x8]
  412684:	ldur	w10, [x29, #-84]
  412688:	mov	w11, w10
  41268c:	mov	x12, #0x10                  	// #16
  412690:	mul	x11, x12, x11
  412694:	add	x9, x9, x11
  412698:	ldr	x9, [x9]
  41269c:	cbz	x9, 4126d4 <sqrt@plt+0x10cf4>
  4126a0:	ldur	w8, [x29, #-84]
  4126a4:	cbnz	w8, 4126bc <sqrt@plt+0x10cdc>
  4126a8:	ldr	x8, [sp, #72]
  4126ac:	ldr	w9, [x8, #8]
  4126b0:	subs	w9, w9, #0x1
  4126b4:	str	w9, [sp, #20]
  4126b8:	b	4126c8 <sqrt@plt+0x10ce8>
  4126bc:	ldur	w8, [x29, #-84]
  4126c0:	subs	w8, w8, #0x1
  4126c4:	str	w8, [sp, #20]
  4126c8:	ldr	w8, [sp, #20]
  4126cc:	stur	w8, [x29, #-84]
  4126d0:	b	41267c <sqrt@plt+0x10c9c>
  4126d4:	ldur	x8, [x29, #-56]
  4126d8:	ldur	w9, [x29, #-80]
  4126dc:	mov	w10, w9
  4126e0:	mov	x11, #0x10                  	// #16
  4126e4:	mul	x10, x11, x10
  4126e8:	add	x8, x8, x10
  4126ec:	ldr	x8, [x8]
  4126f0:	ldr	x10, [sp, #72]
  4126f4:	ldr	x12, [x10]
  4126f8:	ldur	w9, [x29, #-84]
  4126fc:	mov	w13, w9
  412700:	mul	x13, x11, x13
  412704:	add	x12, x12, x13
  412708:	str	x8, [x12]
  41270c:	ldur	x8, [x29, #-56]
  412710:	ldur	w9, [x29, #-80]
  412714:	mov	w12, w9
  412718:	mul	x12, x11, x12
  41271c:	add	x8, x8, x12
  412720:	ldr	x8, [x8, #8]
  412724:	ldr	x12, [x10]
  412728:	ldur	w9, [x29, #-84]
  41272c:	mov	w13, w9
  412730:	mul	x11, x11, x13
  412734:	add	x11, x12, x11
  412738:	str	x8, [x11, #8]
  41273c:	ldur	w8, [x29, #-80]
  412740:	add	w8, w8, #0x1
  412744:	stur	w8, [x29, #-80]
  412748:	b	4125b8 <sqrt@plt+0x10bd8>
  41274c:	ldur	x8, [x29, #-40]
  412750:	ldr	x9, [sp, #72]
  412754:	ldr	w10, [x9, #8]
  412758:	mov	w11, w10
  41275c:	udiv	x12, x8, x11
  412760:	mul	x11, x12, x11
  412764:	subs	x8, x8, x11
  412768:	stur	w8, [x29, #-44]
  41276c:	ldr	x8, [sp, #72]
  412770:	ldr	x9, [x8]
  412774:	ldur	w10, [x29, #-44]
  412778:	mov	w11, w10
  41277c:	mov	x12, #0x10                  	// #16
  412780:	mul	x11, x12, x11
  412784:	add	x9, x9, x11
  412788:	ldr	x9, [x9]
  41278c:	cbz	x9, 4127c4 <sqrt@plt+0x10de4>
  412790:	ldur	w8, [x29, #-44]
  412794:	cbnz	w8, 4127ac <sqrt@plt+0x10dcc>
  412798:	ldr	x8, [sp, #72]
  41279c:	ldr	w9, [x8, #8]
  4127a0:	subs	w9, w9, #0x1
  4127a4:	str	w9, [sp, #16]
  4127a8:	b	4127b8 <sqrt@plt+0x10dd8>
  4127ac:	ldur	w8, [x29, #-44]
  4127b0:	subs	w8, w8, #0x1
  4127b4:	str	w8, [sp, #16]
  4127b8:	ldr	w8, [sp, #16]
  4127bc:	stur	w8, [x29, #-44]
  4127c0:	b	41276c <sqrt@plt+0x10d8c>
  4127c4:	ldur	x8, [x29, #-56]
  4127c8:	str	x8, [sp, #8]
  4127cc:	cbz	x8, 4127d8 <sqrt@plt+0x10df8>
  4127d0:	ldr	x0, [sp, #8]
  4127d4:	bl	401860 <_ZdaPv@plt>
  4127d8:	ldur	x0, [x29, #-24]
  4127dc:	bl	401690 <strlen@plt>
  4127e0:	add	x0, x0, #0x1
  4127e4:	bl	4018e0 <malloc@plt>
  4127e8:	str	x0, [sp, #80]
  4127ec:	ldr	x0, [sp, #80]
  4127f0:	ldur	x1, [x29, #-24]
  4127f4:	bl	401740 <strcpy@plt>
  4127f8:	ldr	x8, [sp, #80]
  4127fc:	ldr	x9, [sp, #72]
  412800:	ldr	x10, [x9]
  412804:	ldur	w11, [x29, #-44]
  412808:	mov	w12, w11
  41280c:	mov	x13, #0x10                  	// #16
  412810:	mul	x12, x13, x12
  412814:	add	x10, x10, x12
  412818:	str	x8, [x10]
  41281c:	ldur	x8, [x29, #-32]
  412820:	ldr	x10, [x9]
  412824:	ldur	w11, [x29, #-44]
  412828:	mov	w12, w11
  41282c:	mul	x12, x13, x12
  412830:	add	x10, x10, x12
  412834:	str	x8, [x10, #8]
  412838:	ldr	w11, [x9, #12]
  41283c:	add	w11, w11, #0x1
  412840:	str	w11, [x9, #12]
  412844:	ldr	x8, [sp, #80]
  412848:	stur	x8, [x29, #-8]
  41284c:	ldur	x0, [x29, #-8]
  412850:	ldp	x29, x30, [sp, #176]
  412854:	add	sp, sp, #0xc0
  412858:	ret
  41285c:	ldur	x0, [x29, #-72]
  412860:	bl	401970 <_Unwind_Resume@plt>
  412864:	sub	sp, sp, #0x40
  412868:	stp	x29, x30, [sp, #48]
  41286c:	add	x29, sp, #0x30
  412870:	mov	w8, #0x28                  	// #40
  412874:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  412878:	add	x2, x2, #0xd5b
  41287c:	stur	x0, [x29, #-16]
  412880:	str	x1, [sp, #24]
  412884:	ldur	x9, [x29, #-16]
  412888:	ldr	x10, [sp, #24]
  41288c:	cmp	x10, #0x0
  412890:	cset	w11, ne  // ne = any
  412894:	and	w0, w11, #0x1
  412898:	mov	w1, w8
  41289c:	str	x9, [sp, #8]
  4128a0:	bl	40514c <sqrt@plt+0x376c>
  4128a4:	ldr	x0, [sp, #24]
  4128a8:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  4128ac:	ldr	x9, [sp, #8]
  4128b0:	ldr	w8, [x9, #8]
  4128b4:	mov	w10, w8
  4128b8:	udiv	x12, x0, x10
  4128bc:	mul	x10, x12, x10
  4128c0:	subs	x10, x0, x10
  4128c4:	str	w10, [sp, #20]
  4128c8:	ldr	x8, [sp, #8]
  4128cc:	ldr	x9, [x8]
  4128d0:	ldr	w10, [sp, #20]
  4128d4:	mov	w11, w10
  4128d8:	mov	x12, #0x10                  	// #16
  4128dc:	mul	x11, x12, x11
  4128e0:	add	x9, x9, x11
  4128e4:	ldr	x9, [x9]
  4128e8:	cbz	x9, 412974 <sqrt@plt+0x10f94>
  4128ec:	ldr	x8, [sp, #8]
  4128f0:	ldr	x9, [x8]
  4128f4:	ldr	w10, [sp, #20]
  4128f8:	mov	w11, w10
  4128fc:	mov	x12, #0x10                  	// #16
  412900:	mul	x11, x12, x11
  412904:	add	x9, x9, x11
  412908:	ldr	x0, [x9]
  41290c:	ldr	x1, [sp, #24]
  412910:	bl	4018a0 <strcmp@plt>
  412914:	cbnz	w0, 412940 <sqrt@plt+0x10f60>
  412918:	ldr	x8, [sp, #8]
  41291c:	ldr	x9, [x8]
  412920:	ldr	w10, [sp, #20]
  412924:	mov	w11, w10
  412928:	mov	x12, #0x10                  	// #16
  41292c:	mul	x11, x12, x11
  412930:	add	x9, x9, x11
  412934:	ldr	x9, [x9, #8]
  412938:	stur	x9, [x29, #-8]
  41293c:	b	41297c <sqrt@plt+0x10f9c>
  412940:	ldr	w8, [sp, #20]
  412944:	cbnz	w8, 41295c <sqrt@plt+0x10f7c>
  412948:	ldr	x8, [sp, #8]
  41294c:	ldr	w9, [x8, #8]
  412950:	subs	w9, w9, #0x1
  412954:	str	w9, [sp, #4]
  412958:	b	412968 <sqrt@plt+0x10f88>
  41295c:	ldr	w8, [sp, #20]
  412960:	subs	w8, w8, #0x1
  412964:	str	w8, [sp, #4]
  412968:	ldr	w8, [sp, #4]
  41296c:	str	w8, [sp, #20]
  412970:	b	4128c8 <sqrt@plt+0x10ee8>
  412974:	mov	x8, xzr
  412978:	stur	x8, [x29, #-8]
  41297c:	ldur	x0, [x29, #-8]
  412980:	ldp	x29, x30, [sp, #48]
  412984:	add	sp, sp, #0x40
  412988:	ret
  41298c:	sub	sp, sp, #0x50
  412990:	stp	x29, x30, [sp, #64]
  412994:	add	x29, sp, #0x40
  412998:	mov	w8, #0x28                  	// #40
  41299c:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  4129a0:	add	x2, x2, #0xd5b
  4129a4:	stur	x0, [x29, #-16]
  4129a8:	stur	x1, [x29, #-24]
  4129ac:	ldur	x9, [x29, #-16]
  4129b0:	ldur	x10, [x29, #-24]
  4129b4:	ldr	x10, [x10]
  4129b8:	str	x10, [sp, #32]
  4129bc:	ldr	x10, [sp, #32]
  4129c0:	cmp	x10, #0x0
  4129c4:	cset	w11, ne  // ne = any
  4129c8:	and	w0, w11, #0x1
  4129cc:	mov	w1, w8
  4129d0:	str	x9, [sp, #16]
  4129d4:	bl	40514c <sqrt@plt+0x376c>
  4129d8:	ldr	x0, [sp, #32]
  4129dc:	bl	413eac <_ZdlPvm@@Base+0x3b4>
  4129e0:	ldr	x9, [sp, #16]
  4129e4:	ldr	w8, [x9, #8]
  4129e8:	mov	w10, w8
  4129ec:	udiv	x12, x0, x10
  4129f0:	mul	x10, x12, x10
  4129f4:	subs	x10, x0, x10
  4129f8:	str	w10, [sp, #28]
  4129fc:	ldr	x8, [sp, #16]
  412a00:	ldr	x9, [x8]
  412a04:	ldr	w10, [sp, #28]
  412a08:	mov	w11, w10
  412a0c:	mov	x12, #0x10                  	// #16
  412a10:	mul	x11, x12, x11
  412a14:	add	x9, x9, x11
  412a18:	ldr	x9, [x9]
  412a1c:	cbz	x9, 412ac8 <sqrt@plt+0x110e8>
  412a20:	ldr	x8, [sp, #16]
  412a24:	ldr	x9, [x8]
  412a28:	ldr	w10, [sp, #28]
  412a2c:	mov	w11, w10
  412a30:	mov	x12, #0x10                  	// #16
  412a34:	mul	x11, x12, x11
  412a38:	add	x9, x9, x11
  412a3c:	ldr	x0, [x9]
  412a40:	ldr	x1, [sp, #32]
  412a44:	bl	4018a0 <strcmp@plt>
  412a48:	cbnz	w0, 412a94 <sqrt@plt+0x110b4>
  412a4c:	ldr	x8, [sp, #16]
  412a50:	ldr	x9, [x8]
  412a54:	ldr	w10, [sp, #28]
  412a58:	mov	w11, w10
  412a5c:	mov	x12, #0x10                  	// #16
  412a60:	mul	x11, x12, x11
  412a64:	add	x9, x9, x11
  412a68:	ldr	x9, [x9]
  412a6c:	ldur	x11, [x29, #-24]
  412a70:	str	x9, [x11]
  412a74:	ldr	x9, [x8]
  412a78:	ldr	w10, [sp, #28]
  412a7c:	mov	w11, w10
  412a80:	mul	x11, x12, x11
  412a84:	add	x9, x9, x11
  412a88:	ldr	x9, [x9, #8]
  412a8c:	stur	x9, [x29, #-8]
  412a90:	b	412ad0 <sqrt@plt+0x110f0>
  412a94:	ldr	w8, [sp, #28]
  412a98:	cbnz	w8, 412ab0 <sqrt@plt+0x110d0>
  412a9c:	ldr	x8, [sp, #16]
  412aa0:	ldr	w9, [x8, #8]
  412aa4:	subs	w9, w9, #0x1
  412aa8:	str	w9, [sp, #12]
  412aac:	b	412abc <sqrt@plt+0x110dc>
  412ab0:	ldr	w8, [sp, #28]
  412ab4:	subs	w8, w8, #0x1
  412ab8:	str	w8, [sp, #12]
  412abc:	ldr	w8, [sp, #12]
  412ac0:	str	w8, [sp, #28]
  412ac4:	b	4129fc <sqrt@plt+0x1101c>
  412ac8:	mov	x8, xzr
  412acc:	stur	x8, [x29, #-8]
  412ad0:	ldur	x0, [x29, #-8]
  412ad4:	ldp	x29, x30, [sp, #64]
  412ad8:	add	sp, sp, #0x50
  412adc:	ret
  412ae0:	sub	sp, sp, #0x10
  412ae4:	str	x0, [sp, #8]
  412ae8:	str	x1, [sp]
  412aec:	ldr	x8, [sp, #8]
  412af0:	ldr	x9, [sp]
  412af4:	str	x9, [x8]
  412af8:	str	wzr, [x8, #8]
  412afc:	add	sp, sp, #0x10
  412b00:	ret
  412b04:	sub	sp, sp, #0x40
  412b08:	str	x0, [sp, #48]
  412b0c:	str	x1, [sp, #40]
  412b10:	str	x2, [sp, #32]
  412b14:	ldr	x8, [sp, #48]
  412b18:	ldr	x9, [x8]
  412b1c:	ldr	w10, [x9, #8]
  412b20:	str	w10, [sp, #28]
  412b24:	ldr	x9, [x8]
  412b28:	ldr	x9, [x9]
  412b2c:	str	x9, [sp, #16]
  412b30:	str	x8, [sp, #8]
  412b34:	ldr	x8, [sp, #8]
  412b38:	ldr	w9, [x8, #8]
  412b3c:	ldr	w10, [sp, #28]
  412b40:	cmp	w9, w10
  412b44:	b.cs	412be0 <sqrt@plt+0x11200>  // b.hs, b.nlast
  412b48:	ldr	x8, [sp, #16]
  412b4c:	ldr	x9, [sp, #8]
  412b50:	ldr	w10, [x9, #8]
  412b54:	mov	w11, w10
  412b58:	mov	x12, #0x10                  	// #16
  412b5c:	mul	x11, x12, x11
  412b60:	add	x8, x8, x11
  412b64:	ldr	x8, [x8]
  412b68:	cbz	x8, 412bcc <sqrt@plt+0x111ec>
  412b6c:	ldr	x8, [sp, #16]
  412b70:	ldr	x9, [sp, #8]
  412b74:	ldr	w10, [x9, #8]
  412b78:	mov	w11, w10
  412b7c:	mov	x12, #0x10                  	// #16
  412b80:	mul	x11, x12, x11
  412b84:	add	x8, x8, x11
  412b88:	ldr	x8, [x8]
  412b8c:	ldr	x11, [sp, #40]
  412b90:	str	x8, [x11]
  412b94:	ldr	x8, [sp, #16]
  412b98:	ldr	w10, [x9, #8]
  412b9c:	mov	w11, w10
  412ba0:	mul	x11, x12, x11
  412ba4:	add	x8, x8, x11
  412ba8:	ldr	x8, [x8, #8]
  412bac:	ldr	x11, [sp, #32]
  412bb0:	str	x8, [x11]
  412bb4:	ldr	w10, [x9, #8]
  412bb8:	mov	w13, #0x1                   	// #1
  412bbc:	add	w10, w10, #0x1
  412bc0:	str	w10, [x9, #8]
  412bc4:	str	w13, [sp, #60]
  412bc8:	b	412be4 <sqrt@plt+0x11204>
  412bcc:	ldr	x8, [sp, #8]
  412bd0:	ldr	w9, [x8, #8]
  412bd4:	add	w9, w9, #0x1
  412bd8:	str	w9, [x8, #8]
  412bdc:	b	412b34 <sqrt@plt+0x11154>
  412be0:	str	wzr, [sp, #60]
  412be4:	ldr	w0, [sp, #60]
  412be8:	add	sp, sp, #0x40
  412bec:	ret
  412bf0:	sub	sp, sp, #0x10
  412bf4:	mov	w8, #0xffffffff            	// #-1
  412bf8:	mov	x9, xzr
  412bfc:	str	x0, [sp, #8]
  412c00:	ldr	x10, [sp, #8]
  412c04:	str	w8, [x10]
  412c08:	str	x9, [x10, #8]
  412c0c:	add	sp, sp, #0x10
  412c10:	ret
  412c14:	sub	sp, sp, #0x50
  412c18:	stp	x29, x30, [sp, #64]
  412c1c:	add	x29, sp, #0x40
  412c20:	mov	w8, #0x11                  	// #17
  412c24:	mov	x9, #0x110                 	// #272
  412c28:	stur	x0, [x29, #-8]
  412c2c:	ldur	x10, [x29, #-8]
  412c30:	str	w8, [x10, #8]
  412c34:	mov	x0, x9
  412c38:	str	x10, [sp, #32]
  412c3c:	bl	401630 <_Znam@plt>
  412c40:	add	x9, x0, #0x110
  412c44:	mov	x10, x0
  412c48:	str	x0, [sp, #24]
  412c4c:	str	x9, [sp, #16]
  412c50:	str	x10, [sp, #8]
  412c54:	ldr	x8, [sp, #8]
  412c58:	mov	x0, x8
  412c5c:	adrp	x9, 412000 <sqrt@plt+0x10620>
  412c60:	add	x9, x9, #0xbf0
  412c64:	str	x8, [sp]
  412c68:	blr	x9
  412c6c:	b	412c70 <sqrt@plt+0x11290>
  412c70:	ldr	x8, [sp]
  412c74:	add	x9, x8, #0x10
  412c78:	ldr	x10, [sp, #16]
  412c7c:	cmp	x9, x10
  412c80:	str	x9, [sp, #8]
  412c84:	b.ne	412c54 <sqrt@plt+0x11274>  // b.any
  412c88:	ldr	x8, [sp, #24]
  412c8c:	ldr	x9, [sp, #32]
  412c90:	str	x8, [x9]
  412c94:	str	wzr, [x9, #12]
  412c98:	ldp	x29, x30, [sp, #64]
  412c9c:	add	sp, sp, #0x50
  412ca0:	ret
  412ca4:	stur	x0, [x29, #-16]
  412ca8:	stur	w1, [x29, #-20]
  412cac:	ldr	x0, [sp, #24]
  412cb0:	bl	401860 <_ZdaPv@plt>
  412cb4:	ldur	x0, [x29, #-16]
  412cb8:	bl	401970 <_Unwind_Resume@plt>
  412cbc:	sub	sp, sp, #0x40
  412cc0:	stp	x29, x30, [sp, #48]
  412cc4:	add	x29, sp, #0x30
  412cc8:	stur	x0, [x29, #-8]
  412ccc:	ldur	x8, [x29, #-8]
  412cd0:	stur	wzr, [x29, #-12]
  412cd4:	str	x8, [sp, #24]
  412cd8:	ldur	w8, [x29, #-12]
  412cdc:	ldr	x9, [sp, #24]
  412ce0:	ldr	w10, [x9, #8]
  412ce4:	cmp	w8, w10
  412ce8:	b.cs	412d2c <sqrt@plt+0x1134c>  // b.hs, b.nlast
  412cec:	ldr	x8, [sp, #24]
  412cf0:	ldr	x9, [x8]
  412cf4:	ldur	w10, [x29, #-12]
  412cf8:	mov	w11, w10
  412cfc:	mov	x12, #0x10                  	// #16
  412d00:	mul	x11, x12, x11
  412d04:	add	x9, x9, x11
  412d08:	ldr	x9, [x9, #8]
  412d0c:	str	x9, [sp, #16]
  412d10:	cbz	x9, 412d1c <sqrt@plt+0x1133c>
  412d14:	ldr	x0, [sp, #16]
  412d18:	bl	401860 <_ZdaPv@plt>
  412d1c:	ldur	w8, [x29, #-12]
  412d20:	add	w8, w8, #0x1
  412d24:	stur	w8, [x29, #-12]
  412d28:	b	412cd8 <sqrt@plt+0x112f8>
  412d2c:	ldr	x8, [sp, #24]
  412d30:	ldr	x9, [x8]
  412d34:	str	x9, [sp, #8]
  412d38:	cbz	x9, 412d44 <sqrt@plt+0x11364>
  412d3c:	ldr	x0, [sp, #8]
  412d40:	bl	401860 <_ZdaPv@plt>
  412d44:	ldp	x29, x30, [sp, #48]
  412d48:	add	sp, sp, #0x40
  412d4c:	ret
  412d50:	sub	sp, sp, #0xb0
  412d54:	stp	x29, x30, [sp, #160]
  412d58:	add	x29, sp, #0xa0
  412d5c:	mov	w8, #0x2c                  	// #44
  412d60:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  412d64:	add	x9, x9, #0xd5b
  412d68:	stur	x0, [x29, #-8]
  412d6c:	stur	w1, [x29, #-12]
  412d70:	stur	x2, [x29, #-24]
  412d74:	ldur	x10, [x29, #-8]
  412d78:	ldur	w11, [x29, #-12]
  412d7c:	cmp	w11, #0x0
  412d80:	cset	w11, ge  // ge = tcont
  412d84:	and	w0, w11, #0x1
  412d88:	mov	w1, w8
  412d8c:	mov	x2, x9
  412d90:	str	x10, [sp, #80]
  412d94:	bl	40514c <sqrt@plt+0x376c>
  412d98:	ldur	w8, [x29, #-12]
  412d9c:	stur	w8, [x29, #-28]
  412da0:	ldur	w8, [x29, #-28]
  412da4:	ldr	x9, [sp, #80]
  412da8:	ldr	w11, [x9, #8]
  412dac:	udiv	w12, w8, w11
  412db0:	mul	w11, w12, w11
  412db4:	subs	w8, w8, w11
  412db8:	stur	w8, [x29, #-32]
  412dbc:	ldr	x8, [sp, #80]
  412dc0:	ldr	x9, [x8]
  412dc4:	ldur	w10, [x29, #-32]
  412dc8:	mov	w11, w10
  412dcc:	mov	x12, #0x10                  	// #16
  412dd0:	mul	x11, x12, x11
  412dd4:	ldr	w10, [x9, x11]
  412dd8:	cmp	w10, #0x0
  412ddc:	cset	w10, lt  // lt = tstop
  412de0:	tbnz	w10, #0, 412e98 <sqrt@plt+0x114b8>
  412de4:	ldr	x8, [sp, #80]
  412de8:	ldr	x9, [x8]
  412dec:	ldur	w10, [x29, #-32]
  412df0:	mov	w11, w10
  412df4:	mov	x12, #0x10                  	// #16
  412df8:	mul	x11, x12, x11
  412dfc:	ldr	w10, [x9, x11]
  412e00:	ldur	w13, [x29, #-12]
  412e04:	cmp	w10, w13
  412e08:	b.ne	412e64 <sqrt@plt+0x11484>  // b.any
  412e0c:	ldr	x8, [sp, #80]
  412e10:	ldr	x9, [x8]
  412e14:	ldur	w10, [x29, #-32]
  412e18:	mov	w11, w10
  412e1c:	mov	x12, #0x10                  	// #16
  412e20:	mul	x11, x12, x11
  412e24:	add	x9, x9, x11
  412e28:	ldr	x9, [x9, #8]
  412e2c:	str	x9, [sp, #72]
  412e30:	cbz	x9, 412e3c <sqrt@plt+0x1145c>
  412e34:	ldr	x0, [sp, #72]
  412e38:	bl	401860 <_ZdaPv@plt>
  412e3c:	ldur	x8, [x29, #-24]
  412e40:	ldr	x9, [sp, #80]
  412e44:	ldr	x10, [x9]
  412e48:	ldur	w11, [x29, #-32]
  412e4c:	mov	w12, w11
  412e50:	mov	x13, #0x10                  	// #16
  412e54:	mul	x12, x13, x12
  412e58:	add	x10, x10, x12
  412e5c:	str	x8, [x10, #8]
  412e60:	b	4131b8 <sqrt@plt+0x117d8>
  412e64:	ldur	w8, [x29, #-32]
  412e68:	cbnz	w8, 412e80 <sqrt@plt+0x114a0>
  412e6c:	ldr	x8, [sp, #80]
  412e70:	ldr	w9, [x8, #8]
  412e74:	subs	w9, w9, #0x1
  412e78:	str	w9, [sp, #68]
  412e7c:	b	412e8c <sqrt@plt+0x114ac>
  412e80:	ldur	w8, [x29, #-32]
  412e84:	subs	w8, w8, #0x1
  412e88:	str	w8, [sp, #68]
  412e8c:	ldr	w8, [sp, #68]
  412e90:	stur	w8, [x29, #-32]
  412e94:	b	412dbc <sqrt@plt+0x113dc>
  412e98:	ldur	x8, [x29, #-24]
  412e9c:	cbnz	x8, 412ea4 <sqrt@plt+0x114c4>
  412ea0:	b	4131b8 <sqrt@plt+0x117d8>
  412ea4:	ldr	x8, [sp, #80]
  412ea8:	ldr	w9, [x8, #12]
  412eac:	mov	w10, #0x3                   	// #3
  412eb0:	mul	w9, w9, w10
  412eb4:	ldr	w10, [x8, #8]
  412eb8:	mov	w11, #0x2                   	// #2
  412ebc:	mul	w10, w10, w11
  412ec0:	cmp	w9, w10
  412ec4:	b.cc	413170 <sqrt@plt+0x11790>  // b.lo, b.ul, b.last
  412ec8:	ldr	x8, [sp, #80]
  412ecc:	ldr	x9, [x8]
  412ed0:	stur	x9, [x29, #-40]
  412ed4:	ldr	w10, [x8, #8]
  412ed8:	stur	w10, [x29, #-44]
  412edc:	ldr	w0, [x8, #8]
  412ee0:	bl	413f5c <_ZdlPvm@@Base+0x464>
  412ee4:	ldr	x8, [sp, #80]
  412ee8:	str	w0, [x8, #8]
  412eec:	ldr	w10, [x8, #8]
  412ef0:	mov	w9, w10
  412ef4:	mov	x11, #0x10                  	// #16
  412ef8:	mul	x12, x9, x11
  412efc:	umulh	x11, x9, x11
  412f00:	mov	x13, #0xffffffffffffffff    	// #-1
  412f04:	cmp	x11, #0x0
  412f08:	csel	x0, x13, x12, ne  // ne = any
  412f0c:	str	x9, [sp, #56]
  412f10:	bl	401630 <_Znam@plt>
  412f14:	ldr	x8, [sp, #56]
  412f18:	str	x0, [sp, #48]
  412f1c:	cbz	x8, 412f70 <sqrt@plt+0x11590>
  412f20:	mov	x8, #0x10                  	// #16
  412f24:	ldr	x9, [sp, #56]
  412f28:	mul	x8, x8, x9
  412f2c:	ldr	x10, [sp, #48]
  412f30:	add	x8, x10, x8
  412f34:	str	x8, [sp, #40]
  412f38:	str	x10, [sp, #32]
  412f3c:	ldr	x8, [sp, #32]
  412f40:	mov	x0, x8
  412f44:	adrp	x9, 412000 <sqrt@plt+0x10620>
  412f48:	add	x9, x9, #0xbf0
  412f4c:	str	x8, [sp, #24]
  412f50:	blr	x9
  412f54:	b	412f58 <sqrt@plt+0x11578>
  412f58:	ldr	x8, [sp, #24]
  412f5c:	add	x9, x8, #0x10
  412f60:	ldr	x10, [sp, #40]
  412f64:	cmp	x9, x10
  412f68:	str	x9, [sp, #32]
  412f6c:	b.ne	412f3c <sqrt@plt+0x1155c>  // b.any
  412f70:	ldr	x8, [sp, #48]
  412f74:	ldr	x9, [sp, #80]
  412f78:	str	x8, [x9]
  412f7c:	stur	wzr, [x29, #-64]
  412f80:	ldur	w8, [x29, #-64]
  412f84:	ldur	w9, [x29, #-44]
  412f88:	cmp	w8, w9
  412f8c:	b.cs	4130e4 <sqrt@plt+0x11704>  // b.hs, b.nlast
  412f90:	ldur	x8, [x29, #-40]
  412f94:	ldur	w9, [x29, #-64]
  412f98:	mov	w10, w9
  412f9c:	mov	x11, #0x10                  	// #16
  412fa0:	mul	x10, x11, x10
  412fa4:	ldr	w9, [x8, x10]
  412fa8:	cmp	w9, #0x0
  412fac:	cset	w9, lt  // lt = tstop
  412fb0:	tbnz	w9, #0, 4130d4 <sqrt@plt+0x116f4>
  412fb4:	ldur	x8, [x29, #-40]
  412fb8:	ldur	w9, [x29, #-64]
  412fbc:	mov	w10, w9
  412fc0:	mov	x11, #0x10                  	// #16
  412fc4:	mul	x10, x11, x10
  412fc8:	add	x8, x8, x10
  412fcc:	ldr	x8, [x8, #8]
  412fd0:	cbz	x8, 4130d4 <sqrt@plt+0x116f4>
  412fd4:	ldur	x8, [x29, #-40]
  412fd8:	ldur	w9, [x29, #-64]
  412fdc:	mov	w10, w9
  412fe0:	mov	x11, #0x10                  	// #16
  412fe4:	mul	x10, x11, x10
  412fe8:	ldr	w9, [x8, x10]
  412fec:	ldr	x8, [sp, #80]
  412ff0:	ldr	w12, [x8, #8]
  412ff4:	udiv	w13, w9, w12
  412ff8:	mul	w12, w13, w12
  412ffc:	subs	w9, w9, w12
  413000:	stur	w9, [x29, #-68]
  413004:	ldr	x8, [sp, #80]
  413008:	ldr	x9, [x8]
  41300c:	ldur	w10, [x29, #-68]
  413010:	mov	w11, w10
  413014:	mov	x12, #0x10                  	// #16
  413018:	mul	x11, x12, x11
  41301c:	ldr	w10, [x9, x11]
  413020:	cmp	w10, #0x0
  413024:	cset	w10, lt  // lt = tstop
  413028:	tbnz	w10, #0, 413074 <sqrt@plt+0x11694>
  41302c:	ldur	w8, [x29, #-68]
  413030:	cbnz	w8, 413048 <sqrt@plt+0x11668>
  413034:	ldr	x8, [sp, #80]
  413038:	ldr	w9, [x8, #8]
  41303c:	subs	w9, w9, #0x1
  413040:	str	w9, [sp, #20]
  413044:	b	413054 <sqrt@plt+0x11674>
  413048:	ldur	w8, [x29, #-68]
  41304c:	subs	w8, w8, #0x1
  413050:	str	w8, [sp, #20]
  413054:	ldr	w8, [sp, #20]
  413058:	stur	w8, [x29, #-68]
  41305c:	b	413004 <sqrt@plt+0x11624>
  413060:	stur	x0, [x29, #-56]
  413064:	stur	w1, [x29, #-60]
  413068:	ldr	x0, [sp, #48]
  41306c:	bl	401860 <_ZdaPv@plt>
  413070:	b	4131c4 <sqrt@plt+0x117e4>
  413074:	ldur	x8, [x29, #-40]
  413078:	ldur	w9, [x29, #-64]
  41307c:	mov	w10, w9
  413080:	mov	x11, #0x10                  	// #16
  413084:	mul	x10, x11, x10
  413088:	ldr	w9, [x8, x10]
  41308c:	ldr	x8, [sp, #80]
  413090:	ldr	x10, [x8]
  413094:	ldur	w12, [x29, #-68]
  413098:	mov	w13, w12
  41309c:	mul	x13, x11, x13
  4130a0:	str	w9, [x10, x13]
  4130a4:	ldur	x10, [x29, #-40]
  4130a8:	ldur	w9, [x29, #-64]
  4130ac:	mov	w13, w9
  4130b0:	mul	x13, x11, x13
  4130b4:	add	x10, x10, x13
  4130b8:	ldr	x10, [x10, #8]
  4130bc:	ldr	x13, [x8]
  4130c0:	ldur	w9, [x29, #-68]
  4130c4:	mov	w14, w9
  4130c8:	mul	x11, x11, x14
  4130cc:	add	x11, x13, x11
  4130d0:	str	x10, [x11, #8]
  4130d4:	ldur	w8, [x29, #-64]
  4130d8:	add	w8, w8, #0x1
  4130dc:	stur	w8, [x29, #-64]
  4130e0:	b	412f80 <sqrt@plt+0x115a0>
  4130e4:	ldur	w8, [x29, #-28]
  4130e8:	ldr	x9, [sp, #80]
  4130ec:	ldr	w10, [x9, #8]
  4130f0:	udiv	w11, w8, w10
  4130f4:	mul	w10, w11, w10
  4130f8:	subs	w8, w8, w10
  4130fc:	stur	w8, [x29, #-32]
  413100:	ldr	x8, [sp, #80]
  413104:	ldr	x9, [x8]
  413108:	ldur	w10, [x29, #-32]
  41310c:	mov	w11, w10
  413110:	mov	x12, #0x10                  	// #16
  413114:	mul	x11, x12, x11
  413118:	ldr	w10, [x9, x11]
  41311c:	cmp	w10, #0x0
  413120:	cset	w10, lt  // lt = tstop
  413124:	tbnz	w10, #0, 41315c <sqrt@plt+0x1177c>
  413128:	ldur	w8, [x29, #-32]
  41312c:	cbnz	w8, 413144 <sqrt@plt+0x11764>
  413130:	ldr	x8, [sp, #80]
  413134:	ldr	w9, [x8, #8]
  413138:	subs	w9, w9, #0x1
  41313c:	str	w9, [sp, #16]
  413140:	b	413150 <sqrt@plt+0x11770>
  413144:	ldur	w8, [x29, #-32]
  413148:	subs	w8, w8, #0x1
  41314c:	str	w8, [sp, #16]
  413150:	ldr	w8, [sp, #16]
  413154:	stur	w8, [x29, #-32]
  413158:	b	413100 <sqrt@plt+0x11720>
  41315c:	ldur	x8, [x29, #-40]
  413160:	str	x8, [sp, #8]
  413164:	cbz	x8, 413170 <sqrt@plt+0x11790>
  413168:	ldr	x0, [sp, #8]
  41316c:	bl	401860 <_ZdaPv@plt>
  413170:	ldur	w8, [x29, #-12]
  413174:	ldr	x9, [sp, #80]
  413178:	ldr	x10, [x9]
  41317c:	ldur	w11, [x29, #-32]
  413180:	mov	w12, w11
  413184:	mov	x13, #0x10                  	// #16
  413188:	mul	x12, x13, x12
  41318c:	str	w8, [x10, x12]
  413190:	ldur	x10, [x29, #-24]
  413194:	ldr	x12, [x9]
  413198:	ldur	w8, [x29, #-32]
  41319c:	mov	w14, w8
  4131a0:	mul	x13, x13, x14
  4131a4:	add	x12, x12, x13
  4131a8:	str	x10, [x12, #8]
  4131ac:	ldr	w8, [x9, #12]
  4131b0:	add	w8, w8, #0x1
  4131b4:	str	w8, [x9, #12]
  4131b8:	ldp	x29, x30, [sp, #160]
  4131bc:	add	sp, sp, #0xb0
  4131c0:	ret
  4131c4:	ldur	x0, [x29, #-56]
  4131c8:	bl	401970 <_Unwind_Resume@plt>
  4131cc:	sub	sp, sp, #0x40
  4131d0:	stp	x29, x30, [sp, #48]
  4131d4:	add	x29, sp, #0x30
  4131d8:	mov	w8, #0x2c                  	// #44
  4131dc:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  4131e0:	add	x2, x2, #0xd5b
  4131e4:	stur	x0, [x29, #-16]
  4131e8:	stur	w1, [x29, #-20]
  4131ec:	ldur	x9, [x29, #-16]
  4131f0:	ldur	w10, [x29, #-20]
  4131f4:	cmp	w10, #0x0
  4131f8:	cset	w10, ge  // ge = tcont
  4131fc:	and	w0, w10, #0x1
  413200:	mov	w1, w8
  413204:	str	x9, [sp, #16]
  413208:	bl	40514c <sqrt@plt+0x376c>
  41320c:	ldur	w8, [x29, #-20]
  413210:	ldr	x9, [sp, #16]
  413214:	ldr	w10, [x9, #8]
  413218:	udiv	w11, w8, w10
  41321c:	mul	w10, w11, w10
  413220:	subs	w8, w8, w10
  413224:	str	w8, [sp, #24]
  413228:	ldr	x8, [sp, #16]
  41322c:	ldr	x9, [x8]
  413230:	ldr	w10, [sp, #24]
  413234:	mov	w11, w10
  413238:	mov	x12, #0x10                  	// #16
  41323c:	mul	x11, x12, x11
  413240:	ldr	w10, [x9, x11]
  413244:	cmp	w10, #0x0
  413248:	cset	w10, lt  // lt = tstop
  41324c:	tbnz	w10, #0, 4132d4 <sqrt@plt+0x118f4>
  413250:	ldr	x8, [sp, #16]
  413254:	ldr	x9, [x8]
  413258:	ldr	w10, [sp, #24]
  41325c:	mov	w11, w10
  413260:	mov	x12, #0x10                  	// #16
  413264:	mul	x11, x12, x11
  413268:	ldr	w10, [x9, x11]
  41326c:	ldur	w13, [x29, #-20]
  413270:	cmp	w10, w13
  413274:	b.ne	4132a0 <sqrt@plt+0x118c0>  // b.any
  413278:	ldr	x8, [sp, #16]
  41327c:	ldr	x9, [x8]
  413280:	ldr	w10, [sp, #24]
  413284:	mov	w11, w10
  413288:	mov	x12, #0x10                  	// #16
  41328c:	mul	x11, x12, x11
  413290:	add	x9, x9, x11
  413294:	ldr	x9, [x9, #8]
  413298:	stur	x9, [x29, #-8]
  41329c:	b	4132dc <sqrt@plt+0x118fc>
  4132a0:	ldr	w8, [sp, #24]
  4132a4:	cbnz	w8, 4132bc <sqrt@plt+0x118dc>
  4132a8:	ldr	x8, [sp, #16]
  4132ac:	ldr	w9, [x8, #8]
  4132b0:	subs	w9, w9, #0x1
  4132b4:	str	w9, [sp, #12]
  4132b8:	b	4132c8 <sqrt@plt+0x118e8>
  4132bc:	ldr	w8, [sp, #24]
  4132c0:	subs	w8, w8, #0x1
  4132c4:	str	w8, [sp, #12]
  4132c8:	ldr	w8, [sp, #12]
  4132cc:	str	w8, [sp, #24]
  4132d0:	b	413228 <sqrt@plt+0x11848>
  4132d4:	mov	x8, xzr
  4132d8:	stur	x8, [x29, #-8]
  4132dc:	ldur	x0, [x29, #-8]
  4132e0:	ldp	x29, x30, [sp, #48]
  4132e4:	add	sp, sp, #0x40
  4132e8:	ret
  4132ec:	sub	sp, sp, #0x10
  4132f0:	str	x0, [sp, #8]
  4132f4:	str	x1, [sp]
  4132f8:	ldr	x8, [sp, #8]
  4132fc:	ldr	x9, [sp]
  413300:	str	x9, [x8]
  413304:	str	wzr, [x8, #8]
  413308:	add	sp, sp, #0x10
  41330c:	ret
  413310:	sub	sp, sp, #0x40
  413314:	str	x0, [sp, #48]
  413318:	str	x1, [sp, #40]
  41331c:	str	x2, [sp, #32]
  413320:	ldr	x8, [sp, #48]
  413324:	ldr	x9, [x8]
  413328:	ldr	w10, [x9, #8]
  41332c:	str	w10, [sp, #28]
  413330:	ldr	x9, [x8]
  413334:	ldr	x9, [x9]
  413338:	str	x9, [sp, #16]
  41333c:	str	x8, [sp, #8]
  413340:	ldr	x8, [sp, #8]
  413344:	ldr	w9, [x8, #8]
  413348:	ldr	w10, [sp, #28]
  41334c:	cmp	w9, w10
  413350:	b.cs	4133ec <sqrt@plt+0x11a0c>  // b.hs, b.nlast
  413354:	ldr	x8, [sp, #16]
  413358:	ldr	x9, [sp, #8]
  41335c:	ldr	w10, [x9, #8]
  413360:	mov	w11, w10
  413364:	mov	x12, #0x10                  	// #16
  413368:	mul	x11, x12, x11
  41336c:	ldr	w10, [x8, x11]
  413370:	cmp	w10, #0x0
  413374:	cset	w10, lt  // lt = tstop
  413378:	tbnz	w10, #0, 4133d8 <sqrt@plt+0x119f8>
  41337c:	ldr	x8, [sp, #16]
  413380:	ldr	x9, [sp, #8]
  413384:	ldr	w10, [x9, #8]
  413388:	mov	w11, w10
  41338c:	mov	x12, #0x10                  	// #16
  413390:	mul	x11, x12, x11
  413394:	ldr	w10, [x8, x11]
  413398:	ldr	x8, [sp, #40]
  41339c:	str	w10, [x8]
  4133a0:	ldr	x8, [sp, #16]
  4133a4:	ldr	w10, [x9, #8]
  4133a8:	mov	w11, w10
  4133ac:	mul	x11, x12, x11
  4133b0:	add	x8, x8, x11
  4133b4:	ldr	x8, [x8, #8]
  4133b8:	ldr	x11, [sp, #32]
  4133bc:	str	x8, [x11]
  4133c0:	ldr	w10, [x9, #8]
  4133c4:	mov	w13, #0x1                   	// #1
  4133c8:	add	w10, w10, #0x1
  4133cc:	str	w10, [x9, #8]
  4133d0:	str	w13, [sp, #60]
  4133d4:	b	4133f0 <sqrt@plt+0x11a10>
  4133d8:	ldr	x8, [sp, #8]
  4133dc:	ldr	w9, [x8, #8]
  4133e0:	add	w9, w9, #0x1
  4133e4:	str	w9, [x8, #8]
  4133e8:	b	413340 <sqrt@plt+0x11960>
  4133ec:	str	wzr, [sp, #60]
  4133f0:	ldr	w0, [sp, #60]
  4133f4:	add	sp, sp, #0x40
  4133f8:	ret
  4133fc:	sub	sp, sp, #0x40
  413400:	stp	x29, x30, [sp, #48]
  413404:	add	x29, sp, #0x30
  413408:	adrp	x8, 412000 <sqrt@plt+0x10620>
  41340c:	add	x8, x8, #0x25c
  413410:	adrp	x9, 412000 <sqrt@plt+0x10620>
  413414:	add	x9, x9, #0xc14
  413418:	stur	x0, [x29, #-8]
  41341c:	ldur	x10, [x29, #-8]
  413420:	str	wzr, [x10]
  413424:	add	x11, x10, #0x8
  413428:	mov	x0, x11
  41342c:	str	x9, [sp, #16]
  413430:	str	x10, [sp, #8]
  413434:	str	x11, [sp]
  413438:	blr	x8
  41343c:	ldr	x8, [sp, #8]
  413440:	add	x0, x8, #0x818
  413444:	ldr	x9, [sp, #16]
  413448:	blr	x9
  41344c:	b	413450 <sqrt@plt+0x11a70>
  413450:	str	wzr, [sp, #24]
  413454:	ldr	w8, [sp, #24]
  413458:	cmp	w8, #0x100
  41345c:	b.ge	4134ac <sqrt@plt+0x11acc>  // b.tcont
  413460:	ldr	x8, [sp, #8]
  413464:	add	x9, x8, #0x18
  413468:	ldrsw	x10, [sp, #24]
  41346c:	mov	x11, #0x8                   	// #8
  413470:	mul	x10, x11, x10
  413474:	add	x9, x9, x10
  413478:	mov	x10, xzr
  41347c:	str	x10, [x9]
  413480:	ldr	w8, [sp, #24]
  413484:	add	w8, w8, #0x1
  413488:	str	w8, [sp, #24]
  41348c:	b	413454 <sqrt@plt+0x11a74>
  413490:	stur	x0, [x29, #-16]
  413494:	stur	w1, [x29, #-20]
  413498:	ldr	x0, [sp]
  41349c:	adrp	x8, 412000 <sqrt@plt+0x10620>
  4134a0:	add	x8, x8, #0x304
  4134a4:	blr	x8
  4134a8:	b	4134f8 <sqrt@plt+0x11b18>
  4134ac:	str	wzr, [sp, #24]
  4134b0:	ldr	w8, [sp, #24]
  4134b4:	cmp	w8, #0x100
  4134b8:	b.ge	4134ec <sqrt@plt+0x11b0c>  // b.tcont
  4134bc:	ldr	x8, [sp, #8]
  4134c0:	add	x9, x8, #0x828
  4134c4:	ldrsw	x10, [sp, #24]
  4134c8:	mov	x11, #0x8                   	// #8
  4134cc:	mul	x10, x11, x10
  4134d0:	add	x9, x9, x10
  4134d4:	mov	x10, xzr
  4134d8:	str	x10, [x9]
  4134dc:	ldr	w8, [sp, #24]
  4134e0:	add	w8, w8, #0x1
  4134e4:	str	w8, [sp, #24]
  4134e8:	b	4134b0 <sqrt@plt+0x11ad0>
  4134ec:	ldp	x29, x30, [sp, #48]
  4134f0:	add	sp, sp, #0x40
  4134f4:	ret
  4134f8:	ldur	x0, [x29, #-16]
  4134fc:	bl	401970 <_Unwind_Resume@plt>
  413500:	sub	sp, sp, #0x30
  413504:	stp	x29, x30, [sp, #32]
  413508:	add	x29, sp, #0x20
  41350c:	adrp	x8, 412000 <sqrt@plt+0x10620>
  413510:	add	x8, x8, #0xcbc
  413514:	adrp	x9, 412000 <sqrt@plt+0x10620>
  413518:	add	x9, x9, #0x304
  41351c:	stur	x0, [x29, #-8]
  413520:	ldur	x10, [x29, #-8]
  413524:	add	x0, x10, #0x818
  413528:	str	x9, [sp, #16]
  41352c:	str	x10, [sp, #8]
  413530:	blr	x8
  413534:	ldr	x8, [sp, #8]
  413538:	add	x0, x8, #0x8
  41353c:	ldr	x9, [sp, #16]
  413540:	blr	x9
  413544:	ldp	x29, x30, [sp, #32]
  413548:	add	sp, sp, #0x30
  41354c:	ret
  413550:	sub	sp, sp, #0x50
  413554:	stp	x29, x30, [sp, #64]
  413558:	add	x29, sp, #0x40
  41355c:	stur	x0, [x29, #-8]
  413560:	sturb	w1, [x29, #-9]
  413564:	ldur	x8, [x29, #-8]
  413568:	add	x9, x8, #0x18
  41356c:	ldurb	w10, [x29, #-9]
  413570:	mov	w11, w10
  413574:	mov	x12, #0x8                   	// #8
  413578:	mul	x11, x12, x11
  41357c:	add	x9, x9, x11
  413580:	ldr	x9, [x9]
  413584:	str	x8, [sp, #24]
  413588:	cbnz	x9, 413634 <sqrt@plt+0x11c54>
  41358c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  413590:	add	x8, x8, #0xd7d
  413594:	ldr	w9, [x8]
  413598:	sub	x8, x29, #0x14
  41359c:	stur	w9, [x29, #-20]
  4135a0:	add	x0, x8, #0x4
  4135a4:	ldurb	w9, [x29, #-9]
  4135a8:	str	x0, [sp, #16]
  4135ac:	mov	w0, w9
  4135b0:	str	x8, [sp, #8]
  4135b4:	bl	4120f4 <sqrt@plt+0x10714>
  4135b8:	ldr	x8, [sp, #16]
  4135bc:	str	x0, [sp]
  4135c0:	mov	x0, x8
  4135c4:	ldr	x1, [sp]
  4135c8:	bl	401740 <strcpy@plt>
  4135cc:	mov	x8, #0x10                  	// #16
  4135d0:	mov	x0, x8
  4135d4:	bl	4139f4 <_Znwm@@Base>
  4135d8:	str	x0, [sp, #32]
  4135dc:	ldr	x8, [sp, #24]
  4135e0:	ldr	w9, [x8]
  4135e4:	add	w10, w9, #0x1
  4135e8:	str	w10, [x8]
  4135ec:	ldr	x11, [sp, #32]
  4135f0:	str	w9, [x11]
  4135f4:	ldr	x11, [sp, #32]
  4135f8:	mov	w9, #0xffffffff            	// #-1
  4135fc:	str	w9, [x11, #4]
  413600:	ldr	x0, [sp, #8]
  413604:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  413608:	ldr	x8, [sp, #32]
  41360c:	mov	x11, #0x8                   	// #8
  413610:	str	x0, [x8, #8]
  413614:	ldr	x8, [sp, #32]
  413618:	ldr	x12, [sp, #24]
  41361c:	add	x13, x12, #0x18
  413620:	ldurb	w9, [x29, #-9]
  413624:	mov	w14, w9
  413628:	mul	x11, x11, x14
  41362c:	add	x11, x13, x11
  413630:	str	x8, [x11]
  413634:	ldr	x8, [sp, #24]
  413638:	add	x9, x8, #0x18
  41363c:	ldurb	w10, [x29, #-9]
  413640:	mov	w11, w10
  413644:	mov	x12, #0x8                   	// #8
  413648:	mul	x11, x12, x11
  41364c:	add	x9, x9, x11
  413650:	ldr	x0, [x9]
  413654:	ldp	x29, x30, [sp, #64]
  413658:	add	sp, sp, #0x50
  41365c:	ret
  413660:	sub	sp, sp, #0x20
  413664:	stp	x29, x30, [sp, #16]
  413668:	add	x29, sp, #0x10
  41366c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x2128>
  413670:	add	x8, x8, #0xb88
  413674:	stur	w0, [x29, #-4]
  413678:	ldur	w1, [x29, #-4]
  41367c:	mov	x0, x8
  413680:	bl	41375c <sqrt@plt+0x11d7c>
  413684:	ldp	x29, x30, [sp, #16]
  413688:	add	sp, sp, #0x20
  41368c:	ret
  413690:	sub	sp, sp, #0x30
  413694:	stp	x29, x30, [sp, #32]
  413698:	add	x29, sp, #0x20
  41369c:	str	x0, [sp, #16]
  4136a0:	ldr	x8, [sp, #16]
  4136a4:	mov	w9, #0x0                   	// #0
  4136a8:	str	w9, [sp, #12]
  4136ac:	cbz	x8, 4136d8 <sqrt@plt+0x11cf8>
  4136b0:	ldr	x8, [sp, #16]
  4136b4:	ldrb	w9, [x8]
  4136b8:	mov	w10, #0x0                   	// #0
  4136bc:	str	w10, [sp, #12]
  4136c0:	cbz	w9, 4136d8 <sqrt@plt+0x11cf8>
  4136c4:	ldr	x8, [sp, #16]
  4136c8:	ldrb	w9, [x8]
  4136cc:	cmp	w9, #0x20
  4136d0:	cset	w9, ne  // ne = any
  4136d4:	str	w9, [sp, #12]
  4136d8:	ldr	w8, [sp, #12]
  4136dc:	and	w0, w8, #0x1
  4136e0:	mov	w1, #0x96                  	// #150
  4136e4:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  4136e8:	add	x2, x2, #0xd5b
  4136ec:	bl	40514c <sqrt@plt+0x376c>
  4136f0:	ldr	x9, [sp, #16]
  4136f4:	ldrb	w8, [x9, #1]
  4136f8:	cbnz	w8, 413718 <sqrt@plt+0x11d38>
  4136fc:	ldr	x8, [sp, #16]
  413700:	ldrb	w1, [x8]
  413704:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  413708:	add	x0, x0, #0xb88
  41370c:	bl	413550 <sqrt@plt+0x11b70>
  413710:	stur	x0, [x29, #-8]
  413714:	b	41372c <sqrt@plt+0x11d4c>
  413718:	ldr	x1, [sp, #16]
  41371c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  413720:	add	x0, x0, #0xb88
  413724:	bl	4138b0 <sqrt@plt+0x11ed0>
  413728:	stur	x0, [x29, #-8]
  41372c:	ldur	x0, [x29, #-8]
  413730:	ldp	x29, x30, [sp, #32]
  413734:	add	sp, sp, #0x30
  413738:	ret
  41373c:	sub	sp, sp, #0x10
  413740:	str	x0, [sp, #8]
  413744:	ldr	x8, [sp, #8]
  413748:	str	x8, [sp]
  41374c:	ldr	x8, [sp]
  413750:	ldr	x0, [x8, #8]
  413754:	add	sp, sp, #0x10
  413758:	ret
  41375c:	sub	sp, sp, #0x40
  413760:	stp	x29, x30, [sp, #48]
  413764:	add	x29, sp, #0x30
  413768:	stur	x0, [x29, #-16]
  41376c:	stur	w1, [x29, #-20]
  413770:	ldur	x8, [x29, #-16]
  413774:	ldur	w9, [x29, #-20]
  413778:	cmp	w9, #0x0
  41377c:	cset	w9, lt  // lt = tstop
  413780:	str	x8, [sp]
  413784:	tbnz	w9, #0, 413830 <sqrt@plt+0x11e50>
  413788:	ldur	w8, [x29, #-20]
  41378c:	cmp	w8, #0x100
  413790:	b.ge	413830 <sqrt@plt+0x11e50>  // b.tcont
  413794:	ldr	x8, [sp]
  413798:	add	x9, x8, #0x828
  41379c:	ldursw	x10, [x29, #-20]
  4137a0:	mov	x11, #0x8                   	// #8
  4137a4:	mul	x10, x11, x10
  4137a8:	add	x9, x9, x10
  4137ac:	ldr	x9, [x9]
  4137b0:	cbnz	x9, 41380c <sqrt@plt+0x11e2c>
  4137b4:	mov	x0, #0x10                  	// #16
  4137b8:	bl	4139f4 <_Znwm@@Base>
  4137bc:	str	x0, [sp, #16]
  4137c0:	ldr	x8, [sp]
  4137c4:	ldr	w9, [x8]
  4137c8:	add	w10, w9, #0x1
  4137cc:	str	w10, [x8]
  4137d0:	ldr	x11, [sp, #16]
  4137d4:	str	w9, [x11]
  4137d8:	ldur	w9, [x29, #-20]
  4137dc:	ldr	x11, [sp, #16]
  4137e0:	str	w9, [x11, #4]
  4137e4:	ldr	x11, [sp, #16]
  4137e8:	mov	x12, #0x8                   	// #8
  4137ec:	mov	x13, xzr
  4137f0:	str	x13, [x11, #8]
  4137f4:	ldr	x11, [sp, #16]
  4137f8:	add	x13, x8, #0x828
  4137fc:	ldursw	x14, [x29, #-20]
  413800:	mul	x12, x12, x14
  413804:	add	x12, x13, x12
  413808:	str	x11, [x12]
  41380c:	ldr	x8, [sp]
  413810:	add	x9, x8, #0x828
  413814:	ldursw	x10, [x29, #-20]
  413818:	mov	x11, #0x8                   	// #8
  41381c:	mul	x10, x11, x10
  413820:	add	x9, x9, x10
  413824:	ldr	x9, [x9]
  413828:	stur	x9, [x29, #-8]
  41382c:	b	4138a0 <sqrt@plt+0x11ec0>
  413830:	ldr	x8, [sp]
  413834:	add	x0, x8, #0x818
  413838:	ldur	w1, [x29, #-20]
  41383c:	bl	4131cc <sqrt@plt+0x117ec>
  413840:	str	x0, [sp, #8]
  413844:	ldr	x8, [sp, #8]
  413848:	cbnz	x8, 413898 <sqrt@plt+0x11eb8>
  41384c:	mov	x0, #0x10                  	// #16
  413850:	bl	401630 <_Znam@plt>
  413854:	str	x0, [sp, #8]
  413858:	ldr	x8, [sp]
  41385c:	ldr	w9, [x8]
  413860:	add	w10, w9, #0x1
  413864:	str	w10, [x8]
  413868:	ldr	x11, [sp, #8]
  41386c:	str	w9, [x11]
  413870:	ldur	w9, [x29, #-20]
  413874:	ldr	x11, [sp, #8]
  413878:	str	w9, [x11, #4]
  41387c:	ldr	x11, [sp, #8]
  413880:	mov	x12, xzr
  413884:	str	x12, [x11, #8]
  413888:	add	x0, x8, #0x818
  41388c:	ldur	w1, [x29, #-20]
  413890:	ldr	x2, [sp, #8]
  413894:	bl	412d50 <sqrt@plt+0x11370>
  413898:	ldr	x8, [sp, #8]
  41389c:	stur	x8, [x29, #-8]
  4138a0:	ldur	x0, [x29, #-8]
  4138a4:	ldp	x29, x30, [sp, #48]
  4138a8:	add	sp, sp, #0x40
  4138ac:	ret
  4138b0:	sub	sp, sp, #0x50
  4138b4:	stp	x29, x30, [sp, #64]
  4138b8:	add	x29, sp, #0x40
  4138bc:	stur	x0, [x29, #-16]
  4138c0:	stur	x1, [x29, #-24]
  4138c4:	ldur	x8, [x29, #-16]
  4138c8:	ldur	x9, [x29, #-24]
  4138cc:	ldrb	w10, [x9]
  4138d0:	cmp	w10, #0x63
  4138d4:	str	x8, [sp, #8]
  4138d8:	b.ne	413978 <sqrt@plt+0x11f98>  // b.any
  4138dc:	ldur	x8, [x29, #-24]
  4138e0:	ldrb	w9, [x8, #1]
  4138e4:	cmp	w9, #0x68
  4138e8:	b.ne	413978 <sqrt@plt+0x11f98>  // b.any
  4138ec:	ldur	x8, [x29, #-24]
  4138f0:	ldrb	w9, [x8, #2]
  4138f4:	cmp	w9, #0x61
  4138f8:	b.ne	413978 <sqrt@plt+0x11f98>  // b.any
  4138fc:	ldur	x8, [x29, #-24]
  413900:	ldrb	w9, [x8, #3]
  413904:	cmp	w9, #0x72
  413908:	b.ne	413978 <sqrt@plt+0x11f98>  // b.any
  41390c:	ldur	x8, [x29, #-24]
  413910:	add	x0, x8, #0x4
  413914:	add	x1, sp, #0x20
  413918:	mov	w2, #0xa                   	// #10
  41391c:	bl	401700 <strtol@plt>
  413920:	str	x0, [sp, #24]
  413924:	ldr	x8, [sp, #32]
  413928:	ldur	x9, [x29, #-24]
  41392c:	add	x9, x9, #0x4
  413930:	cmp	x8, x9
  413934:	b.eq	413978 <sqrt@plt+0x11f98>  // b.none
  413938:	ldr	x8, [sp, #32]
  41393c:	ldrb	w9, [x8]
  413940:	cbnz	w9, 413978 <sqrt@plt+0x11f98>
  413944:	ldr	x8, [sp, #24]
  413948:	cmp	x8, #0x0
  41394c:	cset	w9, lt  // lt = tstop
  413950:	tbnz	w9, #0, 413978 <sqrt@plt+0x11f98>
  413954:	ldr	x8, [sp, #24]
  413958:	cmp	x8, #0x100
  41395c:	b.ge	413978 <sqrt@plt+0x11f98>  // b.tcont
  413960:	ldr	x8, [sp, #24]
  413964:	ldr	x0, [sp, #8]
  413968:	mov	w1, w8
  41396c:	bl	413550 <sqrt@plt+0x11b70>
  413970:	stur	x0, [x29, #-8]
  413974:	b	4139e4 <sqrt@plt+0x12004>
  413978:	ldr	x8, [sp, #8]
  41397c:	add	x0, x8, #0x8
  413980:	sub	x1, x29, #0x18
  413984:	bl	41298c <sqrt@plt+0x10fac>
  413988:	str	x0, [sp, #16]
  41398c:	ldr	x8, [sp, #16]
  413990:	cbnz	x8, 4139dc <sqrt@plt+0x11ffc>
  413994:	mov	x0, #0x10                  	// #16
  413998:	bl	401630 <_Znam@plt>
  41399c:	str	x0, [sp, #16]
  4139a0:	ldr	x8, [sp, #8]
  4139a4:	ldr	w9, [x8]
  4139a8:	add	w10, w9, #0x1
  4139ac:	str	w10, [x8]
  4139b0:	ldr	x11, [sp, #16]
  4139b4:	str	w9, [x11]
  4139b8:	ldr	x11, [sp, #16]
  4139bc:	mov	w9, #0xffffffff            	// #-1
  4139c0:	str	w9, [x11, #4]
  4139c4:	add	x0, x8, #0x8
  4139c8:	ldur	x1, [x29, #-24]
  4139cc:	ldr	x2, [sp, #16]
  4139d0:	bl	41238c <sqrt@plt+0x109ac>
  4139d4:	ldr	x8, [sp, #16]
  4139d8:	str	x0, [x8, #8]
  4139dc:	ldr	x8, [sp, #16]
  4139e0:	stur	x8, [x29, #-8]
  4139e4:	ldur	x0, [x29, #-8]
  4139e8:	ldp	x29, x30, [sp, #64]
  4139ec:	add	sp, sp, #0x50
  4139f0:	ret

00000000004139f4 <_Znwm@@Base>:
  4139f4:	sub	sp, sp, #0x20
  4139f8:	stp	x29, x30, [sp, #16]
  4139fc:	add	x29, sp, #0x10
  413a00:	str	x0, [sp, #8]
  413a04:	ldr	x8, [sp, #8]
  413a08:	cbnz	x8, 413a18 <_Znwm@@Base+0x24>
  413a0c:	ldr	x8, [sp, #8]
  413a10:	add	x8, x8, #0x1
  413a14:	str	x8, [sp, #8]
  413a18:	ldr	x8, [sp, #8]
  413a1c:	and	x0, x8, #0xffffffff
  413a20:	bl	4018e0 <malloc@plt>
  413a24:	str	x0, [sp]
  413a28:	ldr	x8, [sp]
  413a2c:	cbnz	x8, 413a70 <_Znwm@@Base+0x7c>
  413a30:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  413a34:	add	x8, x8, #0xf98
  413a38:	ldr	x8, [x8]
  413a3c:	cbz	x8, 413a5c <_Znwm@@Base+0x68>
  413a40:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  413a44:	add	x8, x8, #0xf98
  413a48:	ldr	x0, [x8]
  413a4c:	bl	413a80 <_Znwm@@Base+0x8c>
  413a50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2508>
  413a54:	add	x0, x0, #0x648
  413a58:	bl	413a80 <_Znwm@@Base+0x8c>
  413a5c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413a60:	add	x0, x0, #0xd82
  413a64:	bl	413a80 <_Znwm@@Base+0x8c>
  413a68:	mov	w0, #0xffffffff            	// #-1
  413a6c:	bl	401730 <_exit@plt>
  413a70:	ldr	x0, [sp]
  413a74:	ldp	x29, x30, [sp, #16]
  413a78:	add	sp, sp, #0x20
  413a7c:	ret
  413a80:	sub	sp, sp, #0x30
  413a84:	stp	x29, x30, [sp, #32]
  413a88:	add	x29, sp, #0x20
  413a8c:	mov	w8, #0x2                   	// #2
  413a90:	stur	x0, [x29, #-8]
  413a94:	ldur	x1, [x29, #-8]
  413a98:	ldur	x0, [x29, #-8]
  413a9c:	stur	w8, [x29, #-12]
  413aa0:	str	x1, [sp, #8]
  413aa4:	bl	401690 <strlen@plt>
  413aa8:	ldur	w8, [x29, #-12]
  413aac:	str	x0, [sp]
  413ab0:	mov	w0, w8
  413ab4:	ldr	x1, [sp, #8]
  413ab8:	ldr	x2, [sp]
  413abc:	bl	4018d0 <write@plt>
  413ac0:	ldp	x29, x30, [sp, #32]
  413ac4:	add	sp, sp, #0x30
  413ac8:	ret

0000000000413acc <_ZdlPv@@Base>:
  413acc:	sub	sp, sp, #0x20
  413ad0:	stp	x29, x30, [sp, #16]
  413ad4:	add	x29, sp, #0x10
  413ad8:	str	x0, [sp, #8]
  413adc:	ldr	x8, [sp, #8]
  413ae0:	cbz	x8, 413aec <_ZdlPv@@Base+0x20>
  413ae4:	ldr	x0, [sp, #8]
  413ae8:	bl	401710 <free@plt>
  413aec:	ldp	x29, x30, [sp, #16]
  413af0:	add	sp, sp, #0x20
  413af4:	ret

0000000000413af8 <_ZdlPvm@@Base>:
  413af8:	sub	sp, sp, #0x20
  413afc:	stp	x29, x30, [sp, #16]
  413b00:	add	x29, sp, #0x10
  413b04:	str	x0, [sp, #8]
  413b08:	str	x1, [sp]
  413b0c:	ldr	x8, [sp, #8]
  413b10:	cbz	x8, 413b1c <_ZdlPvm@@Base+0x24>
  413b14:	ldr	x0, [sp, #8]
  413b18:	bl	401710 <free@plt>
  413b1c:	ldp	x29, x30, [sp, #16]
  413b20:	add	sp, sp, #0x20
  413b24:	ret
  413b28:	sub	sp, sp, #0x40
  413b2c:	stp	x29, x30, [sp, #48]
  413b30:	add	x29, sp, #0x30
  413b34:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  413b38:	add	x8, x8, #0xf90
  413b3c:	stur	x0, [x29, #-8]
  413b40:	ldr	w9, [x8]
  413b44:	cbz	w9, 413b4c <_ZdlPvm@@Base+0x54>
  413b48:	b	413cc0 <_ZdlPvm@@Base+0x1c8>
  413b4c:	mov	w8, #0x1                   	// #1
  413b50:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x3128>
  413b54:	add	x9, x9, #0xf90
  413b58:	str	w8, [x9]
  413b5c:	mov	w0, #0x61                  	// #97
  413b60:	mov	w8, wzr
  413b64:	mov	w1, w8
  413b68:	mov	w2, #0x4a5                 	// #1189
  413b6c:	mov	w3, #0x349                 	// #841
  413b70:	bl	413ccc <_ZdlPvm@@Base+0x1d4>
  413b74:	mov	w0, #0x62                  	// #98
  413b78:	mov	w1, #0x8                   	// #8
  413b7c:	mov	w2, #0x586                 	// #1414
  413b80:	mov	w3, #0x3e8                 	// #1000
  413b84:	bl	413ccc <_ZdlPvm@@Base+0x1d4>
  413b88:	mov	w0, #0x63                  	// #99
  413b8c:	mov	w1, #0x10                  	// #16
  413b90:	mov	w2, #0x511                 	// #1297
  413b94:	mov	w3, #0x395                 	// #917
  413b98:	bl	413ccc <_ZdlPvm@@Base+0x1d4>
  413b9c:	mov	w0, #0x64                  	// #100
  413ba0:	mov	w1, #0x18                  	// #24
  413ba4:	mov	w2, #0x442                 	// #1090
  413ba8:	mov	w3, #0x303                 	// #771
  413bac:	bl	413ccc <_ZdlPvm@@Base+0x1d4>
  413bb0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413bb4:	add	x0, x0, #0xd91
  413bb8:	mov	w1, #0x20                  	// #32
  413bbc:	fmov	d0, #1.100000000000000000e+01
  413bc0:	stur	d0, [x29, #-16]
  413bc4:	fmov	d1, #8.500000000000000000e+00
  413bc8:	str	d1, [sp, #24]
  413bcc:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413bd0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413bd4:	add	x0, x0, #0xd98
  413bd8:	mov	w1, #0x21                  	// #33
  413bdc:	fmov	d0, #1.400000000000000000e+01
  413be0:	ldr	d1, [sp, #24]
  413be4:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413be8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413bec:	add	x0, x0, #0xd9e
  413bf0:	mov	w1, #0x22                  	// #34
  413bf4:	fmov	d0, #1.700000000000000000e+01
  413bf8:	str	d0, [sp, #16]
  413bfc:	ldur	d1, [x29, #-16]
  413c00:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c08:	add	x0, x0, #0xda6
  413c0c:	mov	w1, #0x23                  	// #35
  413c10:	ldur	d0, [x29, #-16]
  413c14:	ldr	d1, [sp, #16]
  413c18:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c20:	add	x0, x0, #0xdad
  413c24:	mov	w1, #0x24                  	// #36
  413c28:	ldr	d0, [sp, #24]
  413c2c:	fmov	d1, #5.500000000000000000e+00
  413c30:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c38:	add	x0, x0, #0xdb7
  413c3c:	mov	w1, #0x25                  	// #37
  413c40:	fmov	d0, #1.000000000000000000e+01
  413c44:	fmov	d1, #7.500000000000000000e+00
  413c48:	str	d1, [sp, #8]
  413c4c:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c50:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c54:	add	x0, x0, #0xdc1
  413c58:	mov	w1, #0x26                  	// #38
  413c5c:	fmov	d0, #9.500000000000000000e+00
  413c60:	mov	x9, #0x800000000000        	// #140737488355328
  413c64:	movk	x9, #0x4010, lsl #48
  413c68:	fmov	d1, x9
  413c6c:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c70:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c74:	add	x0, x0, #0xdc7
  413c78:	mov	w1, #0x27                  	// #39
  413c7c:	ldr	d0, [sp, #8]
  413c80:	fmov	d1, #3.875000000000000000e+00
  413c84:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413c88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413c8c:	add	x0, x0, #0xdcf
  413c90:	mov	w1, #0x28                  	// #40
  413c94:	mov	x9, #0x2a55                	// #10837
  413c98:	movk	x9, #0x4a95, lsl #16
  413c9c:	movk	x9, #0x52a5, lsl #32
  413ca0:	movk	x9, #0x4021, lsl #48
  413ca4:	fmov	d0, x9
  413ca8:	mov	x9, #0x2a55                	// #10837
  413cac:	movk	x9, #0x4a95, lsl #16
  413cb0:	movk	x9, #0x52a5, lsl #32
  413cb4:	movk	x9, #0x4011, lsl #48
  413cb8:	fmov	d1, x9
  413cbc:	bl	413e14 <_ZdlPvm@@Base+0x31c>
  413cc0:	ldp	x29, x30, [sp, #48]
  413cc4:	add	sp, sp, #0x40
  413cc8:	ret
  413ccc:	sub	sp, sp, #0x50
  413cd0:	stp	x29, x30, [sp, #64]
  413cd4:	add	x29, sp, #0x40
  413cd8:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  413cdc:	add	x8, x8, #0xbb8
  413ce0:	sturb	w0, [x29, #-1]
  413ce4:	stur	w1, [x29, #-8]
  413ce8:	stur	w2, [x29, #-12]
  413cec:	stur	w3, [x29, #-16]
  413cf0:	ldur	w9, [x29, #-12]
  413cf4:	stur	w9, [x29, #-20]
  413cf8:	ldur	w9, [x29, #-16]
  413cfc:	stur	w9, [x29, #-24]
  413d00:	stur	wzr, [x29, #-28]
  413d04:	str	x8, [sp, #8]
  413d08:	ldur	w8, [x29, #-28]
  413d0c:	cmp	w8, #0x8
  413d10:	b.ge	413e08 <_ZdlPvm@@Base+0x310>  // b.tcont
  413d14:	mov	x0, #0x3                   	// #3
  413d18:	bl	401630 <_Znam@plt>
  413d1c:	str	x0, [sp, #24]
  413d20:	ldurb	w8, [x29, #-1]
  413d24:	ldr	x9, [sp, #24]
  413d28:	strb	w8, [x9]
  413d2c:	ldur	w8, [x29, #-28]
  413d30:	add	w8, w8, #0x30
  413d34:	ldr	x9, [sp, #24]
  413d38:	strb	w8, [x9, #1]
  413d3c:	ldr	x9, [sp, #24]
  413d40:	mov	w8, #0x0                   	// #0
  413d44:	strb	w8, [x9, #2]
  413d48:	ldr	x9, [sp, #24]
  413d4c:	ldur	w8, [x29, #-8]
  413d50:	ldur	w10, [x29, #-28]
  413d54:	add	w8, w8, w10
  413d58:	mov	w0, w8
  413d5c:	sxtw	x11, w0
  413d60:	mov	x12, #0x18                  	// #24
  413d64:	mul	x11, x12, x11
  413d68:	ldr	x13, [sp, #8]
  413d6c:	add	x11, x13, x11
  413d70:	str	x9, [x11]
  413d74:	ldur	w8, [x29, #-20]
  413d78:	scvtf	d0, w8
  413d7c:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  413d80:	movk	x9, #0x4039, lsl #48
  413d84:	fmov	d1, x9
  413d88:	fdiv	d0, d0, d1
  413d8c:	ldur	w8, [x29, #-8]
  413d90:	ldur	w10, [x29, #-28]
  413d94:	add	w8, w8, w10
  413d98:	mov	w0, w8
  413d9c:	sxtw	x9, w0
  413da0:	mul	x9, x12, x9
  413da4:	add	x9, x13, x9
  413da8:	str	d0, [x9, #8]
  413dac:	ldur	w8, [x29, #-24]
  413db0:	scvtf	d0, w8
  413db4:	fdiv	d0, d0, d1
  413db8:	ldur	w8, [x29, #-8]
  413dbc:	ldur	w10, [x29, #-28]
  413dc0:	add	w8, w8, w10
  413dc4:	mov	w0, w8
  413dc8:	sxtw	x9, w0
  413dcc:	mul	x9, x12, x9
  413dd0:	add	x9, x13, x9
  413dd4:	str	d0, [x9, #16]
  413dd8:	ldur	w8, [x29, #-20]
  413ddc:	str	w8, [sp, #20]
  413de0:	ldur	w8, [x29, #-24]
  413de4:	stur	w8, [x29, #-20]
  413de8:	ldr	w8, [sp, #20]
  413dec:	mov	w10, #0x2                   	// #2
  413df0:	sdiv	w8, w8, w10
  413df4:	stur	w8, [x29, #-24]
  413df8:	ldur	w8, [x29, #-28]
  413dfc:	add	w8, w8, #0x1
  413e00:	stur	w8, [x29, #-28]
  413e04:	b	413d08 <_ZdlPvm@@Base+0x210>
  413e08:	ldp	x29, x30, [sp, #64]
  413e0c:	add	sp, sp, #0x50
  413e10:	ret
  413e14:	sub	sp, sp, #0x40
  413e18:	stp	x29, x30, [sp, #48]
  413e1c:	add	x29, sp, #0x30
  413e20:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  413e24:	add	x8, x8, #0xbb8
  413e28:	stur	x0, [x29, #-8]
  413e2c:	stur	w1, [x29, #-12]
  413e30:	str	d0, [sp, #24]
  413e34:	str	d1, [sp, #16]
  413e38:	ldur	x0, [x29, #-8]
  413e3c:	str	x8, [sp]
  413e40:	bl	401690 <strlen@plt>
  413e44:	add	x0, x0, #0x1
  413e48:	bl	401630 <_Znam@plt>
  413e4c:	str	x0, [sp, #8]
  413e50:	ldr	x0, [sp, #8]
  413e54:	ldur	x1, [x29, #-8]
  413e58:	bl	401740 <strcpy@plt>
  413e5c:	ldr	x8, [sp, #8]
  413e60:	ldursw	x9, [x29, #-12]
  413e64:	mov	x10, #0x18                  	// #24
  413e68:	mul	x9, x10, x9
  413e6c:	ldr	x11, [sp]
  413e70:	add	x9, x11, x9
  413e74:	str	x8, [x9]
  413e78:	ldr	x8, [sp, #24]
  413e7c:	ldursw	x9, [x29, #-12]
  413e80:	mul	x9, x10, x9
  413e84:	add	x9, x11, x9
  413e88:	str	x8, [x9, #8]
  413e8c:	ldr	x8, [sp, #16]
  413e90:	ldursw	x9, [x29, #-12]
  413e94:	mul	x9, x10, x9
  413e98:	add	x9, x11, x9
  413e9c:	str	x8, [x9, #16]
  413ea0:	ldp	x29, x30, [sp, #48]
  413ea4:	add	sp, sp, #0x40
  413ea8:	ret
  413eac:	sub	sp, sp, #0x30
  413eb0:	stp	x29, x30, [sp, #32]
  413eb4:	add	x29, sp, #0x20
  413eb8:	mov	w1, #0x1b                  	// #27
  413ebc:	adrp	x2, 417000 <_ZdlPvm@@Base+0x3508>
  413ec0:	add	x2, x2, #0xdd2
  413ec4:	stur	x0, [x29, #-8]
  413ec8:	ldur	x8, [x29, #-8]
  413ecc:	cmp	x8, #0x0
  413ed0:	cset	w9, ne  // ne = any
  413ed4:	and	w0, w9, #0x1
  413ed8:	bl	40514c <sqrt@plt+0x376c>
  413edc:	str	xzr, [sp, #16]
  413ee0:	ldur	x8, [x29, #-8]
  413ee4:	ldrb	w9, [x8]
  413ee8:	cbz	w9, 413f4c <_ZdlPvm@@Base+0x454>
  413eec:	ldr	x8, [sp, #16]
  413ef0:	lsl	x8, x8, #4
  413ef4:	str	x8, [sp, #16]
  413ef8:	ldur	x8, [x29, #-8]
  413efc:	add	x9, x8, #0x1
  413f00:	stur	x9, [x29, #-8]
  413f04:	ldrb	w10, [x8]
  413f08:	mov	w8, w10
  413f0c:	ldr	x9, [sp, #16]
  413f10:	add	x8, x9, x8
  413f14:	str	x8, [sp, #16]
  413f18:	ldr	x8, [sp, #16]
  413f1c:	and	x8, x8, #0xf0000000
  413f20:	str	x8, [sp, #8]
  413f24:	cbz	x8, 413f48 <_ZdlPvm@@Base+0x450>
  413f28:	ldr	x8, [sp, #8]
  413f2c:	ldr	x9, [sp, #16]
  413f30:	eor	x8, x9, x8, lsr #24
  413f34:	str	x8, [sp, #16]
  413f38:	ldr	x8, [sp, #8]
  413f3c:	ldr	x9, [sp, #16]
  413f40:	eor	x8, x9, x8
  413f44:	str	x8, [sp, #16]
  413f48:	b	413ee0 <_ZdlPvm@@Base+0x3e8>
  413f4c:	ldr	x0, [sp, #16]
  413f50:	ldp	x29, x30, [sp, #32]
  413f54:	add	sp, sp, #0x30
  413f58:	ret
  413f5c:	sub	sp, sp, #0x30
  413f60:	stp	x29, x30, [sp, #32]
  413f64:	add	x29, sp, #0x20
  413f68:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  413f6c:	add	x8, x8, #0xe04
  413f70:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x2128>
  413f74:	add	x9, x9, #0xa80
  413f78:	stur	w0, [x29, #-4]
  413f7c:	str	x8, [sp, #16]
  413f80:	str	x9, [sp, #8]
  413f84:	ldr	x8, [sp, #16]
  413f88:	ldr	w9, [x8]
  413f8c:	ldur	w10, [x29, #-4]
  413f90:	cmp	w9, w10
  413f94:	b.hi	413fcc <_ZdlPvm@@Base+0x4d4>  // b.pmore
  413f98:	ldr	x8, [sp, #16]
  413f9c:	ldr	w9, [x8]
  413fa0:	cbnz	w9, 413fbc <_ZdlPvm@@Base+0x4c4>
  413fa4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  413fa8:	add	x0, x0, #0xdef
  413fac:	ldr	x1, [sp, #8]
  413fb0:	ldr	x2, [sp, #8]
  413fb4:	ldr	x3, [sp, #8]
  413fb8:	bl	40ade0 <sqrt@plt+0x9400>
  413fbc:	ldr	x8, [sp, #16]
  413fc0:	add	x8, x8, #0x4
  413fc4:	str	x8, [sp, #16]
  413fc8:	b	413f84 <_ZdlPvm@@Base+0x48c>
  413fcc:	ldr	x8, [sp, #16]
  413fd0:	ldr	w0, [x8]
  413fd4:	ldp	x29, x30, [sp, #32]
  413fd8:	add	sp, sp, #0x30
  413fdc:	ret
  413fe0:	sub	sp, sp, #0x80
  413fe4:	stp	x29, x30, [sp, #112]
  413fe8:	add	x29, sp, #0x70
  413fec:	mov	x8, xzr
  413ff0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x2508>
  413ff4:	add	x9, x9, #0x7dd
  413ff8:	stur	x0, [x29, #-8]
  413ffc:	stur	x1, [x29, #-16]
  414000:	stur	x2, [x29, #-24]
  414004:	stur	w3, [x29, #-28]
  414008:	stur	w4, [x29, #-32]
  41400c:	ldur	x10, [x29, #-8]
  414010:	stur	x8, [x29, #-40]
  414014:	ldur	w11, [x29, #-28]
  414018:	str	x9, [sp, #56]
  41401c:	str	x10, [sp, #48]
  414020:	cbz	w11, 414034 <_ZdlPvm@@Base+0x53c>
  414024:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  414028:	add	x0, x0, #0xe5c
  41402c:	bl	401920 <getenv@plt>
  414030:	stur	x0, [x29, #-40]
  414034:	mov	x8, xzr
  414038:	stur	x8, [x29, #-48]
  41403c:	ldur	x8, [x29, #-16]
  414040:	cbz	x8, 414050 <_ZdlPvm@@Base+0x558>
  414044:	ldur	x0, [x29, #-16]
  414048:	bl	401920 <getenv@plt>
  41404c:	stur	x0, [x29, #-48]
  414050:	ldur	x8, [x29, #-48]
  414054:	cbz	x8, 414078 <_ZdlPvm@@Base+0x580>
  414058:	ldur	x8, [x29, #-48]
  41405c:	ldrb	w9, [x8]
  414060:	cbz	w9, 414078 <_ZdlPvm@@Base+0x580>
  414064:	ldur	x0, [x29, #-48]
  414068:	bl	401690 <strlen@plt>
  41406c:	add	x8, x0, #0x1
  414070:	str	x8, [sp, #40]
  414074:	b	414080 <_ZdlPvm@@Base+0x588>
  414078:	mov	x8, xzr
  41407c:	str	x8, [sp, #40]
  414080:	ldr	x8, [sp, #40]
  414084:	ldur	w9, [x29, #-32]
  414088:	mov	w10, wzr
  41408c:	mov	w11, #0x2                   	// #2
  414090:	cmp	w9, #0x0
  414094:	csel	w9, w11, w10, ne  // ne = any
  414098:	add	x8, x8, w9, sxtw
  41409c:	ldur	x12, [x29, #-40]
  4140a0:	str	x8, [sp, #32]
  4140a4:	cbz	x12, 4140c8 <_ZdlPvm@@Base+0x5d0>
  4140a8:	ldur	x8, [x29, #-40]
  4140ac:	ldrb	w9, [x8]
  4140b0:	cbz	w9, 4140c8 <_ZdlPvm@@Base+0x5d0>
  4140b4:	ldur	x0, [x29, #-40]
  4140b8:	bl	401690 <strlen@plt>
  4140bc:	add	x8, x0, #0x1
  4140c0:	str	x8, [sp, #24]
  4140c4:	b	4140d0 <_ZdlPvm@@Base+0x5d8>
  4140c8:	mov	x8, xzr
  4140cc:	str	x8, [sp, #24]
  4140d0:	ldr	x8, [sp, #24]
  4140d4:	ldr	x9, [sp, #32]
  4140d8:	add	x8, x9, x8
  4140dc:	ldur	x10, [x29, #-24]
  4140e0:	str	x8, [sp, #16]
  4140e4:	cbz	x10, 414104 <_ZdlPvm@@Base+0x60c>
  4140e8:	ldur	x8, [x29, #-24]
  4140ec:	ldrb	w9, [x8]
  4140f0:	cbz	w9, 414104 <_ZdlPvm@@Base+0x60c>
  4140f4:	ldur	x0, [x29, #-24]
  4140f8:	bl	401690 <strlen@plt>
  4140fc:	str	x0, [sp, #8]
  414100:	b	41410c <_ZdlPvm@@Base+0x614>
  414104:	mov	x8, xzr
  414108:	str	x8, [sp, #8]
  41410c:	ldr	x8, [sp, #8]
  414110:	ldr	x9, [sp, #16]
  414114:	add	x8, x9, x8
  414118:	add	x0, x8, #0x1
  41411c:	bl	401630 <_Znam@plt>
  414120:	ldr	x8, [sp, #48]
  414124:	str	x0, [x8]
  414128:	ldr	x9, [x8]
  41412c:	mov	w10, #0x0                   	// #0
  414130:	strb	w10, [x9]
  414134:	ldur	x9, [x29, #-48]
  414138:	cbz	x9, 41416c <_ZdlPvm@@Base+0x674>
  41413c:	ldur	x8, [x29, #-48]
  414140:	ldrb	w9, [x8]
  414144:	cbz	w9, 41416c <_ZdlPvm@@Base+0x674>
  414148:	ldr	x8, [sp, #48]
  41414c:	ldr	x0, [x8]
  414150:	ldur	x1, [x29, #-48]
  414154:	bl	4019c0 <strcat@plt>
  414158:	ldr	x8, [sp, #48]
  41415c:	ldr	x9, [x8]
  414160:	mov	x0, x9
  414164:	ldr	x1, [sp, #56]
  414168:	bl	4019c0 <strcat@plt>
  41416c:	ldur	w8, [x29, #-32]
  414170:	cbz	w8, 41419c <_ZdlPvm@@Base+0x6a4>
  414174:	ldr	x8, [sp, #48]
  414178:	ldr	x0, [x8]
  41417c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  414180:	add	x1, x1, #0x6cb
  414184:	bl	4019c0 <strcat@plt>
  414188:	ldr	x8, [sp, #48]
  41418c:	ldr	x9, [x8]
  414190:	mov	x0, x9
  414194:	ldr	x1, [sp, #56]
  414198:	bl	4019c0 <strcat@plt>
  41419c:	ldur	x8, [x29, #-40]
  4141a0:	cbz	x8, 4141d4 <_ZdlPvm@@Base+0x6dc>
  4141a4:	ldur	x8, [x29, #-40]
  4141a8:	ldrb	w9, [x8]
  4141ac:	cbz	w9, 4141d4 <_ZdlPvm@@Base+0x6dc>
  4141b0:	ldr	x8, [sp, #48]
  4141b4:	ldr	x0, [x8]
  4141b8:	ldur	x1, [x29, #-40]
  4141bc:	bl	4019c0 <strcat@plt>
  4141c0:	ldr	x8, [sp, #48]
  4141c4:	ldr	x9, [x8]
  4141c8:	mov	x0, x9
  4141cc:	ldr	x1, [sp, #56]
  4141d0:	bl	4019c0 <strcat@plt>
  4141d4:	ldur	x8, [x29, #-24]
  4141d8:	cbz	x8, 4141f8 <_ZdlPvm@@Base+0x700>
  4141dc:	ldur	x8, [x29, #-24]
  4141e0:	ldrb	w9, [x8]
  4141e4:	cbz	w9, 4141f8 <_ZdlPvm@@Base+0x700>
  4141e8:	ldr	x8, [sp, #48]
  4141ec:	ldr	x0, [x8]
  4141f0:	ldur	x1, [x29, #-24]
  4141f4:	bl	4019c0 <strcat@plt>
  4141f8:	ldr	x8, [sp, #48]
  4141fc:	ldr	x0, [x8]
  414200:	bl	401690 <strlen@plt>
  414204:	ldr	x8, [sp, #48]
  414208:	str	w0, [x8, #8]
  41420c:	ldp	x29, x30, [sp, #112]
  414210:	add	sp, sp, #0x80
  414214:	ret
  414218:	sub	sp, sp, #0x20
  41421c:	stp	x29, x30, [sp, #16]
  414220:	add	x29, sp, #0x10
  414224:	str	x0, [sp, #8]
  414228:	ldr	x8, [sp, #8]
  41422c:	ldr	x8, [x8]
  414230:	str	x8, [sp]
  414234:	cbz	x8, 414240 <_ZdlPvm@@Base+0x748>
  414238:	ldr	x0, [sp]
  41423c:	bl	401860 <_ZdaPv@plt>
  414240:	ldp	x29, x30, [sp, #16]
  414244:	add	sp, sp, #0x20
  414248:	ret
  41424c:	sub	sp, sp, #0x50
  414250:	stp	x29, x30, [sp, #64]
  414254:	add	x29, sp, #0x40
  414258:	stur	x0, [x29, #-8]
  41425c:	stur	x1, [x29, #-16]
  414260:	ldur	x8, [x29, #-8]
  414264:	ldr	x9, [x8]
  414268:	stur	x9, [x29, #-24]
  41426c:	ldur	x0, [x29, #-24]
  414270:	str	x8, [sp, #16]
  414274:	bl	401690 <strlen@plt>
  414278:	stur	w0, [x29, #-28]
  41427c:	ldur	x0, [x29, #-16]
  414280:	bl	401690 <strlen@plt>
  414284:	str	w0, [sp, #32]
  414288:	ldur	w10, [x29, #-28]
  41428c:	add	w10, w10, #0x1
  414290:	ldr	w11, [sp, #32]
  414294:	add	w10, w10, w11
  414298:	add	w10, w10, #0x1
  41429c:	mov	w8, w10
  4142a0:	ubfx	x0, x8, #0, #32
  4142a4:	bl	401630 <_Znam@plt>
  4142a8:	ldr	x8, [sp, #16]
  4142ac:	str	x0, [x8]
  4142b0:	ldr	x0, [x8]
  4142b4:	ldur	x1, [x29, #-24]
  4142b8:	ldur	w10, [x29, #-28]
  4142bc:	ldr	w11, [x8, #8]
  4142c0:	subs	w10, w10, w11
  4142c4:	mov	w9, w10
  4142c8:	ubfx	x2, x9, #0, #32
  4142cc:	bl	401650 <memcpy@plt>
  4142d0:	ldr	x8, [sp, #16]
  4142d4:	ldr	x9, [x8]
  4142d8:	str	x9, [sp, #24]
  4142dc:	ldur	w10, [x29, #-28]
  4142e0:	ldr	w11, [x8, #8]
  4142e4:	subs	w10, w10, w11
  4142e8:	ldr	x9, [sp, #24]
  4142ec:	mov	w12, w10
  4142f0:	ubfx	x12, x12, #0, #32
  4142f4:	add	x9, x9, x12
  4142f8:	str	x9, [sp, #24]
  4142fc:	ldr	w10, [x8, #8]
  414300:	cbnz	w10, 414318 <_ZdlPvm@@Base+0x820>
  414304:	ldr	x8, [sp, #24]
  414308:	add	x9, x8, #0x1
  41430c:	str	x9, [sp, #24]
  414310:	mov	w10, #0x3a                  	// #58
  414314:	strb	w10, [x8]
  414318:	ldr	x0, [sp, #24]
  41431c:	ldur	x1, [x29, #-16]
  414320:	ldr	w8, [sp, #32]
  414324:	mov	w2, w8
  414328:	bl	401650 <memcpy@plt>
  41432c:	ldr	w8, [sp, #32]
  414330:	mov	w9, w8
  414334:	ldr	x10, [sp, #24]
  414338:	add	x9, x10, x9
  41433c:	str	x9, [sp, #24]
  414340:	ldr	x9, [sp, #16]
  414344:	ldr	w8, [x9, #8]
  414348:	cmp	w8, #0x0
  41434c:	cset	w8, ls  // ls = plast
  414350:	tbnz	w8, #0, 4143b8 <_ZdlPvm@@Base+0x8c0>
  414354:	ldr	x8, [sp, #24]
  414358:	add	x9, x8, #0x1
  41435c:	str	x9, [sp, #24]
  414360:	mov	w10, #0x3a                  	// #58
  414364:	strb	w10, [x8]
  414368:	ldr	x0, [sp, #24]
  41436c:	ldur	x8, [x29, #-24]
  414370:	ldur	w10, [x29, #-28]
  414374:	mov	w9, w10
  414378:	add	x8, x8, x9
  41437c:	ldr	x9, [sp, #16]
  414380:	ldr	w10, [x9, #8]
  414384:	mov	w11, w10
  414388:	mov	x12, xzr
  41438c:	subs	x11, x12, x11
  414390:	add	x1, x8, x11
  414394:	ldr	w10, [x9, #8]
  414398:	mov	w2, w10
  41439c:	bl	401650 <memcpy@plt>
  4143a0:	ldr	x8, [sp, #16]
  4143a4:	ldr	w10, [x8, #8]
  4143a8:	mov	w9, w10
  4143ac:	ldr	x11, [sp, #24]
  4143b0:	add	x9, x11, x9
  4143b4:	str	x9, [sp, #24]
  4143b8:	ldr	x8, [sp, #24]
  4143bc:	add	x9, x8, #0x1
  4143c0:	str	x9, [sp, #24]
  4143c4:	mov	w10, #0x0                   	// #0
  4143c8:	strb	w10, [x8]
  4143cc:	ldur	x8, [x29, #-24]
  4143d0:	str	x8, [sp, #8]
  4143d4:	cbz	x8, 4143e0 <_ZdlPvm@@Base+0x8e8>
  4143d8:	ldr	x0, [sp, #8]
  4143dc:	bl	401860 <_ZdaPv@plt>
  4143e0:	ldp	x29, x30, [sp, #64]
  4143e4:	add	sp, sp, #0x50
  4143e8:	ret
  4143ec:	sub	sp, sp, #0x90
  4143f0:	stp	x29, x30, [sp, #128]
  4143f4:	add	x29, sp, #0x80
  4143f8:	mov	w8, #0x61                  	// #97
  4143fc:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  414400:	add	x9, x9, #0xe61
  414404:	stur	x0, [x29, #-16]
  414408:	stur	x1, [x29, #-24]
  41440c:	stur	x2, [x29, #-32]
  414410:	ldur	x10, [x29, #-16]
  414414:	ldur	x11, [x29, #-24]
  414418:	cmp	x11, #0x0
  41441c:	cset	w12, ne  // ne = any
  414420:	and	w0, w12, #0x1
  414424:	mov	w1, w8
  414428:	mov	x2, x9
  41442c:	str	x10, [sp, #24]
  414430:	bl	40514c <sqrt@plt+0x376c>
  414434:	ldur	x9, [x29, #-24]
  414438:	ldrb	w8, [x9]
  41443c:	cmp	w8, #0x2f
  414440:	b.eq	414454 <_ZdlPvm@@Base+0x95c>  // b.none
  414444:	ldr	x8, [sp, #24]
  414448:	ldr	x9, [x8]
  41444c:	ldrb	w10, [x9]
  414450:	cbnz	w10, 4144a0 <_ZdlPvm@@Base+0x9a8>
  414454:	ldur	x0, [x29, #-24]
  414458:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  41445c:	add	x1, x1, #0x82b
  414460:	bl	401890 <fopen@plt>
  414464:	stur	x0, [x29, #-40]
  414468:	ldur	x8, [x29, #-40]
  41446c:	cbz	x8, 414494 <_ZdlPvm@@Base+0x99c>
  414470:	ldur	x8, [x29, #-32]
  414474:	cbz	x8, 414488 <_ZdlPvm@@Base+0x990>
  414478:	ldur	x0, [x29, #-24]
  41447c:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  414480:	ldur	x8, [x29, #-32]
  414484:	str	x0, [x8]
  414488:	ldur	x8, [x29, #-40]
  41448c:	stur	x8, [x29, #-8]
  414490:	b	414650 <_ZdlPvm@@Base+0xb58>
  414494:	mov	x8, xzr
  414498:	stur	x8, [x29, #-8]
  41449c:	b	414650 <_ZdlPvm@@Base+0xb58>
  4144a0:	ldur	x0, [x29, #-24]
  4144a4:	bl	401690 <strlen@plt>
  4144a8:	stur	w0, [x29, #-44]
  4144ac:	ldr	x8, [sp, #24]
  4144b0:	ldr	x9, [x8]
  4144b4:	stur	x9, [x29, #-56]
  4144b8:	ldur	x0, [x29, #-56]
  4144bc:	mov	w1, #0x3a                  	// #58
  4144c0:	bl	401720 <strchr@plt>
  4144c4:	str	x0, [sp, #64]
  4144c8:	ldr	x8, [sp, #64]
  4144cc:	cbnz	x8, 4144e4 <_ZdlPvm@@Base+0x9ec>
  4144d0:	ldur	x0, [x29, #-56]
  4144d4:	mov	w8, wzr
  4144d8:	mov	w1, w8
  4144dc:	bl	401720 <strchr@plt>
  4144e0:	str	x0, [sp, #64]
  4144e4:	ldr	x8, [sp, #64]
  4144e8:	ldur	x9, [x29, #-56]
  4144ec:	mov	w10, #0x0                   	// #0
  4144f0:	cmp	x8, x9
  4144f4:	str	w10, [sp, #20]
  4144f8:	b.ls	41451c <_ZdlPvm@@Base+0xa24>  // b.plast
  4144fc:	ldr	x8, [sp, #64]
  414500:	ldurb	w1, [x8, #-1]
  414504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  414508:	add	x0, x0, #0x922
  41450c:	bl	401720 <strchr@plt>
  414510:	cmp	x0, #0x0
  414514:	cset	w9, eq  // eq = none
  414518:	str	w9, [sp, #20]
  41451c:	ldr	w8, [sp, #20]
  414520:	and	w8, w8, #0x1
  414524:	str	w8, [sp, #60]
  414528:	ldr	x9, [sp, #64]
  41452c:	ldur	x10, [x29, #-56]
  414530:	subs	x9, x9, x10
  414534:	ldrsw	x10, [sp, #60]
  414538:	add	x9, x9, x10
  41453c:	ldur	w8, [x29, #-44]
  414540:	mov	w10, w8
  414544:	add	x9, x9, x10
  414548:	add	x0, x9, #0x1
  41454c:	bl	401630 <_Znam@plt>
  414550:	str	x0, [sp, #48]
  414554:	ldr	x0, [sp, #48]
  414558:	ldur	x1, [x29, #-56]
  41455c:	ldr	x9, [sp, #64]
  414560:	ldur	x10, [x29, #-56]
  414564:	subs	x2, x9, x10
  414568:	bl	401650 <memcpy@plt>
  41456c:	ldr	w8, [sp, #60]
  414570:	cbz	w8, 414590 <_ZdlPvm@@Base+0xa98>
  414574:	ldr	x8, [sp, #48]
  414578:	ldr	x9, [sp, #64]
  41457c:	ldur	x10, [x29, #-56]
  414580:	subs	x9, x9, x10
  414584:	add	x8, x8, x9
  414588:	mov	w11, #0x2f                  	// #47
  41458c:	strb	w11, [x8]
  414590:	ldr	x8, [sp, #48]
  414594:	ldr	x9, [sp, #64]
  414598:	ldur	x10, [x29, #-56]
  41459c:	subs	x9, x9, x10
  4145a0:	add	x8, x8, x9
  4145a4:	ldrsw	x9, [sp, #60]
  4145a8:	add	x0, x8, x9
  4145ac:	ldur	x1, [x29, #-24]
  4145b0:	bl	401740 <strcpy@plt>
  4145b4:	ldr	x8, [sp, #48]
  4145b8:	mov	x0, x8
  4145bc:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  4145c0:	str	x0, [sp, #40]
  4145c4:	ldr	x8, [sp, #48]
  4145c8:	str	x8, [sp, #8]
  4145cc:	cbz	x8, 4145d8 <_ZdlPvm@@Base+0xae0>
  4145d0:	ldr	x0, [sp, #8]
  4145d4:	bl	401860 <_ZdaPv@plt>
  4145d8:	ldr	x0, [sp, #40]
  4145dc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  4145e0:	add	x1, x1, #0x82b
  4145e4:	bl	401890 <fopen@plt>
  4145e8:	str	x0, [sp, #32]
  4145ec:	ldr	x8, [sp, #32]
  4145f0:	cbz	x8, 414620 <_ZdlPvm@@Base+0xb28>
  4145f4:	ldur	x8, [x29, #-32]
  4145f8:	cbz	x8, 41460c <_ZdlPvm@@Base+0xb14>
  4145fc:	ldr	x8, [sp, #40]
  414600:	ldur	x9, [x29, #-32]
  414604:	str	x8, [x9]
  414608:	b	414614 <_ZdlPvm@@Base+0xb1c>
  41460c:	ldr	x0, [sp, #40]
  414610:	bl	401710 <free@plt>
  414614:	ldr	x8, [sp, #32]
  414618:	stur	x8, [x29, #-8]
  41461c:	b	414650 <_ZdlPvm@@Base+0xb58>
  414620:	ldr	x0, [sp, #40]
  414624:	bl	401710 <free@plt>
  414628:	ldr	x8, [sp, #64]
  41462c:	ldrb	w9, [x8]
  414630:	cbnz	w9, 414638 <_ZdlPvm@@Base+0xb40>
  414634:	b	414648 <_ZdlPvm@@Base+0xb50>
  414638:	ldr	x8, [sp, #64]
  41463c:	add	x8, x8, #0x1
  414640:	stur	x8, [x29, #-56]
  414644:	b	4144b8 <_ZdlPvm@@Base+0x9c0>
  414648:	mov	x8, xzr
  41464c:	stur	x8, [x29, #-8]
  414650:	ldur	x0, [x29, #-8]
  414654:	ldp	x29, x30, [sp, #128]
  414658:	add	sp, sp, #0x90
  41465c:	ret
  414660:	sub	sp, sp, #0xb0
  414664:	stp	x29, x30, [sp, #160]
  414668:	add	x29, sp, #0xa0
  41466c:	stur	x0, [x29, #-16]
  414670:	stur	x1, [x29, #-24]
  414674:	stur	x2, [x29, #-32]
  414678:	stur	x3, [x29, #-40]
  41467c:	ldur	x8, [x29, #-16]
  414680:	ldur	x9, [x29, #-40]
  414684:	str	x8, [sp, #32]
  414688:	cbnz	x9, 414698 <_ZdlPvm@@Base+0xba0>
  41468c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  414690:	add	x8, x8, #0x82b
  414694:	stur	x8, [x29, #-40]
  414698:	ldur	x0, [x29, #-40]
  41469c:	mov	w1, #0x72                  	// #114
  4146a0:	bl	401720 <strchr@plt>
  4146a4:	cmp	x0, #0x0
  4146a8:	cset	w8, ne  // ne = any
  4146ac:	and	w8, w8, #0x1
  4146b0:	sturb	w8, [x29, #-41]
  4146b4:	ldur	x9, [x29, #-24]
  4146b8:	cbz	x9, 4146d0 <_ZdlPvm@@Base+0xbd8>
  4146bc:	ldur	x0, [x29, #-24]
  4146c0:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3508>
  4146c4:	add	x1, x1, #0x3d5
  4146c8:	bl	4018a0 <strcmp@plt>
  4146cc:	cbnz	w0, 41473c <_ZdlPvm@@Base+0xc44>
  4146d0:	ldur	x8, [x29, #-32]
  4146d4:	cbz	x8, 414700 <_ZdlPvm@@Base+0xc08>
  4146d8:	ldurb	w8, [x29, #-41]
  4146dc:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  4146e0:	add	x9, x9, #0xe88
  4146e4:	adrp	x10, 417000 <_ZdlPvm@@Base+0x3508>
  4146e8:	add	x10, x10, #0xe82
  4146ec:	tst	w8, #0x1
  4146f0:	csel	x0, x10, x9, ne  // ne = any
  4146f4:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  4146f8:	ldur	x9, [x29, #-32]
  4146fc:	str	x0, [x9]
  414700:	ldurb	w8, [x29, #-41]
  414704:	tbnz	w8, #0, 41470c <_ZdlPvm@@Base+0xc14>
  414708:	b	414720 <_ZdlPvm@@Base+0xc28>
  41470c:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414710:	add	x8, x8, #0xec8
  414714:	ldr	x8, [x8]
  414718:	str	x8, [sp, #24]
  41471c:	b	414730 <_ZdlPvm@@Base+0xc38>
  414720:	adrp	x8, 42c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  414724:	add	x8, x8, #0xed0
  414728:	ldr	x8, [x8]
  41472c:	str	x8, [sp, #24]
  414730:	ldr	x8, [sp, #24]
  414734:	stur	x8, [x29, #-8]
  414738:	b	4149a0 <_ZdlPvm@@Base+0xea8>
  41473c:	ldurb	w8, [x29, #-41]
  414740:	tbnz	w8, #0, 414748 <_ZdlPvm@@Base+0xc50>
  414744:	b	414768 <_ZdlPvm@@Base+0xc70>
  414748:	ldur	x8, [x29, #-24]
  41474c:	ldrb	w9, [x8]
  414750:	cmp	w9, #0x2f
  414754:	b.eq	414768 <_ZdlPvm@@Base+0xc70>  // b.none
  414758:	ldr	x8, [sp, #32]
  41475c:	ldr	x9, [x8]
  414760:	ldrb	w10, [x9]
  414764:	cbnz	w10, 4147b0 <_ZdlPvm@@Base+0xcb8>
  414768:	ldur	x0, [x29, #-24]
  41476c:	ldur	x1, [x29, #-40]
  414770:	bl	401890 <fopen@plt>
  414774:	stur	x0, [x29, #-56]
  414778:	ldur	x8, [x29, #-56]
  41477c:	cbz	x8, 4147a4 <_ZdlPvm@@Base+0xcac>
  414780:	ldur	x8, [x29, #-32]
  414784:	cbz	x8, 414798 <_ZdlPvm@@Base+0xca0>
  414788:	ldur	x0, [x29, #-24]
  41478c:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  414790:	ldur	x8, [x29, #-32]
  414794:	str	x0, [x8]
  414798:	ldur	x8, [x29, #-56]
  41479c:	stur	x8, [x29, #-8]
  4147a0:	b	4149a0 <_ZdlPvm@@Base+0xea8>
  4147a4:	mov	x8, xzr
  4147a8:	stur	x8, [x29, #-8]
  4147ac:	b	4149a0 <_ZdlPvm@@Base+0xea8>
  4147b0:	ldur	x0, [x29, #-24]
  4147b4:	bl	401690 <strlen@plt>
  4147b8:	stur	w0, [x29, #-60]
  4147bc:	ldr	x8, [sp, #32]
  4147c0:	ldr	x9, [x8]
  4147c4:	stur	x9, [x29, #-72]
  4147c8:	ldur	x0, [x29, #-72]
  4147cc:	mov	w1, #0x3a                  	// #58
  4147d0:	bl	401720 <strchr@plt>
  4147d4:	str	x0, [sp, #80]
  4147d8:	ldr	x8, [sp, #80]
  4147dc:	cbnz	x8, 4147f4 <_ZdlPvm@@Base+0xcfc>
  4147e0:	ldur	x0, [x29, #-72]
  4147e4:	mov	w8, wzr
  4147e8:	mov	w1, w8
  4147ec:	bl	401720 <strchr@plt>
  4147f0:	str	x0, [sp, #80]
  4147f4:	ldr	x8, [sp, #80]
  4147f8:	ldur	x9, [x29, #-72]
  4147fc:	mov	w10, #0x0                   	// #0
  414800:	cmp	x8, x9
  414804:	str	w10, [sp, #20]
  414808:	b.ls	41482c <_ZdlPvm@@Base+0xd34>  // b.plast
  41480c:	ldr	x8, [sp, #80]
  414810:	ldurb	w1, [x8, #-1]
  414814:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  414818:	add	x0, x0, #0x922
  41481c:	bl	401720 <strchr@plt>
  414820:	cmp	x0, #0x0
  414824:	cset	w9, eq  // eq = none
  414828:	str	w9, [sp, #20]
  41482c:	ldr	w8, [sp, #20]
  414830:	and	w8, w8, #0x1
  414834:	str	w8, [sp, #76]
  414838:	ldr	x9, [sp, #80]
  41483c:	ldur	x10, [x29, #-72]
  414840:	subs	x9, x9, x10
  414844:	ldrsw	x10, [sp, #76]
  414848:	add	x9, x9, x10
  41484c:	ldur	w8, [x29, #-60]
  414850:	mov	w10, w8
  414854:	add	x9, x9, x10
  414858:	add	x0, x9, #0x1
  41485c:	bl	401630 <_Znam@plt>
  414860:	str	x0, [sp, #64]
  414864:	ldr	x0, [sp, #64]
  414868:	ldur	x1, [x29, #-72]
  41486c:	ldr	x9, [sp, #80]
  414870:	ldur	x10, [x29, #-72]
  414874:	subs	x2, x9, x10
  414878:	bl	401650 <memcpy@plt>
  41487c:	ldr	w8, [sp, #76]
  414880:	cbz	w8, 4148a0 <_ZdlPvm@@Base+0xda8>
  414884:	ldr	x8, [sp, #64]
  414888:	ldr	x9, [sp, #80]
  41488c:	ldur	x10, [x29, #-72]
  414890:	subs	x9, x9, x10
  414894:	add	x8, x8, x9
  414898:	mov	w11, #0x2f                  	// #47
  41489c:	strb	w11, [x8]
  4148a0:	ldr	x8, [sp, #64]
  4148a4:	ldr	x9, [sp, #80]
  4148a8:	ldur	x10, [x29, #-72]
  4148ac:	subs	x9, x9, x10
  4148b0:	add	x8, x8, x9
  4148b4:	ldrsw	x9, [sp, #76]
  4148b8:	add	x0, x8, x9
  4148bc:	ldur	x1, [x29, #-24]
  4148c0:	bl	401740 <strcpy@plt>
  4148c4:	ldr	x8, [sp, #64]
  4148c8:	mov	x0, x8
  4148cc:	bl	4149b0 <_ZdlPvm@@Base+0xeb8>
  4148d0:	str	x0, [sp, #56]
  4148d4:	ldr	x8, [sp, #64]
  4148d8:	str	x8, [sp, #8]
  4148dc:	cbz	x8, 4148e8 <_ZdlPvm@@Base+0xdf0>
  4148e0:	ldr	x0, [sp, #8]
  4148e4:	bl	401860 <_ZdaPv@plt>
  4148e8:	ldr	x0, [sp, #56]
  4148ec:	ldur	x1, [x29, #-40]
  4148f0:	bl	401890 <fopen@plt>
  4148f4:	str	x0, [sp, #48]
  4148f8:	ldr	x8, [sp, #48]
  4148fc:	cbz	x8, 41492c <_ZdlPvm@@Base+0xe34>
  414900:	ldur	x8, [x29, #-32]
  414904:	cbz	x8, 414918 <_ZdlPvm@@Base+0xe20>
  414908:	ldr	x8, [sp, #56]
  41490c:	ldur	x9, [x29, #-32]
  414910:	str	x8, [x9]
  414914:	b	414920 <_ZdlPvm@@Base+0xe28>
  414918:	ldr	x0, [sp, #56]
  41491c:	bl	401710 <free@plt>
  414920:	ldr	x8, [sp, #48]
  414924:	stur	x8, [x29, #-8]
  414928:	b	4149a0 <_ZdlPvm@@Base+0xea8>
  41492c:	bl	401870 <__errno_location@plt>
  414930:	ldr	w8, [x0]
  414934:	str	w8, [sp, #44]
  414938:	ldr	x0, [sp, #56]
  41493c:	bl	401710 <free@plt>
  414940:	ldr	w8, [sp, #44]
  414944:	cmp	w8, #0x2
  414948:	b.eq	41496c <_ZdlPvm@@Base+0xe74>  // b.none
  41494c:	ldr	w8, [sp, #44]
  414950:	str	w8, [sp, #4]
  414954:	bl	401870 <__errno_location@plt>
  414958:	ldr	w8, [sp, #4]
  41495c:	str	w8, [x0]
  414960:	mov	x9, xzr
  414964:	stur	x9, [x29, #-8]
  414968:	b	4149a0 <_ZdlPvm@@Base+0xea8>
  41496c:	ldr	x8, [sp, #80]
  414970:	ldrb	w9, [x8]
  414974:	cbnz	w9, 41497c <_ZdlPvm@@Base+0xe84>
  414978:	b	41498c <_ZdlPvm@@Base+0xe94>
  41497c:	ldr	x8, [sp, #80]
  414980:	add	x8, x8, #0x1
  414984:	stur	x8, [x29, #-72]
  414988:	b	4147c8 <_ZdlPvm@@Base+0xcd0>
  41498c:	bl	401870 <__errno_location@plt>
  414990:	mov	w8, #0x2                   	// #2
  414994:	str	w8, [x0]
  414998:	mov	x9, xzr
  41499c:	stur	x9, [x29, #-8]
  4149a0:	ldur	x0, [x29, #-8]
  4149a4:	ldp	x29, x30, [sp, #160]
  4149a8:	add	sp, sp, #0xb0
  4149ac:	ret
  4149b0:	sub	sp, sp, #0x30
  4149b4:	stp	x29, x30, [sp, #32]
  4149b8:	add	x29, sp, #0x20
  4149bc:	str	x0, [sp, #16]
  4149c0:	ldr	x8, [sp, #16]
  4149c4:	cbnz	x8, 4149d4 <_ZdlPvm@@Base+0xedc>
  4149c8:	mov	x8, xzr
  4149cc:	stur	x8, [x29, #-8]
  4149d0:	b	4149fc <_ZdlPvm@@Base+0xf04>
  4149d4:	ldr	x0, [sp, #16]
  4149d8:	bl	401690 <strlen@plt>
  4149dc:	add	x0, x0, #0x1
  4149e0:	bl	4018e0 <malloc@plt>
  4149e4:	str	x0, [sp, #8]
  4149e8:	ldr	x0, [sp, #8]
  4149ec:	ldr	x1, [sp, #16]
  4149f0:	bl	401740 <strcpy@plt>
  4149f4:	ldr	x8, [sp, #8]
  4149f8:	stur	x8, [x29, #-8]
  4149fc:	ldur	x0, [x29, #-8]
  414a00:	ldp	x29, x30, [sp, #32]
  414a04:	add	sp, sp, #0x30
  414a08:	ret
  414a0c:	sub	sp, sp, #0xb0
  414a10:	stp	x29, x30, [sp, #160]
  414a14:	add	x29, sp, #0xa0
  414a18:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x3128>
  414a1c:	add	x8, x8, #0xfa0
  414a20:	adrp	x9, 417000 <_ZdlPvm@@Base+0x3508>
  414a24:	add	x9, x9, #0xea0
  414a28:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x3128>
  414a2c:	add	x10, x10, #0xfac
  414a30:	adrp	x11, 430000 <stderr@@GLIBC_2.17+0x3128>
  414a34:	add	x11, x11, #0xfa8
  414a38:	adrp	x12, 430000 <stderr@@GLIBC_2.17+0x3128>
  414a3c:	add	x12, x12, #0xfb0
  414a40:	adrp	x13, 430000 <stderr@@GLIBC_2.17+0x3128>
  414a44:	add	x13, x13, #0xfb8
  414a48:	adrp	x14, 42f000 <stderr@@GLIBC_2.17+0x2128>
  414a4c:	add	x14, x14, #0xa80
  414a50:	stur	x0, [x29, #-8]
  414a54:	stur	x1, [x29, #-16]
  414a58:	stur	w2, [x29, #-20]
  414a5c:	ldur	x15, [x29, #-8]
  414a60:	ldur	x16, [x29, #-16]
  414a64:	str	x8, [sp, #80]
  414a68:	str	x9, [sp, #72]
  414a6c:	str	x10, [sp, #64]
  414a70:	str	x11, [sp, #56]
  414a74:	str	x12, [sp, #48]
  414a78:	str	x13, [sp, #40]
  414a7c:	str	x14, [sp, #32]
  414a80:	str	x15, [sp, #24]
  414a84:	cbnz	x16, 414a98 <_ZdlPvm@@Base+0xfa0>
  414a88:	mov	x8, xzr
  414a8c:	ldr	x9, [sp, #24]
  414a90:	str	x8, [x9]
  414a94:	b	414f90 <_ZdlPvm@@Base+0x1498>
  414a98:	ldur	x8, [x29, #-16]
  414a9c:	ldrb	w9, [x8]
  414aa0:	cbnz	w9, 414ab8 <_ZdlPvm@@Base+0xfc0>
  414aa4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x3508>
  414aa8:	add	x8, x8, #0x1d
  414aac:	ldr	x9, [sp, #24]
  414ab0:	str	x8, [x9]
  414ab4:	b	414f90 <_ZdlPvm@@Base+0x1498>
  414ab8:	ldr	x8, [sp, #80]
  414abc:	ldr	x9, [x8]
  414ac0:	cbnz	x9, 414b4c <_ZdlPvm@@Base+0x1054>
  414ac4:	ldr	x8, [sp, #72]
  414ac8:	ldr	w9, [x8]
  414acc:	ldr	x10, [sp, #64]
  414ad0:	str	w9, [x10]
  414ad4:	ldrsw	x11, [x10]
  414ad8:	mov	x12, #0x8                   	// #8
  414adc:	mul	x13, x11, x12
  414ae0:	umulh	x11, x11, x12
  414ae4:	mov	x12, #0xffffffffffffffff    	// #-1
  414ae8:	cmp	x11, #0x0
  414aec:	csel	x0, x12, x13, ne  // ne = any
  414af0:	bl	401630 <_Znam@plt>
  414af4:	ldr	x8, [sp, #80]
  414af8:	str	x0, [x8]
  414afc:	stur	wzr, [x29, #-24]
  414b00:	ldur	w8, [x29, #-24]
  414b04:	ldr	x9, [sp, #64]
  414b08:	ldr	w10, [x9]
  414b0c:	cmp	w8, w10
  414b10:	b.ge	414b44 <_ZdlPvm@@Base+0x104c>  // b.tcont
  414b14:	ldr	x8, [sp, #80]
  414b18:	ldr	x9, [x8]
  414b1c:	ldursw	x10, [x29, #-24]
  414b20:	mov	x11, #0x8                   	// #8
  414b24:	mul	x10, x11, x10
  414b28:	add	x9, x9, x10
  414b2c:	mov	x10, xzr
  414b30:	str	x10, [x9]
  414b34:	ldur	w8, [x29, #-24]
  414b38:	add	w8, w8, #0x1
  414b3c:	stur	w8, [x29, #-24]
  414b40:	b	414b00 <_ZdlPvm@@Base+0x1008>
  414b44:	ldr	x8, [sp, #56]
  414b48:	str	wzr, [x8]
  414b4c:	ldur	x0, [x29, #-16]
  414b50:	bl	414f9c <_ZdlPvm@@Base+0x14a4>
  414b54:	stur	w0, [x29, #-28]
  414b58:	ldr	x8, [sp, #80]
  414b5c:	ldr	x9, [x8]
  414b60:	ldur	w10, [x29, #-28]
  414b64:	ldr	x11, [sp, #64]
  414b68:	ldr	w12, [x11]
  414b6c:	udiv	w13, w10, w12
  414b70:	mul	w12, w13, w12
  414b74:	subs	w10, w10, w12
  414b78:	mov	w14, w10
  414b7c:	ubfx	x14, x14, #0, #32
  414b80:	mov	x15, #0x8                   	// #8
  414b84:	mul	x14, x15, x14
  414b88:	add	x9, x9, x14
  414b8c:	stur	x9, [x29, #-40]
  414b90:	ldur	x8, [x29, #-40]
  414b94:	ldr	x8, [x8]
  414b98:	cbz	x8, 414c18 <_ZdlPvm@@Base+0x1120>
  414b9c:	ldur	x0, [x29, #-16]
  414ba0:	ldur	x8, [x29, #-40]
  414ba4:	ldr	x1, [x8]
  414ba8:	bl	4018a0 <strcmp@plt>
  414bac:	cbnz	w0, 414bc4 <_ZdlPvm@@Base+0x10cc>
  414bb0:	ldur	x8, [x29, #-40]
  414bb4:	ldr	x8, [x8]
  414bb8:	ldr	x9, [sp, #24]
  414bbc:	str	x8, [x9]
  414bc0:	b	414f90 <_ZdlPvm@@Base+0x1498>
  414bc4:	ldur	x8, [x29, #-40]
  414bc8:	ldr	x9, [sp, #80]
  414bcc:	ldr	x10, [x9]
  414bd0:	cmp	x8, x10
  414bd4:	b.ne	414c04 <_ZdlPvm@@Base+0x110c>  // b.any
  414bd8:	ldr	x8, [sp, #80]
  414bdc:	ldr	x9, [x8]
  414be0:	ldr	x10, [sp, #64]
  414be4:	ldrsw	x11, [x10]
  414be8:	mov	x12, #0x8                   	// #8
  414bec:	mul	x11, x12, x11
  414bf0:	add	x9, x9, x11
  414bf4:	mov	x11, #0xfffffffffffffff8    	// #-8
  414bf8:	add	x9, x9, x11
  414bfc:	stur	x9, [x29, #-40]
  414c00:	b	414c14 <_ZdlPvm@@Base+0x111c>
  414c04:	ldur	x8, [x29, #-40]
  414c08:	mov	x9, #0xfffffffffffffff8    	// #-8
  414c0c:	add	x8, x8, x9
  414c10:	stur	x8, [x29, #-40]
  414c14:	b	414b90 <_ZdlPvm@@Base+0x1098>
  414c18:	ldur	w8, [x29, #-20]
  414c1c:	cmp	w8, #0x2
  414c20:	b.ne	414c34 <_ZdlPvm@@Base+0x113c>  // b.any
  414c24:	mov	x8, xzr
  414c28:	ldr	x9, [sp, #24]
  414c2c:	str	x8, [x9]
  414c30:	b	414f90 <_ZdlPvm@@Base+0x1498>
  414c34:	ldr	x8, [sp, #56]
  414c38:	ldr	w9, [x8]
  414c3c:	ldr	x10, [sp, #64]
  414c40:	ldr	w11, [x10]
  414c44:	subs	w11, w11, #0x1
  414c48:	cmp	w9, w11
  414c4c:	b.ge	414c88 <_ZdlPvm@@Base+0x1190>  // b.tcont
  414c50:	ldr	x8, [sp, #56]
  414c54:	ldr	w9, [x8]
  414c58:	scvtf	d0, w9
  414c5c:	ldr	x10, [sp, #64]
  414c60:	ldr	w9, [x10]
  414c64:	scvtf	d1, w9
  414c68:	mov	x11, #0x3333333333333333    	// #3689348814741910323
  414c6c:	movk	x11, #0x3fd3, lsl #48
  414c70:	fmov	d2, x11
  414c74:	fmul	d1, d1, d2
  414c78:	fcmp	d0, d1
  414c7c:	cset	w9, ge  // ge = tcont
  414c80:	tbnz	w9, #0, 414c88 <_ZdlPvm@@Base+0x1190>
  414c84:	b	414ea4 <_ZdlPvm@@Base+0x13ac>
  414c88:	ldr	x8, [sp, #80]
  414c8c:	ldr	x9, [x8]
  414c90:	stur	x9, [x29, #-48]
  414c94:	ldr	x9, [sp, #64]
  414c98:	ldr	w10, [x9]
  414c9c:	stur	w10, [x29, #-52]
  414ca0:	mov	w10, #0x1                   	// #1
  414ca4:	stur	w10, [x29, #-56]
  414ca8:	ldursw	x8, [x29, #-56]
  414cac:	ldr	x9, [sp, #72]
  414cb0:	ldr	w10, [x9, x8, lsl #2]
  414cb4:	ldur	w11, [x29, #-52]
  414cb8:	cmp	w10, w11
  414cbc:	b.hi	414cf8 <_ZdlPvm@@Base+0x1200>  // b.pmore
  414cc0:	ldursw	x8, [x29, #-56]
  414cc4:	ldr	x9, [sp, #72]
  414cc8:	ldr	w10, [x9, x8, lsl #2]
  414ccc:	cbnz	w10, 414ce8 <_ZdlPvm@@Base+0x11f0>
  414cd0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3508>
  414cd4:	add	x0, x0, #0xe8f
  414cd8:	ldr	x1, [sp, #32]
  414cdc:	ldr	x2, [sp, #32]
  414ce0:	ldr	x3, [sp, #32]
  414ce4:	bl	40ade0 <sqrt@plt+0x9400>
  414ce8:	ldur	w8, [x29, #-56]
  414cec:	add	w8, w8, #0x1
  414cf0:	stur	w8, [x29, #-56]
  414cf4:	b	414ca8 <_ZdlPvm@@Base+0x11b0>
  414cf8:	ldursw	x8, [x29, #-56]
  414cfc:	ldr	x9, [sp, #72]
  414d00:	ldr	w10, [x9, x8, lsl #2]
  414d04:	ldr	x8, [sp, #64]
  414d08:	str	w10, [x8]
  414d0c:	ldr	x11, [sp, #56]
  414d10:	str	wzr, [x11]
  414d14:	ldrsw	x12, [x8]
  414d18:	mov	x13, #0x8                   	// #8
  414d1c:	mul	x14, x12, x13
  414d20:	umulh	x12, x12, x13
  414d24:	mov	x13, #0xffffffffffffffff    	// #-1
  414d28:	cmp	x12, #0x0
  414d2c:	csel	x0, x13, x14, ne  // ne = any
  414d30:	bl	401630 <_Znam@plt>
  414d34:	ldr	x8, [sp, #80]
  414d38:	str	x0, [x8]
  414d3c:	stur	wzr, [x29, #-56]
  414d40:	ldur	w8, [x29, #-56]
  414d44:	ldr	x9, [sp, #64]
  414d48:	ldr	w10, [x9]
  414d4c:	cmp	w8, w10
  414d50:	b.ge	414d84 <_ZdlPvm@@Base+0x128c>  // b.tcont
  414d54:	ldr	x8, [sp, #80]
  414d58:	ldr	x9, [x8]
  414d5c:	ldursw	x10, [x29, #-56]
  414d60:	mov	x11, #0x8                   	// #8
  414d64:	mul	x10, x11, x10
  414d68:	add	x9, x9, x10
  414d6c:	mov	x10, xzr
  414d70:	str	x10, [x9]
  414d74:	ldur	w8, [x29, #-56]
  414d78:	add	w8, w8, #0x1
  414d7c:	stur	w8, [x29, #-56]
  414d80:	b	414d40 <_ZdlPvm@@Base+0x1248>
  414d84:	ldur	x8, [x29, #-48]
  414d88:	ldur	w9, [x29, #-52]
  414d8c:	mov	w10, w9
  414d90:	mov	x11, #0x8                   	// #8
  414d94:	mul	x10, x11, x10
  414d98:	add	x8, x8, x10
  414d9c:	mov	x10, #0xfffffffffffffff8    	// #-8
  414da0:	add	x8, x8, x10
  414da4:	stur	x8, [x29, #-40]
  414da8:	ldur	x8, [x29, #-40]
  414dac:	ldur	x9, [x29, #-48]
  414db0:	cmp	x8, x9
  414db4:	b.cc	414df8 <_ZdlPvm@@Base+0x1300>  // b.lo, b.ul, b.last
  414db8:	ldur	x8, [x29, #-40]
  414dbc:	ldr	x1, [x8]
  414dc0:	sub	x8, x29, #0x40
  414dc4:	mov	x0, x8
  414dc8:	mov	w2, #0x1                   	// #1
  414dcc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x508>
  414dd0:	add	x9, x9, #0xa0c
  414dd4:	str	x8, [sp, #16]
  414dd8:	blr	x9
  414ddc:	ldr	x0, [sp, #16]
  414de0:	bl	415174 <_ZdlPvm@@Base+0x167c>
  414de4:	ldur	x8, [x29, #-40]
  414de8:	mov	x9, #0xfffffffffffffff8    	// #-8
  414dec:	add	x8, x8, x9
  414df0:	stur	x8, [x29, #-40]
  414df4:	b	414da8 <_ZdlPvm@@Base+0x12b0>
  414df8:	ldur	x8, [x29, #-48]
  414dfc:	str	x8, [sp, #8]
  414e00:	cbz	x8, 414e0c <_ZdlPvm@@Base+0x1314>
  414e04:	ldr	x0, [sp, #8]
  414e08:	bl	401860 <_ZdaPv@plt>
  414e0c:	ldr	x8, [sp, #80]
  414e10:	ldr	x9, [x8]
  414e14:	ldur	w10, [x29, #-28]
  414e18:	ldr	x11, [sp, #64]
  414e1c:	ldr	w12, [x11]
  414e20:	udiv	w13, w10, w12
  414e24:	mul	w12, w13, w12
  414e28:	subs	w10, w10, w12
  414e2c:	mov	w14, w10
  414e30:	ubfx	x14, x14, #0, #32
  414e34:	mov	x15, #0x8                   	// #8
  414e38:	mul	x14, x15, x14
  414e3c:	add	x9, x9, x14
  414e40:	stur	x9, [x29, #-40]
  414e44:	ldur	x8, [x29, #-40]
  414e48:	ldr	x8, [x8]
  414e4c:	cbz	x8, 414ea4 <_ZdlPvm@@Base+0x13ac>
  414e50:	ldur	x8, [x29, #-40]
  414e54:	ldr	x9, [sp, #80]
  414e58:	ldr	x10, [x9]
  414e5c:	cmp	x8, x10
  414e60:	b.ne	414e90 <_ZdlPvm@@Base+0x1398>  // b.any
  414e64:	ldr	x8, [sp, #80]
  414e68:	ldr	x9, [x8]
  414e6c:	ldr	x10, [sp, #64]
  414e70:	ldrsw	x11, [x10]
  414e74:	mov	x12, #0x8                   	// #8
  414e78:	mul	x11, x12, x11
  414e7c:	add	x9, x9, x11
  414e80:	mov	x11, #0xfffffffffffffff8    	// #-8
  414e84:	add	x9, x9, x11
  414e88:	stur	x9, [x29, #-40]
  414e8c:	b	414ea0 <_ZdlPvm@@Base+0x13a8>
  414e90:	ldur	x8, [x29, #-40]
  414e94:	mov	x9, #0xfffffffffffffff8    	// #-8
  414e98:	add	x8, x8, x9
  414e9c:	stur	x8, [x29, #-40]
  414ea0:	b	414e44 <_ZdlPvm@@Base+0x134c>
  414ea4:	ldr	x8, [sp, #56]
  414ea8:	ldr	w9, [x8]
  414eac:	add	w9, w9, #0x1
  414eb0:	str	w9, [x8]
  414eb4:	ldur	w9, [x29, #-20]
  414eb8:	cmp	w9, #0x1
  414ebc:	b.ne	414ed8 <_ZdlPvm@@Base+0x13e0>  // b.any
  414ec0:	ldur	x8, [x29, #-16]
  414ec4:	ldur	x9, [x29, #-40]
  414ec8:	str	x8, [x9]
  414ecc:	ldr	x9, [sp, #24]
  414ed0:	str	x8, [x9]
  414ed4:	b	414f90 <_ZdlPvm@@Base+0x1498>
  414ed8:	ldur	x0, [x29, #-16]
  414edc:	bl	401690 <strlen@plt>
  414ee0:	add	x8, x0, #0x1
  414ee4:	stur	w8, [x29, #-68]
  414ee8:	ldr	x9, [sp, #48]
  414eec:	ldr	x10, [x9]
  414ef0:	cbz	x10, 414f08 <_ZdlPvm@@Base+0x1410>
  414ef4:	ldr	x8, [sp, #40]
  414ef8:	ldr	w9, [x8]
  414efc:	ldur	w10, [x29, #-68]
  414f00:	cmp	w9, w10
  414f04:	b.ge	414f44 <_ZdlPvm@@Base+0x144c>  // b.tcont
  414f08:	ldur	w8, [x29, #-68]
  414f0c:	cmp	w8, #0x400
  414f10:	b.le	414f20 <_ZdlPvm@@Base+0x1428>
  414f14:	ldur	w8, [x29, #-68]
  414f18:	str	w8, [sp, #4]
  414f1c:	b	414f28 <_ZdlPvm@@Base+0x1430>
  414f20:	mov	w8, #0x400                 	// #1024
  414f24:	str	w8, [sp, #4]
  414f28:	ldr	w8, [sp, #4]
  414f2c:	ldr	x9, [sp, #40]
  414f30:	str	w8, [x9]
  414f34:	ldrsw	x0, [x9]
  414f38:	bl	401630 <_Znam@plt>
  414f3c:	ldr	x9, [sp, #48]
  414f40:	str	x0, [x9]
  414f44:	ldr	x8, [sp, #48]
  414f48:	ldr	x0, [x8]
  414f4c:	ldur	x1, [x29, #-16]
  414f50:	bl	401740 <strcpy@plt>
  414f54:	ldr	x8, [sp, #48]
  414f58:	ldr	x9, [x8]
  414f5c:	ldur	x10, [x29, #-40]
  414f60:	str	x9, [x10]
  414f64:	ldr	x10, [sp, #24]
  414f68:	str	x9, [x10]
  414f6c:	ldursw	x9, [x29, #-68]
  414f70:	ldr	x11, [x8]
  414f74:	add	x9, x11, x9
  414f78:	str	x9, [x8]
  414f7c:	ldur	w12, [x29, #-68]
  414f80:	ldr	x9, [sp, #40]
  414f84:	ldr	w13, [x9]
  414f88:	subs	w12, w13, w12
  414f8c:	str	w12, [x9]
  414f90:	ldp	x29, x30, [sp, #160]
  414f94:	add	sp, sp, #0xb0
  414f98:	ret
  414f9c:	sub	sp, sp, #0x10
  414fa0:	str	x0, [sp, #8]
  414fa4:	str	wzr, [sp, #4]
  414fa8:	ldr	x8, [sp, #8]
  414fac:	ldrb	w9, [x8]
  414fb0:	cbz	w9, 415068 <_ZdlPvm@@Base+0x1570>
  414fb4:	ldr	x8, [sp, #8]
  414fb8:	add	x9, x8, #0x1
  414fbc:	str	x9, [sp, #8]
  414fc0:	ldrb	w10, [x8]
  414fc4:	str	w10, [sp, #4]
  414fc8:	ldr	x8, [sp, #8]
  414fcc:	ldrb	w10, [x8]
  414fd0:	cbz	w10, 415068 <_ZdlPvm@@Base+0x1570>
  414fd4:	ldr	w8, [sp, #4]
  414fd8:	lsl	w8, w8, #7
  414fdc:	str	w8, [sp, #4]
  414fe0:	ldr	x9, [sp, #8]
  414fe4:	add	x10, x9, #0x1
  414fe8:	str	x10, [sp, #8]
  414fec:	ldrb	w8, [x9]
  414ff0:	ldr	w11, [sp, #4]
  414ff4:	add	w8, w11, w8
  414ff8:	str	w8, [sp, #4]
  414ffc:	ldr	x8, [sp, #8]
  415000:	ldrb	w9, [x8]
  415004:	cbz	w9, 415068 <_ZdlPvm@@Base+0x1570>
  415008:	ldr	w8, [sp, #4]
  41500c:	lsl	w8, w8, #4
  415010:	str	w8, [sp, #4]
  415014:	ldr	x9, [sp, #8]
  415018:	ldrb	w8, [x9]
  41501c:	ldr	w10, [sp, #4]
  415020:	add	w8, w10, w8
  415024:	str	w8, [sp, #4]
  415028:	ldr	w8, [sp, #4]
  41502c:	and	w8, w8, #0xf0000000
  415030:	str	w8, [sp]
  415034:	cbnz	w8, 415058 <_ZdlPvm@@Base+0x1560>
  415038:	ldr	w8, [sp]
  41503c:	ldr	w9, [sp, #4]
  415040:	eor	w8, w9, w8, lsr #24
  415044:	str	w8, [sp, #4]
  415048:	ldr	w8, [sp]
  41504c:	ldr	w9, [sp, #4]
  415050:	eor	w8, w9, w8
  415054:	str	w8, [sp, #4]
  415058:	ldr	x8, [sp, #8]
  41505c:	add	x8, x8, #0x1
  415060:	str	x8, [sp, #8]
  415064:	b	414ffc <_ZdlPvm@@Base+0x1504>
  415068:	ldr	w0, [sp, #4]
  41506c:	add	sp, sp, #0x10
  415070:	ret
  415074:	sub	sp, sp, #0x90
  415078:	stp	x29, x30, [sp, #128]
  41507c:	add	x29, sp, #0x80
  415080:	mov	w8, wzr
  415084:	adrp	x9, 414000 <_ZdlPvm@@Base+0x508>
  415088:	add	x9, x9, #0xa0c
  41508c:	sub	x10, x29, #0x8
  415090:	sub	x11, x29, #0x10
  415094:	sub	x12, x29, #0x18
  415098:	stur	x0, [x29, #-16]
  41509c:	stur	x1, [x29, #-24]
  4150a0:	mov	x0, x11
  4150a4:	stur	w8, [x29, #-36]
  4150a8:	stur	x9, [x29, #-48]
  4150ac:	stur	x10, [x29, #-56]
  4150b0:	str	x11, [sp, #64]
  4150b4:	str	x12, [sp, #56]
  4150b8:	bl	415184 <_ZdlPvm@@Base+0x168c>
  4150bc:	bl	401690 <strlen@plt>
  4150c0:	ldr	x9, [sp, #56]
  4150c4:	str	x0, [sp, #48]
  4150c8:	mov	x0, x9
  4150cc:	bl	415184 <_ZdlPvm@@Base+0x168c>
  4150d0:	bl	401690 <strlen@plt>
  4150d4:	ldr	x9, [sp, #48]
  4150d8:	add	x10, x9, x0
  4150dc:	add	x0, x10, #0x1
  4150e0:	bl	401630 <_Znam@plt>
  4150e4:	stur	x0, [x29, #-32]
  4150e8:	ldur	x0, [x29, #-32]
  4150ec:	ldr	x9, [sp, #64]
  4150f0:	str	x0, [sp, #40]
  4150f4:	mov	x0, x9
  4150f8:	bl	415184 <_ZdlPvm@@Base+0x168c>
  4150fc:	ldr	x9, [sp, #40]
  415100:	str	x0, [sp, #32]
  415104:	mov	x0, x9
  415108:	ldr	x1, [sp, #32]
  41510c:	bl	401740 <strcpy@plt>
  415110:	ldur	x9, [x29, #-32]
  415114:	ldr	x10, [sp, #56]
  415118:	mov	x0, x10
  41511c:	str	x9, [sp, #24]
  415120:	bl	415184 <_ZdlPvm@@Base+0x168c>
  415124:	ldr	x9, [sp, #24]
  415128:	str	x0, [sp, #16]
  41512c:	mov	x0, x9
  415130:	ldr	x1, [sp, #16]
  415134:	bl	4019c0 <strcat@plt>
  415138:	ldur	x1, [x29, #-32]
  41513c:	ldur	x9, [x29, #-56]
  415140:	mov	x0, x9
  415144:	ldur	w2, [x29, #-36]
  415148:	ldur	x10, [x29, #-48]
  41514c:	blr	x10
  415150:	ldur	x9, [x29, #-32]
  415154:	str	x9, [sp, #8]
  415158:	cbz	x9, 415164 <_ZdlPvm@@Base+0x166c>
  41515c:	ldr	x0, [sp, #8]
  415160:	bl	401860 <_ZdaPv@plt>
  415164:	ldur	x0, [x29, #-8]
  415168:	ldp	x29, x30, [sp, #128]
  41516c:	add	sp, sp, #0x90
  415170:	ret
  415174:	sub	sp, sp, #0x10
  415178:	str	x0, [sp, #8]
  41517c:	add	sp, sp, #0x10
  415180:	ret
  415184:	sub	sp, sp, #0x10
  415188:	str	x0, [sp, #8]
  41518c:	ldr	x8, [sp, #8]
  415190:	ldr	x0, [x8]
  415194:	add	sp, sp, #0x10
  415198:	ret
  41519c:	sub	sp, sp, #0x40
  4151a0:	stp	x29, x30, [sp, #48]
  4151a4:	add	x29, sp, #0x30
  4151a8:	stur	x0, [x29, #-16]
  4151ac:	ldur	x8, [x29, #-16]
  4151b0:	ldrb	w9, [x8]
  4151b4:	cmp	w9, #0x75
  4151b8:	b.eq	4151c8 <_ZdlPvm@@Base+0x16d0>  // b.none
  4151bc:	mov	x8, xzr
  4151c0:	stur	x8, [x29, #-8]
  4151c4:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  4151c8:	ldur	x8, [x29, #-16]
  4151cc:	add	x8, x8, #0x1
  4151d0:	stur	x8, [x29, #-16]
  4151d4:	str	x8, [sp, #24]
  4151d8:	str	wzr, [sp, #20]
  4151dc:	ldr	x8, [sp, #24]
  4151e0:	str	x8, [sp, #8]
  4151e4:	ldr	x8, [sp, #24]
  4151e8:	ldrb	w1, [x8]
  4151ec:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  4151f0:	add	x0, x0, #0x379
  4151f4:	bl	40a3f4 <sqrt@plt+0x8a14>
  4151f8:	cbnz	w0, 415208 <_ZdlPvm@@Base+0x1710>
  4151fc:	mov	x8, xzr
  415200:	stur	x8, [x29, #-8]
  415204:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  415208:	ldr	x8, [sp, #24]
  41520c:	ldrb	w1, [x8]
  415210:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  415214:	add	x0, x0, #0x279
  415218:	bl	40a3f4 <sqrt@plt+0x8a14>
  41521c:	cbz	w0, 415244 <_ZdlPvm@@Base+0x174c>
  415220:	ldr	w8, [sp, #20]
  415224:	mov	w9, #0x10                  	// #16
  415228:	mul	w8, w8, w9
  41522c:	ldr	x10, [sp, #24]
  415230:	ldrb	w9, [x10]
  415234:	subs	w9, w9, #0x30
  415238:	add	w8, w8, w9
  41523c:	str	w8, [sp, #20]
  415240:	b	415290 <_ZdlPvm@@Base+0x1798>
  415244:	ldr	x8, [sp, #24]
  415248:	ldrb	w1, [x8]
  41524c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x2128>
  415250:	add	x0, x0, #0x79
  415254:	bl	40a3f4 <sqrt@plt+0x8a14>
  415258:	cbz	w0, 415284 <_ZdlPvm@@Base+0x178c>
  41525c:	ldr	w8, [sp, #20]
  415260:	mov	w9, #0x10                  	// #16
  415264:	mul	w8, w8, w9
  415268:	ldr	x10, [sp, #24]
  41526c:	ldrb	w9, [x10]
  415270:	subs	w9, w9, #0x41
  415274:	add	w9, w9, #0xa
  415278:	add	w8, w8, w9
  41527c:	str	w8, [sp, #20]
  415280:	b	415290 <_ZdlPvm@@Base+0x1798>
  415284:	mov	x8, xzr
  415288:	stur	x8, [x29, #-8]
  41528c:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  415290:	ldr	w8, [sp, #20]
  415294:	mov	w9, #0x10ffff              	// #1114111
  415298:	cmp	w8, w9
  41529c:	b.le	4152ac <_ZdlPvm@@Base+0x17b4>
  4152a0:	mov	x8, xzr
  4152a4:	stur	x8, [x29, #-8]
  4152a8:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  4152ac:	ldr	x8, [sp, #24]
  4152b0:	add	x8, x8, #0x1
  4152b4:	str	x8, [sp, #24]
  4152b8:	ldr	x8, [sp, #24]
  4152bc:	ldrb	w9, [x8]
  4152c0:	cbz	w9, 4152d4 <_ZdlPvm@@Base+0x17dc>
  4152c4:	ldr	x8, [sp, #24]
  4152c8:	ldrb	w9, [x8]
  4152cc:	cmp	w9, #0x5f
  4152d0:	b.ne	4152d8 <_ZdlPvm@@Base+0x17e0>  // b.any
  4152d4:	b	4152dc <_ZdlPvm@@Base+0x17e4>
  4152d8:	b	4151e4 <_ZdlPvm@@Base+0x16ec>
  4152dc:	ldr	w8, [sp, #20]
  4152e0:	mov	w9, #0xd800                	// #55296
  4152e4:	cmp	w8, w9
  4152e8:	b.lt	4152fc <_ZdlPvm@@Base+0x1804>  // b.tstop
  4152ec:	ldr	w8, [sp, #20]
  4152f0:	mov	w9, #0xdbff                	// #56319
  4152f4:	cmp	w8, w9
  4152f8:	b.le	41531c <_ZdlPvm@@Base+0x1824>
  4152fc:	ldr	w8, [sp, #20]
  415300:	mov	w9, #0xdc00                	// #56320
  415304:	cmp	w8, w9
  415308:	b.lt	415328 <_ZdlPvm@@Base+0x1830>  // b.tstop
  41530c:	ldr	w8, [sp, #20]
  415310:	mov	w9, #0xdfff                	// #57343
  415314:	cmp	w8, w9
  415318:	b.gt	415328 <_ZdlPvm@@Base+0x1830>
  41531c:	mov	x8, xzr
  415320:	stur	x8, [x29, #-8]
  415324:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  415328:	ldr	w8, [sp, #20]
  41532c:	mov	w9, #0xffff                	// #65535
  415330:	cmp	w8, w9
  415334:	b.le	415358 <_ZdlPvm@@Base+0x1860>
  415338:	ldr	x8, [sp, #8]
  41533c:	ldrb	w9, [x8]
  415340:	cmp	w9, #0x30
  415344:	b.ne	415354 <_ZdlPvm@@Base+0x185c>  // b.any
  415348:	mov	x8, xzr
  41534c:	stur	x8, [x29, #-8]
  415350:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  415354:	b	415378 <_ZdlPvm@@Base+0x1880>
  415358:	ldr	x8, [sp, #24]
  41535c:	ldr	x9, [sp, #8]
  415360:	subs	x8, x8, x9
  415364:	cmp	x8, #0x4
  415368:	b.eq	415378 <_ZdlPvm@@Base+0x1880>  // b.none
  41536c:	mov	x8, xzr
  415370:	stur	x8, [x29, #-8]
  415374:	b	4153a0 <_ZdlPvm@@Base+0x18a8>
  415378:	ldr	x8, [sp, #24]
  41537c:	ldrb	w9, [x8]
  415380:	cbnz	w9, 415388 <_ZdlPvm@@Base+0x1890>
  415384:	b	415398 <_ZdlPvm@@Base+0x18a0>
  415388:	ldr	x8, [sp, #24]
  41538c:	add	x8, x8, #0x1
  415390:	str	x8, [sp, #24]
  415394:	b	4151d8 <_ZdlPvm@@Base+0x16e0>
  415398:	ldur	x8, [x29, #-16]
  41539c:	stur	x8, [x29, #-8]
  4153a0:	ldur	x0, [x29, #-8]
  4153a4:	ldp	x29, x30, [sp, #48]
  4153a8:	add	sp, sp, #0x40
  4153ac:	ret
  4153b0:	stp	x29, x30, [sp, #-64]!
  4153b4:	mov	x29, sp
  4153b8:	stp	x19, x20, [sp, #16]
  4153bc:	adrp	x20, 42a000 <_ZdlPvm@@Base+0x16508>
  4153c0:	add	x20, x20, #0xd10
  4153c4:	stp	x21, x22, [sp, #32]
  4153c8:	adrp	x21, 42a000 <_ZdlPvm@@Base+0x16508>
  4153cc:	add	x21, x21, #0xcb0
  4153d0:	sub	x20, x20, x21
  4153d4:	mov	w22, w0
  4153d8:	stp	x23, x24, [sp, #48]
  4153dc:	mov	x23, x1
  4153e0:	mov	x24, x2
  4153e4:	bl	4015f0 <_Znam@plt-0x40>
  4153e8:	cmp	xzr, x20, asr #3
  4153ec:	b.eq	415418 <_ZdlPvm@@Base+0x1920>  // b.none
  4153f0:	asr	x20, x20, #3
  4153f4:	mov	x19, #0x0                   	// #0
  4153f8:	ldr	x3, [x21, x19, lsl #3]
  4153fc:	mov	x2, x24
  415400:	add	x19, x19, #0x1
  415404:	mov	x1, x23
  415408:	mov	w0, w22
  41540c:	blr	x3
  415410:	cmp	x20, x19
  415414:	b.ne	4153f8 <_ZdlPvm@@Base+0x1900>  // b.any
  415418:	ldp	x19, x20, [sp, #16]
  41541c:	ldp	x21, x22, [sp, #32]
  415420:	ldp	x23, x24, [sp, #48]
  415424:	ldp	x29, x30, [sp], #64
  415428:	ret
  41542c:	nop
  415430:	ret

Disassembly of section .fini:

0000000000415434 <.fini>:
  415434:	stp	x29, x30, [sp, #-16]!
  415438:	mov	x29, sp
  41543c:	ldp	x29, x30, [sp], #16
  415440:	ret
