/** \file algo/swstate/auto_generated/types/dnx_algo_flexe_general_types.h
 *
 * sw state types (structs/enums/typedefs)
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */

#ifndef __DNX_ALGO_FLEXE_GENERAL_TYPES_H__
#define __DNX_ALGO_FLEXE_GENERAL_TYPES_H__

#ifdef BCM_DNX_SUPPORT
#include <soc/dnxc/swstate/dnxc_sw_state_h_includes.h>
#include <bcm/port.h>
#include <bcm_int/dnx/algo/res_mngr/res_mngr.h>
#include <bcm_int/dnx/algo/res_mngr/res_mngr_internal.h>
#include <soc/dnx/dnx_data/auto_generated/dnx_data_nif.h>
#include <soc/dnxc/swstate/types/sw_state_mutex.h>
#include <soc/dnxc/swstate/types/sw_state_pbmp.h>
/*
 * ENUMs
 */

/**
 * FlexE link list FIFO types
 */
typedef enum {
    /**
     * FlexE Southbound Rx fifo
     */
    DNX_ALGO_FLEXE_FIFO_SB_RX = 0,
    /**
     * TMC FIFO
     */
    DNX_ALGO_FLEXE_FIFO_TMC = 1,
    /**
     * RMC FIFO
     */
    DNX_ALGO_FLEXE_FIFO_RMC = 2,
    /**
     * FlexE Southbound Tx fifo
     */
    DNX_ALGO_FLEXE_FIFO_SB_TX = 3,
    /**
     * Number of fifos
     */
    DNX_ALGO_FLEXE_NOF_LINK_LIST_FIFOS = 4,
    /**
     * dummy enum field, must be the last
     */
    DNX_ALGO_FLEXE_LINK_LIST_FIFO_TYPE_E_DUMMY
} dnx_algo_flexe_link_list_fifo_type_e;

/*
 * STRUCTs
 */

/**
 * FlexE group resource mngr, including FlexE group id and index
 */
typedef struct {
    /**
     * FlexE BusA client channel allocation manager
     */
    dnx_algo_res_t client_channel;
    /**
     * Virtual flexe client channel allocation manager
     */
    dnx_algo_res_t virtual_client_channel;
    /**
     * Framer MAC1 channel allocation manager
     */
    dnx_algo_res_t mac1;
    /**
     * Framer MAC2 channel allocation manager
     */
    dnx_algo_res_t mac2;
    /**
     * FlexE MAC channel allocation manager
     */
    dnx_algo_res_t mac_channel;
    /**
     * FlexE SAR channel allocation manager
     */
    dnx_algo_res_t sar_channel;
    /**
     * FlexE core port allocation
     */
    dnx_algo_res_t flexe_core_port;
    /**
     * Allocate FlexE RMC ID
     */
    dnx_algo_res_t rmc_id;
} dnx_algo_flexe_general_resource_alloc_t;

/**
 * FlexE group info Data base.
 */
typedef struct {
    /**
     * Boolean, If group is valid.
     */
    int valid;
    /**
     * FlexE group ID required by FlexE spec.
     */
    int group_id;
    /**
     * The FlexE phy ports in the FlexE group.
     */
    bcm_pbmp_t phy_ports;
    /**
     * Boolean, If group is used for FlexE core bypass mode.
     */
    int is_bypass;
    /**
     * Boolean, Indicate FlexE cal slots is unaligned in FlexE core.
     */
    uint8 cal_slots_unaligned;
    /**
     * FlexE group slot mode.
     */
    bcm_port_flexe_phy_slot_mode_t slot_mode;
} dnx_algo_flexe_general_group_info_t;

/**
 * FlexE mgmt channel info Data base.
 */
typedef struct {
    /**
     * Boolean, If the channel is valid.
     */
    int valid;
    /**
     * Boolean, If the interface mux to BusA or BusB.
     */
    int is_busa;
} dnx_algo_flexe_general_mgmt_channel_info_t;

/**
 * FlexE group demux slot info Data base.
 */
typedef struct {
    /**
     * Demux Calendar slots for each group
     */
    uint16* cal_slots[bcmPortFlexeGroupCalCount];
} dnx_algo_flexe_general_demux_slot_info_t;

/**
 * FlexE group demux slot info Data base.
 */
typedef struct {
    /**
     * Mux Calendar slots for each group
     */
    uint16* cal_slots[bcmPortFlexeGroupCalCount];
} dnx_algo_flexe_general_mux_slot_info_t;

/**
 * FlexE general Data Base
 */
typedef struct {
    /**
     * Store FlexE fifos link list info
     */
    int* fifo_link_list[DNX_ALGO_FLEXE_NOF_LINK_LIST_FIFOS];
    /**
     * FlexE group info for each FlexE group
     */
    dnx_algo_flexe_general_group_info_t* group_info;
    /**
     * FlexE group demux slot info for each FlexE group
     */
    dnx_algo_flexe_general_demux_slot_info_t* demux_slot_info;
    /**
     * FlexE group mux slot info for each FlexE group
     */
    dnx_algo_flexe_general_mux_slot_info_t* mux_slot_info;
    /**
     * mutex to prevent race condition on TMAC access from different threads
     */
    sw_state_mutex_t tiny_mac_access_mutex;
    /**
     * FlexE general resource mngr, including FlexE client channel id
     */
    dnx_algo_flexe_general_resource_alloc_t resource_alloc;
    /**
     * Indicate if FlexE core is active
     */
    uint8 flexe_core_is_active;
    /**
     * Store the FlexE mgmt channel info
     */
    dnx_algo_flexe_general_mgmt_channel_info_t* mgmt_channel_info;
} dnx_algo_flexe_general_db_t;

#endif /* BCM_DNX_SUPPORT*/ 

#endif /* __DNX_ALGO_FLEXE_GENERAL_TYPES_H__ */
