Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Oct 26 06:58:51 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_methodology -file Block_Diagram_ADC_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_ADC_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_ADC_wrapper_methodology_drc_routed.rpx
| Design       : Block_Diagram_ADC_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 22
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3      |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1      |
| TIMING-18 | Warning  | Missing input or output delay | 18     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_ADC_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_ADC_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC_MISO_A_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ADC_MISO_B_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ADC_TEST_1 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ADC_TEST_2 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ADC_TEST_3 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on RST_H[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW_0[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW_1[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW_2[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ADC_CS_n_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ADC_Done[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ADC_SCLK_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on IRQ_0 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on UART_TX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[1] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[2] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>


