{"Chang Joo Lee": [0.998660683631897, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", 11, "hpca", 2008]], "Hyesoon Kim": [0.997093603014946, ["Performance-aware speculation control using wrong path usefulness prediction", ["Chang Joo Lee", "Hyesoon Kim", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/HPCA.2008.4658626", 11, "hpca", 2008]], "Wonyoung Kim": [0.9998257905244827, ["System level analysis of fast, per-core DVFS using on-chip switching regulators", ["Wonyoung Kim", "Meeta Sharma Gupta", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2008.4658633", 12, "hpca", 2008]], "Dongkook Park": [0.9939965903759003, ["Performance and power optimization through data compression in Network-on-Chip architectures", ["Reetuparna Das", "Asit K. Mishra", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2008.4658641", 11, "hpca", 2008]], "JaeWoong Chung": [0.9996712952852249, ["Thread-safe dynamic binary translation using transactional memory", ["JaeWoong Chung", "Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2008.4658646", 11, "hpca", 2008]]}