# CompArchLab6

Implementation of a simple risc v processor with cache using verilog
