$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Tue Nov 15 18:56:12 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " dado_lido_ram_Sim [31] $end
$var wire 1 # dado_lido_ram_Sim [30] $end
$var wire 1 $ dado_lido_ram_Sim [29] $end
$var wire 1 % dado_lido_ram_Sim [28] $end
$var wire 1 & dado_lido_ram_Sim [27] $end
$var wire 1 ' dado_lido_ram_Sim [26] $end
$var wire 1 ( dado_lido_ram_Sim [25] $end
$var wire 1 ) dado_lido_ram_Sim [24] $end
$var wire 1 * dado_lido_ram_Sim [23] $end
$var wire 1 + dado_lido_ram_Sim [22] $end
$var wire 1 , dado_lido_ram_Sim [21] $end
$var wire 1 - dado_lido_ram_Sim [20] $end
$var wire 1 . dado_lido_ram_Sim [19] $end
$var wire 1 / dado_lido_ram_Sim [18] $end
$var wire 1 0 dado_lido_ram_Sim [17] $end
$var wire 1 1 dado_lido_ram_Sim [16] $end
$var wire 1 2 dado_lido_ram_Sim [15] $end
$var wire 1 3 dado_lido_ram_Sim [14] $end
$var wire 1 4 dado_lido_ram_Sim [13] $end
$var wire 1 5 dado_lido_ram_Sim [12] $end
$var wire 1 6 dado_lido_ram_Sim [11] $end
$var wire 1 7 dado_lido_ram_Sim [10] $end
$var wire 1 8 dado_lido_ram_Sim [9] $end
$var wire 1 9 dado_lido_ram_Sim [8] $end
$var wire 1 : dado_lido_ram_Sim [7] $end
$var wire 1 ; dado_lido_ram_Sim [6] $end
$var wire 1 < dado_lido_ram_Sim [5] $end
$var wire 1 = dado_lido_ram_Sim [4] $end
$var wire 1 > dado_lido_ram_Sim [3] $end
$var wire 1 ? dado_lido_ram_Sim [2] $end
$var wire 1 @ dado_lido_ram_Sim [1] $end
$var wire 1 A dado_lido_ram_Sim [0] $end
$var wire 1 B dado_lido_reg_1_Sim [31] $end
$var wire 1 C dado_lido_reg_1_Sim [30] $end
$var wire 1 D dado_lido_reg_1_Sim [29] $end
$var wire 1 E dado_lido_reg_1_Sim [28] $end
$var wire 1 F dado_lido_reg_1_Sim [27] $end
$var wire 1 G dado_lido_reg_1_Sim [26] $end
$var wire 1 H dado_lido_reg_1_Sim [25] $end
$var wire 1 I dado_lido_reg_1_Sim [24] $end
$var wire 1 J dado_lido_reg_1_Sim [23] $end
$var wire 1 K dado_lido_reg_1_Sim [22] $end
$var wire 1 L dado_lido_reg_1_Sim [21] $end
$var wire 1 M dado_lido_reg_1_Sim [20] $end
$var wire 1 N dado_lido_reg_1_Sim [19] $end
$var wire 1 O dado_lido_reg_1_Sim [18] $end
$var wire 1 P dado_lido_reg_1_Sim [17] $end
$var wire 1 Q dado_lido_reg_1_Sim [16] $end
$var wire 1 R dado_lido_reg_1_Sim [15] $end
$var wire 1 S dado_lido_reg_1_Sim [14] $end
$var wire 1 T dado_lido_reg_1_Sim [13] $end
$var wire 1 U dado_lido_reg_1_Sim [12] $end
$var wire 1 V dado_lido_reg_1_Sim [11] $end
$var wire 1 W dado_lido_reg_1_Sim [10] $end
$var wire 1 X dado_lido_reg_1_Sim [9] $end
$var wire 1 Y dado_lido_reg_1_Sim [8] $end
$var wire 1 Z dado_lido_reg_1_Sim [7] $end
$var wire 1 [ dado_lido_reg_1_Sim [6] $end
$var wire 1 \ dado_lido_reg_1_Sim [5] $end
$var wire 1 ] dado_lido_reg_1_Sim [4] $end
$var wire 1 ^ dado_lido_reg_1_Sim [3] $end
$var wire 1 _ dado_lido_reg_1_Sim [2] $end
$var wire 1 ` dado_lido_reg_1_Sim [1] $end
$var wire 1 a dado_lido_reg_1_Sim [0] $end
$var wire 1 b dado_lido_reg_2_Sim [31] $end
$var wire 1 c dado_lido_reg_2_Sim [30] $end
$var wire 1 d dado_lido_reg_2_Sim [29] $end
$var wire 1 e dado_lido_reg_2_Sim [28] $end
$var wire 1 f dado_lido_reg_2_Sim [27] $end
$var wire 1 g dado_lido_reg_2_Sim [26] $end
$var wire 1 h dado_lido_reg_2_Sim [25] $end
$var wire 1 i dado_lido_reg_2_Sim [24] $end
$var wire 1 j dado_lido_reg_2_Sim [23] $end
$var wire 1 k dado_lido_reg_2_Sim [22] $end
$var wire 1 l dado_lido_reg_2_Sim [21] $end
$var wire 1 m dado_lido_reg_2_Sim [20] $end
$var wire 1 n dado_lido_reg_2_Sim [19] $end
$var wire 1 o dado_lido_reg_2_Sim [18] $end
$var wire 1 p dado_lido_reg_2_Sim [17] $end
$var wire 1 q dado_lido_reg_2_Sim [16] $end
$var wire 1 r dado_lido_reg_2_Sim [15] $end
$var wire 1 s dado_lido_reg_2_Sim [14] $end
$var wire 1 t dado_lido_reg_2_Sim [13] $end
$var wire 1 u dado_lido_reg_2_Sim [12] $end
$var wire 1 v dado_lido_reg_2_Sim [11] $end
$var wire 1 w dado_lido_reg_2_Sim [10] $end
$var wire 1 x dado_lido_reg_2_Sim [9] $end
$var wire 1 y dado_lido_reg_2_Sim [8] $end
$var wire 1 z dado_lido_reg_2_Sim [7] $end
$var wire 1 { dado_lido_reg_2_Sim [6] $end
$var wire 1 | dado_lido_reg_2_Sim [5] $end
$var wire 1 } dado_lido_reg_2_Sim [4] $end
$var wire 1 ~ dado_lido_reg_2_Sim [3] $end
$var wire 1 !! dado_lido_reg_2_Sim [2] $end
$var wire 1 "! dado_lido_reg_2_Sim [1] $end
$var wire 1 #! dado_lido_reg_2_Sim [0] $end
$var wire 1 $! endReg1_Sim [4] $end
$var wire 1 %! endReg1_Sim [3] $end
$var wire 1 &! endReg1_Sim [2] $end
$var wire 1 '! endReg1_Sim [1] $end
$var wire 1 (! endReg1_Sim [0] $end
$var wire 1 )! endReg2_Sim [4] $end
$var wire 1 *! endReg2_Sim [3] $end
$var wire 1 +! endReg2_Sim [2] $end
$var wire 1 ,! endReg2_Sim [1] $end
$var wire 1 -! endReg2_Sim [0] $end
$var wire 1 .! endReg3_Sim [4] $end
$var wire 1 /! endReg3_Sim [3] $end
$var wire 1 0! endReg3_Sim [2] $end
$var wire 1 1! endReg3_Sim [1] $end
$var wire 1 2! endReg3_Sim [0] $end
$var wire 1 3! flag_Sim $end
$var wire 1 4! Instrucao_sim [31] $end
$var wire 1 5! Instrucao_sim [30] $end
$var wire 1 6! Instrucao_sim [29] $end
$var wire 1 7! Instrucao_sim [28] $end
$var wire 1 8! Instrucao_sim [27] $end
$var wire 1 9! Instrucao_sim [26] $end
$var wire 1 :! Instrucao_sim [25] $end
$var wire 1 ;! Instrucao_sim [24] $end
$var wire 1 <! Instrucao_sim [23] $end
$var wire 1 =! Instrucao_sim [22] $end
$var wire 1 >! Instrucao_sim [21] $end
$var wire 1 ?! Instrucao_sim [20] $end
$var wire 1 @! Instrucao_sim [19] $end
$var wire 1 A! Instrucao_sim [18] $end
$var wire 1 B! Instrucao_sim [17] $end
$var wire 1 C! Instrucao_sim [16] $end
$var wire 1 D! Instrucao_sim [15] $end
$var wire 1 E! Instrucao_sim [14] $end
$var wire 1 F! Instrucao_sim [13] $end
$var wire 1 G! Instrucao_sim [12] $end
$var wire 1 H! Instrucao_sim [11] $end
$var wire 1 I! Instrucao_sim [10] $end
$var wire 1 J! Instrucao_sim [9] $end
$var wire 1 K! Instrucao_sim [8] $end
$var wire 1 L! Instrucao_sim [7] $end
$var wire 1 M! Instrucao_sim [6] $end
$var wire 1 N! Instrucao_sim [5] $end
$var wire 1 O! Instrucao_sim [4] $end
$var wire 1 P! Instrucao_sim [3] $end
$var wire 1 Q! Instrucao_sim [2] $end
$var wire 1 R! Instrucao_sim [1] $end
$var wire 1 S! Instrucao_sim [0] $end
$var wire 1 T! PC_Out_Sim [31] $end
$var wire 1 U! PC_Out_Sim [30] $end
$var wire 1 V! PC_Out_Sim [29] $end
$var wire 1 W! PC_Out_Sim [28] $end
$var wire 1 X! PC_Out_Sim [27] $end
$var wire 1 Y! PC_Out_Sim [26] $end
$var wire 1 Z! PC_Out_Sim [25] $end
$var wire 1 [! PC_Out_Sim [24] $end
$var wire 1 \! PC_Out_Sim [23] $end
$var wire 1 ]! PC_Out_Sim [22] $end
$var wire 1 ^! PC_Out_Sim [21] $end
$var wire 1 _! PC_Out_Sim [20] $end
$var wire 1 `! PC_Out_Sim [19] $end
$var wire 1 a! PC_Out_Sim [18] $end
$var wire 1 b! PC_Out_Sim [17] $end
$var wire 1 c! PC_Out_Sim [16] $end
$var wire 1 d! PC_Out_Sim [15] $end
$var wire 1 e! PC_Out_Sim [14] $end
$var wire 1 f! PC_Out_Sim [13] $end
$var wire 1 g! PC_Out_Sim [12] $end
$var wire 1 h! PC_Out_Sim [11] $end
$var wire 1 i! PC_Out_Sim [10] $end
$var wire 1 j! PC_Out_Sim [9] $end
$var wire 1 k! PC_Out_Sim [8] $end
$var wire 1 l! PC_Out_Sim [7] $end
$var wire 1 m! PC_Out_Sim [6] $end
$var wire 1 n! PC_Out_Sim [5] $end
$var wire 1 o! PC_Out_Sim [4] $end
$var wire 1 p! PC_Out_Sim [3] $end
$var wire 1 q! PC_Out_Sim [2] $end
$var wire 1 r! PC_Out_Sim [1] $end
$var wire 1 s! PC_Out_Sim [0] $end
$var wire 1 t! Pontos_Controle_Sim [10] $end
$var wire 1 u! Pontos_Controle_Sim [9] $end
$var wire 1 v! Pontos_Controle_Sim [8] $end
$var wire 1 w! Pontos_Controle_Sim [7] $end
$var wire 1 x! Pontos_Controle_Sim [6] $end
$var wire 1 y! Pontos_Controle_Sim [5] $end
$var wire 1 z! Pontos_Controle_Sim [4] $end
$var wire 1 {! Pontos_Controle_Sim [3] $end
$var wire 1 |! Pontos_Controle_Sim [2] $end
$var wire 1 }! Pontos_Controle_Sim [1] $end
$var wire 1 ~! Pontos_Controle_Sim [0] $end
$var wire 1 !" ULA_OP_Sim [2] $end
$var wire 1 "" ULA_OP_Sim [1] $end
$var wire 1 #" ULA_OP_Sim [0] $end
$var wire 1 $" ULA_OUT_Sim [31] $end
$var wire 1 %" ULA_OUT_Sim [30] $end
$var wire 1 &" ULA_OUT_Sim [29] $end
$var wire 1 '" ULA_OUT_Sim [28] $end
$var wire 1 (" ULA_OUT_Sim [27] $end
$var wire 1 )" ULA_OUT_Sim [26] $end
$var wire 1 *" ULA_OUT_Sim [25] $end
$var wire 1 +" ULA_OUT_Sim [24] $end
$var wire 1 ," ULA_OUT_Sim [23] $end
$var wire 1 -" ULA_OUT_Sim [22] $end
$var wire 1 ." ULA_OUT_Sim [21] $end
$var wire 1 /" ULA_OUT_Sim [20] $end
$var wire 1 0" ULA_OUT_Sim [19] $end
$var wire 1 1" ULA_OUT_Sim [18] $end
$var wire 1 2" ULA_OUT_Sim [17] $end
$var wire 1 3" ULA_OUT_Sim [16] $end
$var wire 1 4" ULA_OUT_Sim [15] $end
$var wire 1 5" ULA_OUT_Sim [14] $end
$var wire 1 6" ULA_OUT_Sim [13] $end
$var wire 1 7" ULA_OUT_Sim [12] $end
$var wire 1 8" ULA_OUT_Sim [11] $end
$var wire 1 9" ULA_OUT_Sim [10] $end
$var wire 1 :" ULA_OUT_Sim [9] $end
$var wire 1 ;" ULA_OUT_Sim [8] $end
$var wire 1 <" ULA_OUT_Sim [7] $end
$var wire 1 =" ULA_OUT_Sim [6] $end
$var wire 1 >" ULA_OUT_Sim [5] $end
$var wire 1 ?" ULA_OUT_Sim [4] $end
$var wire 1 @" ULA_OUT_Sim [3] $end
$var wire 1 A" ULA_OUT_Sim [2] $end
$var wire 1 B" ULA_OUT_Sim [1] $end
$var wire 1 C" ULA_OUT_Sim [0] $end

$scope module i1 $end
$var wire 1 D" gnd $end
$var wire 1 E" vcc $end
$var wire 1 F" unknown $end
$var wire 1 G" devoe $end
$var wire 1 H" devclrn $end
$var wire 1 I" devpor $end
$var wire 1 J" ww_devoe $end
$var wire 1 K" ww_devclrn $end
$var wire 1 L" ww_devpor $end
$var wire 1 M" ww_CLOCK_50 $end
$var wire 1 N" ww_ULA_OP_Sim [2] $end
$var wire 1 O" ww_ULA_OP_Sim [1] $end
$var wire 1 P" ww_ULA_OP_Sim [0] $end
$var wire 1 Q" ww_PC_Out_Sim [31] $end
$var wire 1 R" ww_PC_Out_Sim [30] $end
$var wire 1 S" ww_PC_Out_Sim [29] $end
$var wire 1 T" ww_PC_Out_Sim [28] $end
$var wire 1 U" ww_PC_Out_Sim [27] $end
$var wire 1 V" ww_PC_Out_Sim [26] $end
$var wire 1 W" ww_PC_Out_Sim [25] $end
$var wire 1 X" ww_PC_Out_Sim [24] $end
$var wire 1 Y" ww_PC_Out_Sim [23] $end
$var wire 1 Z" ww_PC_Out_Sim [22] $end
$var wire 1 [" ww_PC_Out_Sim [21] $end
$var wire 1 \" ww_PC_Out_Sim [20] $end
$var wire 1 ]" ww_PC_Out_Sim [19] $end
$var wire 1 ^" ww_PC_Out_Sim [18] $end
$var wire 1 _" ww_PC_Out_Sim [17] $end
$var wire 1 `" ww_PC_Out_Sim [16] $end
$var wire 1 a" ww_PC_Out_Sim [15] $end
$var wire 1 b" ww_PC_Out_Sim [14] $end
$var wire 1 c" ww_PC_Out_Sim [13] $end
$var wire 1 d" ww_PC_Out_Sim [12] $end
$var wire 1 e" ww_PC_Out_Sim [11] $end
$var wire 1 f" ww_PC_Out_Sim [10] $end
$var wire 1 g" ww_PC_Out_Sim [9] $end
$var wire 1 h" ww_PC_Out_Sim [8] $end
$var wire 1 i" ww_PC_Out_Sim [7] $end
$var wire 1 j" ww_PC_Out_Sim [6] $end
$var wire 1 k" ww_PC_Out_Sim [5] $end
$var wire 1 l" ww_PC_Out_Sim [4] $end
$var wire 1 m" ww_PC_Out_Sim [3] $end
$var wire 1 n" ww_PC_Out_Sim [2] $end
$var wire 1 o" ww_PC_Out_Sim [1] $end
$var wire 1 p" ww_PC_Out_Sim [0] $end
$var wire 1 q" ww_Instrucao_sim [31] $end
$var wire 1 r" ww_Instrucao_sim [30] $end
$var wire 1 s" ww_Instrucao_sim [29] $end
$var wire 1 t" ww_Instrucao_sim [28] $end
$var wire 1 u" ww_Instrucao_sim [27] $end
$var wire 1 v" ww_Instrucao_sim [26] $end
$var wire 1 w" ww_Instrucao_sim [25] $end
$var wire 1 x" ww_Instrucao_sim [24] $end
$var wire 1 y" ww_Instrucao_sim [23] $end
$var wire 1 z" ww_Instrucao_sim [22] $end
$var wire 1 {" ww_Instrucao_sim [21] $end
$var wire 1 |" ww_Instrucao_sim [20] $end
$var wire 1 }" ww_Instrucao_sim [19] $end
$var wire 1 ~" ww_Instrucao_sim [18] $end
$var wire 1 !# ww_Instrucao_sim [17] $end
$var wire 1 "# ww_Instrucao_sim [16] $end
$var wire 1 ## ww_Instrucao_sim [15] $end
$var wire 1 $# ww_Instrucao_sim [14] $end
$var wire 1 %# ww_Instrucao_sim [13] $end
$var wire 1 &# ww_Instrucao_sim [12] $end
$var wire 1 '# ww_Instrucao_sim [11] $end
$var wire 1 (# ww_Instrucao_sim [10] $end
$var wire 1 )# ww_Instrucao_sim [9] $end
$var wire 1 *# ww_Instrucao_sim [8] $end
$var wire 1 +# ww_Instrucao_sim [7] $end
$var wire 1 ,# ww_Instrucao_sim [6] $end
$var wire 1 -# ww_Instrucao_sim [5] $end
$var wire 1 .# ww_Instrucao_sim [4] $end
$var wire 1 /# ww_Instrucao_sim [3] $end
$var wire 1 0# ww_Instrucao_sim [2] $end
$var wire 1 1# ww_Instrucao_sim [1] $end
$var wire 1 2# ww_Instrucao_sim [0] $end
$var wire 1 3# ww_ULA_OUT_Sim [31] $end
$var wire 1 4# ww_ULA_OUT_Sim [30] $end
$var wire 1 5# ww_ULA_OUT_Sim [29] $end
$var wire 1 6# ww_ULA_OUT_Sim [28] $end
$var wire 1 7# ww_ULA_OUT_Sim [27] $end
$var wire 1 8# ww_ULA_OUT_Sim [26] $end
$var wire 1 9# ww_ULA_OUT_Sim [25] $end
$var wire 1 :# ww_ULA_OUT_Sim [24] $end
$var wire 1 ;# ww_ULA_OUT_Sim [23] $end
$var wire 1 <# ww_ULA_OUT_Sim [22] $end
$var wire 1 =# ww_ULA_OUT_Sim [21] $end
$var wire 1 ># ww_ULA_OUT_Sim [20] $end
$var wire 1 ?# ww_ULA_OUT_Sim [19] $end
$var wire 1 @# ww_ULA_OUT_Sim [18] $end
$var wire 1 A# ww_ULA_OUT_Sim [17] $end
$var wire 1 B# ww_ULA_OUT_Sim [16] $end
$var wire 1 C# ww_ULA_OUT_Sim [15] $end
$var wire 1 D# ww_ULA_OUT_Sim [14] $end
$var wire 1 E# ww_ULA_OUT_Sim [13] $end
$var wire 1 F# ww_ULA_OUT_Sim [12] $end
$var wire 1 G# ww_ULA_OUT_Sim [11] $end
$var wire 1 H# ww_ULA_OUT_Sim [10] $end
$var wire 1 I# ww_ULA_OUT_Sim [9] $end
$var wire 1 J# ww_ULA_OUT_Sim [8] $end
$var wire 1 K# ww_ULA_OUT_Sim [7] $end
$var wire 1 L# ww_ULA_OUT_Sim [6] $end
$var wire 1 M# ww_ULA_OUT_Sim [5] $end
$var wire 1 N# ww_ULA_OUT_Sim [4] $end
$var wire 1 O# ww_ULA_OUT_Sim [3] $end
$var wire 1 P# ww_ULA_OUT_Sim [2] $end
$var wire 1 Q# ww_ULA_OUT_Sim [1] $end
$var wire 1 R# ww_ULA_OUT_Sim [0] $end
$var wire 1 S# ww_endReg1_Sim [4] $end
$var wire 1 T# ww_endReg1_Sim [3] $end
$var wire 1 U# ww_endReg1_Sim [2] $end
$var wire 1 V# ww_endReg1_Sim [1] $end
$var wire 1 W# ww_endReg1_Sim [0] $end
$var wire 1 X# ww_endReg2_Sim [4] $end
$var wire 1 Y# ww_endReg2_Sim [3] $end
$var wire 1 Z# ww_endReg2_Sim [2] $end
$var wire 1 [# ww_endReg2_Sim [1] $end
$var wire 1 \# ww_endReg2_Sim [0] $end
$var wire 1 ]# ww_endReg3_Sim [4] $end
$var wire 1 ^# ww_endReg3_Sim [3] $end
$var wire 1 _# ww_endReg3_Sim [2] $end
$var wire 1 `# ww_endReg3_Sim [1] $end
$var wire 1 a# ww_endReg3_Sim [0] $end
$var wire 1 b# ww_dado_lido_reg_1_Sim [31] $end
$var wire 1 c# ww_dado_lido_reg_1_Sim [30] $end
$var wire 1 d# ww_dado_lido_reg_1_Sim [29] $end
$var wire 1 e# ww_dado_lido_reg_1_Sim [28] $end
$var wire 1 f# ww_dado_lido_reg_1_Sim [27] $end
$var wire 1 g# ww_dado_lido_reg_1_Sim [26] $end
$var wire 1 h# ww_dado_lido_reg_1_Sim [25] $end
$var wire 1 i# ww_dado_lido_reg_1_Sim [24] $end
$var wire 1 j# ww_dado_lido_reg_1_Sim [23] $end
$var wire 1 k# ww_dado_lido_reg_1_Sim [22] $end
$var wire 1 l# ww_dado_lido_reg_1_Sim [21] $end
$var wire 1 m# ww_dado_lido_reg_1_Sim [20] $end
$var wire 1 n# ww_dado_lido_reg_1_Sim [19] $end
$var wire 1 o# ww_dado_lido_reg_1_Sim [18] $end
$var wire 1 p# ww_dado_lido_reg_1_Sim [17] $end
$var wire 1 q# ww_dado_lido_reg_1_Sim [16] $end
$var wire 1 r# ww_dado_lido_reg_1_Sim [15] $end
$var wire 1 s# ww_dado_lido_reg_1_Sim [14] $end
$var wire 1 t# ww_dado_lido_reg_1_Sim [13] $end
$var wire 1 u# ww_dado_lido_reg_1_Sim [12] $end
$var wire 1 v# ww_dado_lido_reg_1_Sim [11] $end
$var wire 1 w# ww_dado_lido_reg_1_Sim [10] $end
$var wire 1 x# ww_dado_lido_reg_1_Sim [9] $end
$var wire 1 y# ww_dado_lido_reg_1_Sim [8] $end
$var wire 1 z# ww_dado_lido_reg_1_Sim [7] $end
$var wire 1 {# ww_dado_lido_reg_1_Sim [6] $end
$var wire 1 |# ww_dado_lido_reg_1_Sim [5] $end
$var wire 1 }# ww_dado_lido_reg_1_Sim [4] $end
$var wire 1 ~# ww_dado_lido_reg_1_Sim [3] $end
$var wire 1 !$ ww_dado_lido_reg_1_Sim [2] $end
$var wire 1 "$ ww_dado_lido_reg_1_Sim [1] $end
$var wire 1 #$ ww_dado_lido_reg_1_Sim [0] $end
$var wire 1 $$ ww_dado_lido_reg_2_Sim [31] $end
$var wire 1 %$ ww_dado_lido_reg_2_Sim [30] $end
$var wire 1 &$ ww_dado_lido_reg_2_Sim [29] $end
$var wire 1 '$ ww_dado_lido_reg_2_Sim [28] $end
$var wire 1 ($ ww_dado_lido_reg_2_Sim [27] $end
$var wire 1 )$ ww_dado_lido_reg_2_Sim [26] $end
$var wire 1 *$ ww_dado_lido_reg_2_Sim [25] $end
$var wire 1 +$ ww_dado_lido_reg_2_Sim [24] $end
$var wire 1 ,$ ww_dado_lido_reg_2_Sim [23] $end
$var wire 1 -$ ww_dado_lido_reg_2_Sim [22] $end
$var wire 1 .$ ww_dado_lido_reg_2_Sim [21] $end
$var wire 1 /$ ww_dado_lido_reg_2_Sim [20] $end
$var wire 1 0$ ww_dado_lido_reg_2_Sim [19] $end
$var wire 1 1$ ww_dado_lido_reg_2_Sim [18] $end
$var wire 1 2$ ww_dado_lido_reg_2_Sim [17] $end
$var wire 1 3$ ww_dado_lido_reg_2_Sim [16] $end
$var wire 1 4$ ww_dado_lido_reg_2_Sim [15] $end
$var wire 1 5$ ww_dado_lido_reg_2_Sim [14] $end
$var wire 1 6$ ww_dado_lido_reg_2_Sim [13] $end
$var wire 1 7$ ww_dado_lido_reg_2_Sim [12] $end
$var wire 1 8$ ww_dado_lido_reg_2_Sim [11] $end
$var wire 1 9$ ww_dado_lido_reg_2_Sim [10] $end
$var wire 1 :$ ww_dado_lido_reg_2_Sim [9] $end
$var wire 1 ;$ ww_dado_lido_reg_2_Sim [8] $end
$var wire 1 <$ ww_dado_lido_reg_2_Sim [7] $end
$var wire 1 =$ ww_dado_lido_reg_2_Sim [6] $end
$var wire 1 >$ ww_dado_lido_reg_2_Sim [5] $end
$var wire 1 ?$ ww_dado_lido_reg_2_Sim [4] $end
$var wire 1 @$ ww_dado_lido_reg_2_Sim [3] $end
$var wire 1 A$ ww_dado_lido_reg_2_Sim [2] $end
$var wire 1 B$ ww_dado_lido_reg_2_Sim [1] $end
$var wire 1 C$ ww_dado_lido_reg_2_Sim [0] $end
$var wire 1 D$ ww_dado_lido_ram_Sim [31] $end
$var wire 1 E$ ww_dado_lido_ram_Sim [30] $end
$var wire 1 F$ ww_dado_lido_ram_Sim [29] $end
$var wire 1 G$ ww_dado_lido_ram_Sim [28] $end
$var wire 1 H$ ww_dado_lido_ram_Sim [27] $end
$var wire 1 I$ ww_dado_lido_ram_Sim [26] $end
$var wire 1 J$ ww_dado_lido_ram_Sim [25] $end
$var wire 1 K$ ww_dado_lido_ram_Sim [24] $end
$var wire 1 L$ ww_dado_lido_ram_Sim [23] $end
$var wire 1 M$ ww_dado_lido_ram_Sim [22] $end
$var wire 1 N$ ww_dado_lido_ram_Sim [21] $end
$var wire 1 O$ ww_dado_lido_ram_Sim [20] $end
$var wire 1 P$ ww_dado_lido_ram_Sim [19] $end
$var wire 1 Q$ ww_dado_lido_ram_Sim [18] $end
$var wire 1 R$ ww_dado_lido_ram_Sim [17] $end
$var wire 1 S$ ww_dado_lido_ram_Sim [16] $end
$var wire 1 T$ ww_dado_lido_ram_Sim [15] $end
$var wire 1 U$ ww_dado_lido_ram_Sim [14] $end
$var wire 1 V$ ww_dado_lido_ram_Sim [13] $end
$var wire 1 W$ ww_dado_lido_ram_Sim [12] $end
$var wire 1 X$ ww_dado_lido_ram_Sim [11] $end
$var wire 1 Y$ ww_dado_lido_ram_Sim [10] $end
$var wire 1 Z$ ww_dado_lido_ram_Sim [9] $end
$var wire 1 [$ ww_dado_lido_ram_Sim [8] $end
$var wire 1 \$ ww_dado_lido_ram_Sim [7] $end
$var wire 1 ]$ ww_dado_lido_ram_Sim [6] $end
$var wire 1 ^$ ww_dado_lido_ram_Sim [5] $end
$var wire 1 _$ ww_dado_lido_ram_Sim [4] $end
$var wire 1 `$ ww_dado_lido_ram_Sim [3] $end
$var wire 1 a$ ww_dado_lido_ram_Sim [2] $end
$var wire 1 b$ ww_dado_lido_ram_Sim [1] $end
$var wire 1 c$ ww_dado_lido_ram_Sim [0] $end
$var wire 1 d$ ww_Pontos_Controle_Sim [10] $end
$var wire 1 e$ ww_Pontos_Controle_Sim [9] $end
$var wire 1 f$ ww_Pontos_Controle_Sim [8] $end
$var wire 1 g$ ww_Pontos_Controle_Sim [7] $end
$var wire 1 h$ ww_Pontos_Controle_Sim [6] $end
$var wire 1 i$ ww_Pontos_Controle_Sim [5] $end
$var wire 1 j$ ww_Pontos_Controle_Sim [4] $end
$var wire 1 k$ ww_Pontos_Controle_Sim [3] $end
$var wire 1 l$ ww_Pontos_Controle_Sim [2] $end
$var wire 1 m$ ww_Pontos_Controle_Sim [1] $end
$var wire 1 n$ ww_Pontos_Controle_Sim [0] $end
$var wire 1 o$ ww_flag_Sim $end
$var wire 1 p$ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 q$ \CLOCK_50~input_o\ $end
$var wire 1 r$ \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 s$ \somaConstante|Add0~2\ $end
$var wire 1 t$ \somaConstante|Add0~5_sumout\ $end
$var wire 1 u$ \somaConstante|Add0~6\ $end
$var wire 1 v$ \somaConstante|Add0~9_sumout\ $end
$var wire 1 w$ \somaConstante|Add0~10\ $end
$var wire 1 x$ \somaConstante|Add0~13_sumout\ $end
$var wire 1 y$ \MUX_PC|saida_MUX[5]~1_combout\ $end
$var wire 1 z$ \somaConstante|Add0~14\ $end
$var wire 1 {$ \somaConstante|Add0~17_sumout\ $end
$var wire 1 |$ \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 }$ \somaConstante|Add0~18\ $end
$var wire 1 ~$ \somaConstante|Add0~21_sumout\ $end
$var wire 1 !% \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 "% \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 #% \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 $% \ROM|memROM~0_combout\ $end
$var wire 1 %% \somaConstante|Add0~1_sumout\ $end
$var wire 1 &% \MUX_PC|saida_MUX[2]~0_combout\ $end
$var wire 1 '% \somaConstante|Add0~22\ $end
$var wire 1 (% \somaConstante|Add0~25_sumout\ $end
$var wire 1 )% \MUX_PC|saida_MUX[8]~2_combout\ $end
$var wire 1 *% \somaConstante|Add0~26\ $end
$var wire 1 +% \somaConstante|Add0~29_sumout\ $end
$var wire 1 ,% \MUX_PC|saida_MUX[9]~3_combout\ $end
$var wire 1 -% \somaConstante|Add0~30\ $end
$var wire 1 .% \somaConstante|Add0~33_sumout\ $end
$var wire 1 /% \MUX_PC|saida_MUX[10]~4_combout\ $end
$var wire 1 0% \somaConstante|Add0~34\ $end
$var wire 1 1% \somaConstante|Add0~37_sumout\ $end
$var wire 1 2% \MUX_PC|saida_MUX[11]~5_combout\ $end
$var wire 1 3% \somaConstante|Add0~38\ $end
$var wire 1 4% \somaConstante|Add0~41_sumout\ $end
$var wire 1 5% \MUX_PC|saida_MUX[12]~6_combout\ $end
$var wire 1 6% \somaConstante|Add0~42\ $end
$var wire 1 7% \somaConstante|Add0~45_sumout\ $end
$var wire 1 8% \MUX_PC|saida_MUX[13]~7_combout\ $end
$var wire 1 9% \somaConstante|Add0~46\ $end
$var wire 1 :% \somaConstante|Add0~49_sumout\ $end
$var wire 1 ;% \MUX_PC|saida_MUX[14]~8_combout\ $end
$var wire 1 <% \PC|DOUT[15]~DUPLICATE_q\ $end
$var wire 1 =% \somaConstante|Add0~50\ $end
$var wire 1 >% \somaConstante|Add0~53_sumout\ $end
$var wire 1 ?% \MUX_PC|saida_MUX[15]~9_combout\ $end
$var wire 1 @% \somaConstante|Add0~54\ $end
$var wire 1 A% \somaConstante|Add0~57_sumout\ $end
$var wire 1 B% \MUX_PC|saida_MUX[16]~10_combout\ $end
$var wire 1 C% \somaConstante|Add0~58\ $end
$var wire 1 D% \somaConstante|Add0~61_sumout\ $end
$var wire 1 E% \MUX_PC|saida_MUX[17]~11_combout\ $end
$var wire 1 F% \somaConstante|Add0~62\ $end
$var wire 1 G% \somaConstante|Add0~65_sumout\ $end
$var wire 1 H% \MUX_PC|saida_MUX[18]~12_combout\ $end
$var wire 1 I% \PC|DOUT[19]~DUPLICATE_q\ $end
$var wire 1 J% \somaConstante|Add0~66\ $end
$var wire 1 K% \somaConstante|Add0~69_sumout\ $end
$var wire 1 L% \MUX_PC|saida_MUX[19]~13_combout\ $end
$var wire 1 M% \somaConstante|Add0~70\ $end
$var wire 1 N% \somaConstante|Add0~73_sumout\ $end
$var wire 1 O% \MUX_PC|saida_MUX[20]~14_combout\ $end
$var wire 1 P% \somaConstante|Add0~74\ $end
$var wire 1 Q% \somaConstante|Add0~77_sumout\ $end
$var wire 1 R% \MUX_PC|saida_MUX[21]~15_combout\ $end
$var wire 1 S% \somaConstante|Add0~78\ $end
$var wire 1 T% \somaConstante|Add0~81_sumout\ $end
$var wire 1 U% \MUX_PC|saida_MUX[22]~16_combout\ $end
$var wire 1 V% \PC|DOUT[23]~DUPLICATE_q\ $end
$var wire 1 W% \somaConstante|Add0~82\ $end
$var wire 1 X% \somaConstante|Add0~85_sumout\ $end
$var wire 1 Y% \MUX_PC|saida_MUX[23]~17_combout\ $end
$var wire 1 Z% \somaConstante|Add0~86\ $end
$var wire 1 [% \somaConstante|Add0~89_sumout\ $end
$var wire 1 \% \MUX_PC|saida_MUX[24]~18_combout\ $end
$var wire 1 ]% \somaConstante|Add0~90\ $end
$var wire 1 ^% \somaConstante|Add0~93_sumout\ $end
$var wire 1 _% \MUX_PC|saida_MUX[25]~19_combout\ $end
$var wire 1 `% \somaConstante|Add0~94\ $end
$var wire 1 a% \somaConstante|Add0~97_sumout\ $end
$var wire 1 b% \MUX_PC|saida_MUX[26]~20_combout\ $end
$var wire 1 c% \PC|DOUT[27]~DUPLICATE_q\ $end
$var wire 1 d% \somaConstante|Add0~98\ $end
$var wire 1 e% \somaConstante|Add0~101_sumout\ $end
$var wire 1 f% \MUX_PC|saida_MUX[27]~21_combout\ $end
$var wire 1 g% \PC|DOUT[28]~DUPLICATE_q\ $end
$var wire 1 h% \somaConstante|Add0~102\ $end
$var wire 1 i% \somaConstante|Add0~105_sumout\ $end
$var wire 1 j% \somaConstante|Add0~106\ $end
$var wire 1 k% \somaConstante|Add0~109_sumout\ $end
$var wire 1 l% \somaConstante|Add0~110\ $end
$var wire 1 m% \somaConstante|Add0~113_sumout\ $end
$var wire 1 n% \PC|DOUT[31]~DUPLICATE_q\ $end
$var wire 1 o% \somaConstante|Add0~114\ $end
$var wire 1 p% \somaConstante|Add0~117_sumout\ $end
$var wire 1 q% \PC|DOUT\ [31] $end
$var wire 1 r% \PC|DOUT\ [30] $end
$var wire 1 s% \PC|DOUT\ [29] $end
$var wire 1 t% \PC|DOUT\ [28] $end
$var wire 1 u% \PC|DOUT\ [27] $end
$var wire 1 v% \PC|DOUT\ [26] $end
$var wire 1 w% \PC|DOUT\ [25] $end
$var wire 1 x% \PC|DOUT\ [24] $end
$var wire 1 y% \PC|DOUT\ [23] $end
$var wire 1 z% \PC|DOUT\ [22] $end
$var wire 1 {% \PC|DOUT\ [21] $end
$var wire 1 |% \PC|DOUT\ [20] $end
$var wire 1 }% \PC|DOUT\ [19] $end
$var wire 1 ~% \PC|DOUT\ [18] $end
$var wire 1 !& \PC|DOUT\ [17] $end
$var wire 1 "& \PC|DOUT\ [16] $end
$var wire 1 #& \PC|DOUT\ [15] $end
$var wire 1 $& \PC|DOUT\ [14] $end
$var wire 1 %& \PC|DOUT\ [13] $end
$var wire 1 && \PC|DOUT\ [12] $end
$var wire 1 '& \PC|DOUT\ [11] $end
$var wire 1 (& \PC|DOUT\ [10] $end
$var wire 1 )& \PC|DOUT\ [9] $end
$var wire 1 *& \PC|DOUT\ [8] $end
$var wire 1 +& \PC|DOUT\ [7] $end
$var wire 1 ,& \PC|DOUT\ [6] $end
$var wire 1 -& \PC|DOUT\ [5] $end
$var wire 1 .& \PC|DOUT\ [4] $end
$var wire 1 /& \PC|DOUT\ [3] $end
$var wire 1 0& \PC|DOUT\ [2] $end
$var wire 1 1& \PC|DOUT\ [1] $end
$var wire 1 2& \PC|DOUT\ [0] $end
$var wire 1 3& \PC|ALT_INV_DOUT[31]~DUPLICATE_q\ $end
$var wire 1 4& \PC|ALT_INV_DOUT[28]~DUPLICATE_q\ $end
$var wire 1 5& \PC|ALT_INV_DOUT[27]~DUPLICATE_q\ $end
$var wire 1 6& \PC|ALT_INV_DOUT[23]~DUPLICATE_q\ $end
$var wire 1 7& \PC|ALT_INV_DOUT[19]~DUPLICATE_q\ $end
$var wire 1 8& \PC|ALT_INV_DOUT[15]~DUPLICATE_q\ $end
$var wire 1 9& \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 :& \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 ;& \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 <& \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 =& \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 >& \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 ?& \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 @& \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 A& \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 B& \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 C& \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 D& \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 E& \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 F& \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 G& \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 H& \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 I& \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 J& \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 K& \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 L& \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 M& \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 N& \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 O& \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 P& \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 Q& \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 R& \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 S& \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 T& \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 U& \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 V& \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 W& \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 X& \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 Y& \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 Z& \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 [& \somaConstante|ALT_INV_Add0~101_sumout\ $end
$var wire 1 \& \somaConstante|ALT_INV_Add0~97_sumout\ $end
$var wire 1 ]& \somaConstante|ALT_INV_Add0~93_sumout\ $end
$var wire 1 ^& \somaConstante|ALT_INV_Add0~89_sumout\ $end
$var wire 1 _& \somaConstante|ALT_INV_Add0~85_sumout\ $end
$var wire 1 `& \somaConstante|ALT_INV_Add0~81_sumout\ $end
$var wire 1 a& \somaConstante|ALT_INV_Add0~77_sumout\ $end
$var wire 1 b& \somaConstante|ALT_INV_Add0~73_sumout\ $end
$var wire 1 c& \somaConstante|ALT_INV_Add0~69_sumout\ $end
$var wire 1 d& \somaConstante|ALT_INV_Add0~65_sumout\ $end
$var wire 1 e& \somaConstante|ALT_INV_Add0~61_sumout\ $end
$var wire 1 f& \somaConstante|ALT_INV_Add0~57_sumout\ $end
$var wire 1 g& \somaConstante|ALT_INV_Add0~53_sumout\ $end
$var wire 1 h& \somaConstante|ALT_INV_Add0~49_sumout\ $end
$var wire 1 i& \somaConstante|ALT_INV_Add0~45_sumout\ $end
$var wire 1 j& \somaConstante|ALT_INV_Add0~41_sumout\ $end
$var wire 1 k& \somaConstante|ALT_INV_Add0~37_sumout\ $end
$var wire 1 l& \somaConstante|ALT_INV_Add0~33_sumout\ $end
$var wire 1 m& \somaConstante|ALT_INV_Add0~29_sumout\ $end
$var wire 1 n& \somaConstante|ALT_INV_Add0~25_sumout\ $end
$var wire 1 o& \somaConstante|ALT_INV_Add0~13_sumout\ $end
$var wire 1 p& \somaConstante|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
13!
0D"
1E"
xF"
1G"
1H"
1I"
1J"
1K"
1L"
1M"
1o$
xp$
1q$
1r$
0s$
0t$
0u$
0v$
0w$
0x$
1y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
1$%
1%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
0=&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
0p&
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
1u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
zD$
zE$
zF$
zG$
zH$
zI$
zJ$
zK$
zL$
zM$
zN$
zO$
zP$
zQ$
zR$
zS$
zT$
zU$
zV$
zW$
zX$
zY$
zZ$
z[$
z\$
z]$
z^$
z_$
z`$
za$
zb$
zc$
1d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
x1&
x2&
1>&
1?&
x@&
xA&
1B&
1C&
1D&
xE&
1F&
1G&
1H&
xI&
1J&
1K&
1L&
xM&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
z"
z#
z$
z%
z&
z'
z(
z)
z*
z+
z,
z-
z.
z/
z0
z1
z2
z3
z4
z5
z6
z7
z8
z9
z:
z;
z<
z=
z>
z?
z@
zA
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
$end
#20000
0!
0M"
0q$
0r$
#40000
1!
1M"
1q$
1r$
1-&
0W&
1x$
0$%
1=&
0o&
1k"
1&%
1n!
0/#
0u"
0d$
0P!
08!
0t!
#60000
0!
0M"
0q$
0r$
#80000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#100000
0!
0M"
0q$
0r$
#120000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
1v$
1&%
0q!
1p!
0v$
#140000
0!
0M"
0q$
0r$
#160000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
1v$
#180000
0!
0M"
0q$
0r$
#200000
1!
1M"
1q$
1r$
0/&
1.&
0"%
1#%
00&
1Z&
0;&
1<&
0X&
1Y&
1t$
0u$
0v$
1w$
1%%
0s$
0p&
0n"
1l"
0m"
0t$
0x$
1z$
1v$
0w$
1&%
1o&
0q!
0p!
1o!
1x$
0z$
1{$
0y$
0o&
0{$
1y$
#220000
0!
0M"
0q$
0r$
#240000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#260000
0!
0M"
0q$
0r$
#280000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
0v$
1w$
1&%
0q!
1p!
0x$
1z$
1v$
0w$
1o&
1x$
0z$
1{$
0y$
0o&
0{$
1y$
#300000
0!
0M"
0q$
0r$
#320000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
0v$
1w$
0x$
1z$
1o&
1{$
0y$
#340000
0!
0M"
0q$
0r$
#360000
1!
1M"
1q$
1r$
1,&
0/&
0.&
0-&
1|$
0"%
0#%
00&
1Z&
1;&
1<&
0:&
1W&
1X&
1Y&
0V&
0{$
1}$
1t$
0u$
1v$
0w$
1x$
0z$
1%%
0s$
0p&
0o&
0n"
0l"
0m"
1j"
0k"
0t$
1{$
0}$
0x$
0v$
1~$
1y$
1&%
1o&
0q!
0p!
0o!
0n!
1m!
0~$
0y$
#380000
0!
0M"
0q$
0r$
#400000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#420000
0!
0M"
0q$
0r$
#440000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
1v$
1&%
0q!
1p!
0v$
#460000
0!
0M"
0q$
0r$
#480000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
1v$
#500000
0!
0M"
0q$
0r$
#520000
1!
1M"
1q$
1r$
0/&
1.&
0"%
1#%
00&
1Z&
0;&
1<&
0X&
1Y&
1t$
0u$
0v$
1w$
1%%
0s$
0p&
0n"
1l"
0m"
0t$
1x$
1v$
0w$
1&%
0o&
0q!
0p!
1o!
0x$
1y$
1o&
0y$
#540000
0!
0M"
0q$
0r$
#560000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#580000
0!
0M"
0q$
0r$
#600000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
0v$
1w$
1&%
0q!
1p!
1x$
1v$
0w$
0o&
0x$
1y$
1o&
0y$
#620000
0!
0M"
0q$
0r$
#640000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
0v$
1w$
1x$
0o&
1y$
#660000
0!
0M"
0q$
0r$
#680000
1!
1M"
1q$
1r$
0/&
0.&
1-&
0"%
0#%
00&
1Z&
1;&
1<&
0W&
1X&
1Y&
1t$
0u$
1v$
0w$
0x$
1z$
1%%
0s$
0p&
1o&
0n"
0l"
0m"
1k"
0t$
0{$
1}$
1x$
0z$
0v$
0y$
1&%
0o&
0q!
0p!
0o!
1n!
1{$
0}$
1~$
1y$
0~$
#700000
0!
0M"
0q$
0r$
#720000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#740000
0!
0M"
0q$
0r$
#760000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
1v$
1&%
0q!
1p!
0v$
#780000
0!
0M"
0q$
0r$
#800000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
1v$
#820000
0!
0M"
0q$
0r$
#840000
1!
1M"
1q$
1r$
0/&
1.&
0"%
1#%
00&
1Z&
0;&
1<&
0X&
1Y&
1t$
0u$
0v$
1w$
1%%
0s$
0p&
0n"
1l"
0m"
0t$
0x$
1z$
1v$
0w$
1&%
1o&
0q!
0p!
1o!
1x$
0z$
0{$
1}$
0y$
0o&
1~$
1{$
0}$
1y$
0~$
#860000
0!
0M"
0q$
0r$
#880000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
1t$
0&%
1q!
#900000
0!
0M"
0q$
0r$
#920000
1!
1M"
1q$
1r$
1/&
1"%
00&
1Z&
0<&
0Y&
0t$
1u$
1%%
0s$
0p&
0n"
1m"
1t$
0u$
0v$
1w$
1&%
0q!
1p!
0x$
1z$
1v$
0w$
1o&
1x$
0z$
0{$
1}$
0y$
0o&
1~$
1{$
0}$
1y$
0~$
#940000
0!
0M"
0q$
0r$
#960000
1!
1M"
1q$
1r$
10&
0Z&
0%%
1s$
1p&
1n"
0t$
1u$
0&%
1q!
0v$
1w$
0x$
1z$
1o&
0{$
1}$
0y$
1~$
#980000
0!
0M"
0q$
0r$
#1000000
