

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5'
================================================================
* Date:           Thu Apr 27 10:40:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      511|  2.555 us|  2.555 us|  511|  511|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_4_VITIS_LOOP_23_5  |      509|      509|        15|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     686|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     219|    -|
|Register         |        -|    -|    1446|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    1446|     937|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_571_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln22_2_fu_619_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln22_3_fu_624_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln22_4_fu_485_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln22_5_fu_490_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln22_6_fu_536_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln22_7_fu_541_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln22_8_fu_584_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln22_9_fu_356_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln22_fu_365_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln23_fu_513_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln25_1_fu_508_p2     |         +|   0|  0|   7|           7|           7|
    |add_ln25_fu_465_p2       |         +|   0|  0|   7|           7|           7|
    |add_ln27_10_fu_344_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln27_11_fu_405_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln27_12_fu_599_p2    |         +|   0|  0|  13|           5|           4|
    |add_ln27_13_fu_605_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln27_14_fu_641_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln27_15_fu_646_p2    |         +|   0|  0|  14|           6|           6|
    |add_ln27_16_fu_423_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln27_17_fu_429_p2    |         +|   0|  0|  14|           7|           6|
    |add_ln27_18_fu_503_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln27_19_fu_562_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln27_1_fu_728_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_2_fu_732_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_3_fu_746_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_4_fu_711_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln27_5_fu_737_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_6_fu_719_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_7_fu_723_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_8_fu_741_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_9_fu_750_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln27_fu_715_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln22_fu_350_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln23_fu_371_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln22_fu_475_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln22_1_fu_440_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln22_2_fu_411_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln22_fu_377_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   6|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 686|         492|         446|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |C_address0                              |  25|          6|    7|         42|
    |C_address1                              |  25|          6|    7|         42|
    |D_address0                              |  13|          3|    7|         21|
    |ap_NS_fsm                               |  25|          6|    1|          6|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_98                                 |   9|          2|    4|          8|
    |indvar_flatten53_fu_102                 |   9|          2|    7|         14|
    |j_fu_94                                 |   9|          2|    4|          8|
    |tmp_address0                            |  25|          6|    7|         42|
    |tmp_address1                            |  25|          6|    7|         42|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 219|         51|   69|        261|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_load_1_reg_1101                 |  32|   0|   32|          0|
    |C_load_2_reg_1106                 |  32|   0|   32|          0|
    |C_load_3_reg_1121                 |  32|   0|   32|          0|
    |C_load_4_reg_1126                 |  32|   0|   32|          0|
    |C_load_5_reg_930                  |  32|   0|   32|          0|
    |C_load_6_reg_935                  |  32|   0|   32|          0|
    |C_load_7_reg_1001                 |  32|   0|   32|          0|
    |C_load_8_reg_1006                 |  32|   0|   32|          0|
    |C_load_9_reg_1066                 |  32|   0|   32|          0|
    |C_load_reg_1061                   |  32|   0|   32|          0|
    |D_addr_reg_925                    |   7|   0|    7|          0|
    |D_load_reg_996                    |  32|   0|   32|          0|
    |add_ln22_1_reg_940                |   6|   0|    7|          1|
    |add_ln22_2_reg_1016               |   6|   0|    7|          1|
    |add_ln22_3_reg_1021               |   6|   0|    7|          1|
    |add_ln22_4_reg_850                |   6|   0|    7|          1|
    |add_ln22_5_reg_855                |   6|   0|    7|          1|
    |add_ln22_6_reg_900                |   6|   0|    7|          1|
    |add_ln22_7_reg_905                |   6|   0|    7|          1|
    |add_ln22_8_reg_965                |   6|   0|    7|          1|
    |add_ln22_reg_790                  |   4|   0|    4|          0|
    |add_ln25_1_reg_875                |   7|   0|    7|          0|
    |add_ln27_12_reg_981               |   5|   0|    5|          0|
    |add_ln27_13_reg_986               |   6|   0|    6|          0|
    |add_ln27_14_reg_1051              |   6|   0|    6|          0|
    |add_ln27_15_reg_1056              |   6|   0|    6|          0|
    |add_ln27_16_reg_830               |   7|   0|    7|          0|
    |add_ln27_17_reg_835               |   7|   0|    7|          0|
    |add_ln27_18_reg_870               |   7|   0|    7|          0|
    |add_ln27_19_reg_920               |   7|   0|    7|          0|
    |add_ln27_2_reg_1201               |  32|   0|   32|          0|
    |add_ln27_4_reg_1161               |  32|   0|   32|          0|
    |add_ln27_7_reg_1196               |  32|   0|   32|          0|
    |add_ln27_8_reg_1206               |  32|   0|   32|          0|
    |add_ln27_9_reg_1211               |  32|   0|   32|          0|
    |add_ln27_reg_1181                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_10_reg_1071                 |  32|   0|   32|          0|
    |empty_11_reg_1111                 |  32|   0|   32|          0|
    |empty_12_reg_1116                 |  32|   0|   32|          0|
    |empty_13_reg_945                  |  32|   0|   32|          0|
    |empty_14_reg_950                  |  32|   0|   32|          0|
    |empty_15_reg_1026                 |  32|   0|   32|          0|
    |empty_16_reg_1031                 |  32|   0|   32|          0|
    |empty_17_reg_1086                 |  32|   0|   32|          0|
    |empty_8_reg_880                   |  32|   0|   32|          0|
    |empty_9_reg_885                   |  32|   0|   32|          0|
    |i_1_reg_781                       |   4|   0|    4|          0|
    |i_fu_98                           |   4|   0|    4|          0|
    |icmp_ln22_reg_786                 |   1|   0|    1|          0|
    |icmp_ln23_reg_795                 |   1|   0|    1|          0|
    |indvar_flatten53_fu_102           |   7|   0|    7|          0|
    |j_fu_94                           |   4|   0|    4|          0|
    |mul_ln25_reg_1131                 |  32|   0|   32|          0|
    |mul_ln27_1_reg_1166               |  32|   0|   32|          0|
    |mul_ln27_2_reg_1171               |  32|   0|   32|          0|
    |mul_ln27_3_reg_1186               |  32|   0|   32|          0|
    |mul_ln27_4_reg_1191               |  32|   0|   32|          0|
    |mul_ln27_5_reg_1136               |  32|   0|   32|          0|
    |mul_ln27_6_reg_1141               |  32|   0|   32|          0|
    |mul_ln27_7_reg_1151               |  32|   0|   32|          0|
    |mul_ln27_8_reg_1156               |  32|   0|   32|          0|
    |mul_ln27_9_reg_1176               |  32|   0|   32|          0|
    |mul_ln27_reg_1146                 |  32|   0|   32|          0|
    |select_ln22_2_reg_809             |   6|   0|    7|          1|
    |select_ln22_reg_800               |   4|   0|    4|          0|
    |zext_ln27_12_reg_823              |   4|   0|    7|          3|
    |zext_ln27_13_reg_970              |   4|   0|    6|          2|
    |D_addr_reg_925                    |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1446|  32| 1403|         14|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_84_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_84_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_84_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_84_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_88_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_88_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_88_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_88_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_92_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_92_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_92_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_92_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_96_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_96_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_96_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_96_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_100_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_100_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_100_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_100_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_104_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_104_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_104_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_104_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_108_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_108_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_108_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_108_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_112_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_112_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_112_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_112_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_116_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_116_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_116_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_116_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_120_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_120_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_120_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_120_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_124_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_124_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_124_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|grp_fu_124_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5|  return value|
|tmp_address0        |  out|    7|   ap_memory|                                                  tmp|         array|
|tmp_ce0             |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_q0              |   in|   32|   ap_memory|                                                  tmp|         array|
|tmp_address1        |  out|    7|   ap_memory|                                                  tmp|         array|
|tmp_ce1             |  out|    1|   ap_memory|                                                  tmp|         array|
|tmp_q1              |   in|   32|   ap_memory|                                                  tmp|         array|
|C_address0          |  out|    7|   ap_memory|                                                    C|         array|
|C_ce0               |  out|    1|   ap_memory|                                                    C|         array|
|C_q0                |   in|   32|   ap_memory|                                                    C|         array|
|C_address1          |  out|    7|   ap_memory|                                                    C|         array|
|C_ce1               |  out|    1|   ap_memory|                                                    C|         array|
|C_q1                |   in|   32|   ap_memory|                                                    C|         array|
|D_address0          |  out|    7|   ap_memory|                                                    D|         array|
|D_ce0               |  out|    1|   ap_memory|                                                    D|         array|
|D_we0               |  out|    1|   ap_memory|                                                    D|         array|
|D_d0                |  out|   32|   ap_memory|                                                    D|         array|
|D_q0                |   in|   32|   ap_memory|                                                    D|         array|
|beta                |   in|   32|     ap_none|                                                 beta|        scalar|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 5, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta"   --->   Operation 24 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten53"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_6"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 30 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 31 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 32 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %tmp_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 33 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%add_ln27_10 = add i7 %tmp_8, i7 %zext_ln27" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 34 'add' 'add_ln27_10' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten53_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 36 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.37ns)   --->   "%add_ln22_9 = add i7 %indvar_flatten53_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 37 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc62, void %for.end64.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 38 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%add_ln22 = add i4 %i_1, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 40 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.08ns)   --->   "%icmp_ln23 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.66ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 42 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln22, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln22, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 45 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.37ns)   --->   "%add_ln27_11 = add i7 %tmp_s, i7 %zext_ln27_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 46 'add' 'add_ln27_11' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.66ns)   --->   "%select_ln22_2 = select i1 %icmp_ln23, i7 %add_ln27_11, i7 %add_ln27_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 47 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_12 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.37ns)   --->   "%add_ln27_16 = add i7 %zext_ln27_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 49 'add' 'add_ln27_16' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.37ns)   --->   "%add_ln27_17 = add i7 %zext_ln27_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 50 'add' 'add_ln27_17' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.02ns)   --->   "%store_ln23 = store i7 %add_ln22_9, i7 %indvar_flatten53" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 51 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i4 %add_ln22, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 52 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln22_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln22_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 54 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i5 %tmp_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 55 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i7 %tmp_2, i7 %zext_ln25" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 56 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %select_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 57 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 58 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.66ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 59 'load' 'empty_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln22 = or i7 %select_ln22_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 60 'or' 'or_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %or_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 61 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 62 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.66ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 63 'load' 'empty_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 64 [1/1] (1.37ns)   --->   "%add_ln22_4 = add i7 %select_ln22_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 64 'add' 'add_ln22_4' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.37ns)   --->   "%add_ln22_5 = add i7 %select_ln22_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 65 'add' 'add_ln22_5' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i7 %add_ln27_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 66 'zext' 'zext_ln27_19' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln27_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 67 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27_20 = zext i7 %add_ln27_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 68 'zext' 'zext_ln27_20' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i32 %C, i64 0, i64 %zext_ln27_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 69 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.37ns)   --->   "%add_ln27_18 = add i7 %zext_ln27_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 70 'add' 'add_ln27_18' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i7 %add_ln25, i7 %zext_ln27_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 71 'add' 'add_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 2.35> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/2] (2.66ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 72 'load' 'C_load_5' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 73 [2/2] (2.66ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 73 'load' 'C_load_6' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 74 [1/1] (1.32ns)   --->   "%add_ln23 = add i4 %select_ln22, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 74 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln23 = store i4 %select_ln22_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 75 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>
ST_2 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 76 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 77 [1/2] (2.66ns)   --->   "%empty_8 = load i7 %tmp_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 77 'load' 'empty_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 78 [1/2] (2.66ns)   --->   "%empty_9 = load i7 %tmp_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 78 'load' 'empty_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i7 %add_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 79 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 80 'getelementptr' 'tmp_addr_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 81 'load' 'empty_13' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i7 %add_ln22_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 82 'zext' 'zext_ln27_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 83 'getelementptr' 'tmp_addr_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.66ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 84 'load' 'empty_14' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 85 [1/1] (1.37ns)   --->   "%add_ln22_6 = add i7 %select_ln22_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 85 'add' 'add_ln22_6' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.37ns)   --->   "%add_ln22_7 = add i7 %select_ln22_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 86 'add' 'add_ln22_7' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln27_21 = zext i7 %add_ln27_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 87 'zext' 'zext_ln27_21' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i32 %C, i64 0, i64 %zext_ln27_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 88 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 89 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln27_22 = zext i7 %tmp_14_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 90 'zext' 'zext_ln27_22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i32 %C, i64 0, i64 %zext_ln27_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 91 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.37ns)   --->   "%add_ln27_19 = add i7 %zext_ln27_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 92 'add' 'add_ln27_19' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %add_ln25_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 93 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i32 %D, i64 0, i64 %zext_ln25_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 94 'getelementptr' 'D_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (2.66ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 95 'load' 'D_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 96 [1/2] (2.66ns)   --->   "%C_load_5 = load i7 %C_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 96 'load' 'C_load_5' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [1/2] (2.66ns)   --->   "%C_load_6 = load i7 %C_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 97 'load' 'C_load_6' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [2/2] (2.66ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 98 'load' 'C_load_7' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 99 [2/2] (2.66ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 99 'load' 'C_load_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 100 [1/1] (1.37ns)   --->   "%add_ln22_1 = add i7 %select_ln22_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 100 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/2] (2.66ns)   --->   "%empty_13 = load i7 %tmp_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 101 'load' 'empty_13' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 102 [1/2] (2.66ns)   --->   "%empty_14 = load i7 %tmp_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 102 'load' 'empty_14' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i7 %add_ln22_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 103 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 104 'getelementptr' 'tmp_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (2.66ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 105 'load' 'empty_15' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln27_10 = zext i7 %add_ln22_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 106 'zext' 'zext_ln27_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 107 'getelementptr' 'tmp_addr_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.66ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 108 'load' 'empty_16' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 109 [1/1] (1.37ns)   --->   "%add_ln22_8 = add i7 %select_ln22_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 109 'add' 'add_ln22_8' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 110 'zext' 'j_1_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 111 'zext' 'zext_ln27_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i4 %select_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 112 'zext' 'zext_ln27_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %j_1_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 113 'getelementptr' 'C_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.33ns)   --->   "%add_ln27_12 = add i5 %zext_ln27_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 114 'add' 'add_ln27_12' <Predicate = (!icmp_ln22)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.35ns)   --->   "%add_ln27_13 = add i6 %zext_ln27_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 115 'add' 'add_ln27_13' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln27_23 = zext i7 %add_ln27_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 116 'zext' 'zext_ln27_23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i32 %C, i64 0, i64 %zext_ln27_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 117 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 118 [1/2] (2.66ns)   --->   "%D_load = load i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 118 'load' 'D_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 119 [2/2] (2.66ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 119 'load' 'C_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 120 [1/2] (2.66ns)   --->   "%C_load_7 = load i7 %C_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 120 'load' 'C_load_7' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 121 [1/2] (2.66ns)   --->   "%C_load_8 = load i7 %C_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 121 'load' 'C_load_8' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 122 [2/2] (2.66ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 122 'load' 'C_load_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %add_ln22_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 123 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 124 'getelementptr' 'tmp_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (2.66ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 125 'load' 'empty_10' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 126 [1/1] (1.37ns)   --->   "%add_ln22_2 = add i7 %select_ln22_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 126 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.37ns)   --->   "%add_ln22_3 = add i7 %select_ln22_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 127 'add' 'add_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/2] (2.66ns)   --->   "%empty_15 = load i7 %tmp_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 128 'load' 'empty_15' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 129 [1/2] (2.66ns)   --->   "%empty_16 = load i7 %tmp_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 129 'load' 'empty_16' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i7 %add_ln22_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 130 'zext' 'zext_ln27_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 131 'getelementptr' 'tmp_addr_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (2.66ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 132 'load' 'empty_17' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i5 %add_ln27_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 133 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln27_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 134 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i6 %add_ln27_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 135 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i32 %C, i64 0, i64 %zext_ln27_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 136 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.35ns)   --->   "%add_ln27_14 = add i6 %zext_ln27_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 137 'add' 'add_ln27_14' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.35ns)   --->   "%add_ln27_15 = add i6 %zext_ln27_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 138 'add' 'add_ln27_15' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [5/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 139 'mul' 'mul_ln25' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (2.66ns)   --->   "%C_load = load i7 %C_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 140 'load' 'C_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 141 [2/2] (2.66ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 141 'load' 'C_load_1' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 142 [2/2] (2.66ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 142 'load' 'C_load_2' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 143 [5/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 143 'mul' 'mul_ln27_5' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [5/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 144 'mul' 'mul_ln27_6' <Predicate = (!icmp_ln22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/2] (2.66ns)   --->   "%C_load_9 = load i7 %C_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 145 'load' 'C_load_9' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 146 [1/2] (2.66ns)   --->   "%empty_10 = load i7 %tmp_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 146 'load' 'empty_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i7 %add_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 147 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 148 'getelementptr' 'tmp_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.66ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 149 'load' 'empty_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %add_ln22_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 150 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %zext_ln27_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 151 'getelementptr' 'tmp_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (2.66ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 152 'load' 'empty_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 153 [1/2] (2.66ns)   --->   "%empty_17 = load i7 %tmp_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 153 'load' 'empty_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i6 %add_ln27_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 154 'zext' 'zext_ln27_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i32 %C, i64 0, i64 %zext_ln27_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 155 'getelementptr' 'C_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln27_18 = zext i6 %add_ln27_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 156 'zext' 'zext_ln27_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i32 %C, i64 0, i64 %zext_ln27_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 157 'getelementptr' 'C_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [4/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 158 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [5/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 159 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (2.66ns)   --->   "%C_load_1 = load i7 %C_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 160 'load' 'C_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 161 [1/2] (2.66ns)   --->   "%C_load_2 = load i7 %C_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 161 'load' 'C_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 162 [2/2] (2.66ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 162 'load' 'C_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 163 [2/2] (2.66ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 163 'load' 'C_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 164 [4/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 164 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [4/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 165 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [5/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 166 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [5/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 167 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 168 [1/2] (2.66ns)   --->   "%empty_11 = load i7 %tmp_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 168 'load' 'empty_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 169 [1/2] (2.66ns)   --->   "%empty_12 = load i7 %tmp_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22]   --->   Operation 169 'load' 'empty_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 170 [3/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 170 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [4/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 171 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [5/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 172 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [5/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 173 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/2] (2.66ns)   --->   "%C_load_3 = load i7 %C_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 174 'load' 'C_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 175 [1/2] (2.66ns)   --->   "%C_load_4 = load i7 %C_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 175 'load' 'C_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 176 [3/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 176 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [3/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 177 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [4/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 178 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [4/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 179 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [5/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 180 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 181 [2/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 181 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [3/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 182 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [4/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 183 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [4/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 184 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [5/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 185 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [5/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 186 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 187 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [2/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 188 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [3/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 189 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [3/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 190 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [4/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 191 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 192 [1/5] (3.34ns)   --->   "%mul_ln25 = mul i32 %D_load, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:25]   --->   Operation 192 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [2/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 193 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [3/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 194 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [3/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 195 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [4/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 196 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [4/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 197 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/5] (3.34ns)   --->   "%mul_ln27_5 = mul i32 %C_load_5, i32 %empty_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 198 'mul' 'mul_ln27_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/5] (3.34ns)   --->   "%mul_ln27_6 = mul i32 %C_load_6, i32 %empty_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 199 'mul' 'mul_ln27_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [2/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 200 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [2/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 201 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [3/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 202 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 203 [1/5] (3.34ns)   --->   "%mul_ln27 = mul i32 %C_load, i32 %empty_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 203 'mul' 'mul_ln27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 204 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [2/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 205 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [3/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 206 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [3/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 207 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/5] (3.34ns)   --->   "%mul_ln27_7 = mul i32 %C_load_7, i32 %empty_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 208 'mul' 'mul_ln27_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/5] (3.34ns)   --->   "%mul_ln27_8 = mul i32 %C_load_8, i32 %empty_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 209 'mul' 'mul_ln27_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [2/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 210 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.78ns)   --->   "%add_ln27_4 = add i32 %mul_ln27_5, i32 %mul_ln27_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 211 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 234 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 212 [1/5] (3.34ns)   --->   "%mul_ln27_1 = mul i32 %C_load_1, i32 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 212 'mul' 'mul_ln27_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/5] (3.34ns)   --->   "%mul_ln27_2 = mul i32 %C_load_2, i32 %empty_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 213 'mul' 'mul_ln27_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [2/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 214 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [2/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 215 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/5] (3.34ns)   --->   "%mul_ln27_9 = mul i32 %C_load_9, i32 %empty_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 216 'mul' 'mul_ln27_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (1.78ns)   --->   "%add_ln27 = add i32 %mul_ln27, i32 %mul_ln25" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 217 'add' 'add_ln27' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 218 [1/5] (3.34ns)   --->   "%mul_ln27_3 = mul i32 %C_load_3, i32 %empty_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 218 'mul' 'mul_ln27_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/5] (3.34ns)   --->   "%mul_ln27_4 = mul i32 %C_load_4, i32 %empty_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 219 'mul' 'mul_ln27_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_6 = add i32 %mul_ln27_8, i32 %mul_ln27_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 220 'add' 'add_ln27_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_7 = add i32 %add_ln27_6, i32 %mul_ln27_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 221 'add' 'add_ln27_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_1 = add i32 %mul_ln27_2, i32 %mul_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 222 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 223 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_2 = add i32 %add_ln27_1, i32 %mul_ln27_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 223 'add' 'add_ln27_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_5 = add i32 %add_ln27_4, i32 %mul_ln27_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 224 'add' 'add_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 225 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_8 = add i32 %add_ln27_7, i32 %add_ln27_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 225 'add' 'add_ln27_8' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27_3 = add i32 %add_ln27_2, i32 %add_ln27" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 226 'add' 'add_ln27_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 227 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln27_9 = add i32 %add_ln27_8, i32 %add_ln27_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 227 'add' 'add_ln27_9' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_4_VITIS_LOOP_23_5_str"   --->   Operation 228 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 229 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 230 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:13]   --->   Operation 231 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (2.66ns)   --->   "%store_ln27 = store i32 %add_ln27_9, i7 %D_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27]   --->   Operation 232 'store' 'store_ln27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_26_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:23]   --->   Operation 233 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000000000000]
i                     (alloca           ) [ 0110000000000000]
indvar_flatten53      (alloca           ) [ 0100000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
beta_read             (read             ) [ 0111111111000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
store_ln0             (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
i_1                   (load             ) [ 0010000000000000]
indvar_flatten53_load (load             ) [ 0000000000000000]
tmp_8                 (bitconcatenate   ) [ 0000000000000000]
tmp_9                 (bitconcatenate   ) [ 0000000000000000]
zext_ln27             (zext             ) [ 0000000000000000]
add_ln27_10           (add              ) [ 0000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000]
icmp_ln22             (icmp             ) [ 0111111111100000]
add_ln22_9            (add              ) [ 0000000000000000]
br_ln22               (br               ) [ 0000000000000000]
j_load                (load             ) [ 0000000000000000]
add_ln22              (add              ) [ 0010000000000000]
icmp_ln23             (icmp             ) [ 0010000000000000]
select_ln22           (select           ) [ 0011100000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000000000]
zext_ln27_1           (zext             ) [ 0000000000000000]
add_ln27_11           (add              ) [ 0000000000000000]
select_ln22_2         (select           ) [ 0011110000000000]
zext_ln27_12          (zext             ) [ 0011000000000000]
add_ln27_16           (add              ) [ 0010000000000000]
add_ln27_17           (add              ) [ 0010000000000000]
store_ln23            (store            ) [ 0000000000000000]
select_ln22_1         (select           ) [ 0000000000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000000000]
zext_ln25             (zext             ) [ 0000000000000000]
add_ln25              (add              ) [ 0000000000000000]
zext_ln27_2           (zext             ) [ 0000000000000000]
tmp_addr              (getelementptr    ) [ 0001000000000000]
or_ln22               (or               ) [ 0000000000000000]
zext_ln27_3           (zext             ) [ 0000000000000000]
tmp_addr_1            (getelementptr    ) [ 0001000000000000]
add_ln22_4            (add              ) [ 0001000000000000]
add_ln22_5            (add              ) [ 0001000000000000]
zext_ln27_19          (zext             ) [ 0000000000000000]
C_addr_5              (getelementptr    ) [ 0001000000000000]
zext_ln27_20          (zext             ) [ 0000000000000000]
C_addr_6              (getelementptr    ) [ 0001000000000000]
add_ln27_18           (add              ) [ 0001000000000000]
add_ln25_1            (add              ) [ 0001000000000000]
add_ln23              (add              ) [ 0000000000000000]
store_ln23            (store            ) [ 0000000000000000]
store_ln23            (store            ) [ 0000000000000000]
empty_8               (load             ) [ 0111111111100000]
empty_9               (load             ) [ 0111111111110000]
zext_ln27_7           (zext             ) [ 0000000000000000]
tmp_addr_5            (getelementptr    ) [ 0000100000000000]
zext_ln27_8           (zext             ) [ 0000000000000000]
tmp_addr_6            (getelementptr    ) [ 0000100000000000]
add_ln22_6            (add              ) [ 0000100000000000]
add_ln22_7            (add              ) [ 0000100000000000]
zext_ln27_21          (zext             ) [ 0000000000000000]
C_addr_7              (getelementptr    ) [ 0000100000000000]
tmp_14_cast           (bitconcatenate   ) [ 0000000000000000]
zext_ln27_22          (zext             ) [ 0000000000000000]
C_addr_8              (getelementptr    ) [ 0000100000000000]
add_ln27_19           (add              ) [ 0000100000000000]
zext_ln25_1           (zext             ) [ 0000000000000000]
D_addr                (getelementptr    ) [ 0111111111111111]
C_load_5              (load             ) [ 0111111111000000]
C_load_6              (load             ) [ 0111111111000000]
add_ln22_1            (add              ) [ 0000010000000000]
empty_13              (load             ) [ 0111111111000000]
empty_14              (load             ) [ 0111111111000000]
zext_ln27_9           (zext             ) [ 0000000000000000]
tmp_addr_7            (getelementptr    ) [ 0000010000000000]
zext_ln27_10          (zext             ) [ 0000000000000000]
tmp_addr_8            (getelementptr    ) [ 0000010000000000]
add_ln22_8            (add              ) [ 0000010000000000]
j_1_cast              (zext             ) [ 0000000000000000]
zext_ln27_13          (zext             ) [ 0000010000000000]
zext_ln27_14          (zext             ) [ 0000000000000000]
C_addr                (getelementptr    ) [ 0000010000000000]
add_ln27_12           (add              ) [ 0000010000000000]
add_ln27_13           (add              ) [ 0000010000000000]
zext_ln27_23          (zext             ) [ 0000000000000000]
C_addr_9              (getelementptr    ) [ 0000010000000000]
D_load                (load             ) [ 0111111111000000]
C_load_7              (load             ) [ 0111111111100000]
C_load_8              (load             ) [ 0111111111100000]
zext_ln27_4           (zext             ) [ 0000000000000000]
tmp_addr_2            (getelementptr    ) [ 0100001000000000]
add_ln22_2            (add              ) [ 0100001000000000]
add_ln22_3            (add              ) [ 0100001000000000]
empty_15              (load             ) [ 0111111111100000]
empty_16              (load             ) [ 0111111111100000]
zext_ln27_11          (zext             ) [ 0000000000000000]
tmp_addr_9            (getelementptr    ) [ 0100001000000000]
zext_ln27_15          (zext             ) [ 0000000000000000]
C_addr_1              (getelementptr    ) [ 0100001000000000]
zext_ln27_16          (zext             ) [ 0000000000000000]
C_addr_2              (getelementptr    ) [ 0100001000000000]
add_ln27_14           (add              ) [ 0100001000000000]
add_ln27_15           (add              ) [ 0100001000000000]
C_load                (load             ) [ 0111111111100000]
C_load_9              (load             ) [ 0111111111110000]
empty_10              (load             ) [ 0111110111110000]
zext_ln27_5           (zext             ) [ 0000000000000000]
tmp_addr_3            (getelementptr    ) [ 0010000100000000]
zext_ln27_6           (zext             ) [ 0000000000000000]
tmp_addr_4            (getelementptr    ) [ 0010000100000000]
empty_17              (load             ) [ 0111110111110000]
zext_ln27_17          (zext             ) [ 0000000000000000]
C_addr_3              (getelementptr    ) [ 0010000100000000]
zext_ln27_18          (zext             ) [ 0000000000000000]
C_addr_4              (getelementptr    ) [ 0010000100000000]
C_load_1              (load             ) [ 0111110111110000]
C_load_2              (load             ) [ 0111110111110000]
empty_11              (load             ) [ 0111110011111000]
empty_12              (load             ) [ 0111110011111000]
C_load_3              (load             ) [ 0111110011111000]
C_load_4              (load             ) [ 0111110011111000]
mul_ln25              (mul              ) [ 0100010000110000]
mul_ln27_5            (mul              ) [ 0000010000100000]
mul_ln27_6            (mul              ) [ 0000010000100000]
mul_ln27              (mul              ) [ 0100000000010000]
mul_ln27_7            (mul              ) [ 0110000000011000]
mul_ln27_8            (mul              ) [ 0110000000011000]
add_ln27_4            (add              ) [ 0111000000011100]
mul_ln27_1            (mul              ) [ 0011000000001100]
mul_ln27_2            (mul              ) [ 0011000000001100]
mul_ln27_9            (mul              ) [ 0010000000001000]
add_ln27              (add              ) [ 0011100000001110]
mul_ln27_3            (mul              ) [ 0001000000000100]
mul_ln27_4            (mul              ) [ 0001000000000100]
add_ln27_6            (add              ) [ 0000000000000000]
add_ln27_7            (add              ) [ 0001000000000100]
add_ln27_1            (add              ) [ 0000000000000000]
add_ln27_2            (add              ) [ 0000100000000010]
add_ln27_5            (add              ) [ 0000000000000000]
add_ln27_8            (add              ) [ 0000100000000010]
add_ln27_3            (add              ) [ 0000000000000000]
add_ln27_9            (add              ) [ 0000010000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000]
specloopname_ln13     (specloopname     ) [ 0000000000000000]
store_ln27            (store            ) [ 0000000000000000]
br_ln23               (br               ) [ 0000000000000000]
ret_ln0               (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="beta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_22_4_VITIS_LOOP_23_5_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten53_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="beta_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="1"/>
<pin id="127" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_8/2 empty_9/2 empty_13/3 empty_14/3 empty_15/4 empty_16/4 empty_10/5 empty_17/5 empty_11/6 empty_12/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="C_addr_5_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_5/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="C_addr_6_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_6/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
<pin id="159" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load_5/2 C_load_6/2 C_load_7/3 C_load_8/3 C_load/4 C_load_9/4 C_load_1/5 C_load_2/5 C_load_3/6 C_load_4/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_addr_5_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_5/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_addr_6_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_6/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="C_addr_7_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_7/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="C_addr_8_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_8/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="D_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_addr/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="D_load/3 store_ln27/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_addr_7_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_7/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_addr_8_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_8/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="C_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="C_addr_9_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_9/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_2/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_addr_9_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_9/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="C_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="C_addr_2_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_addr_3_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_3/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_addr_4_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_4/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="C_addr_3_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_3/6 "/>
</bind>
</comp>

<comp id="294" class="1004" name="C_addr_4_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_4/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_1_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="indvar_flatten53_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_8_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_9_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln27_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln27_10_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_10/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln22_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln22_9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_9/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln22_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln22_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln27_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln27_11_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_11/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln22_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln27_12_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_12/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln27_16_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_16/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln27_17_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_17/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln23_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln22_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="4" slack="1"/>
<pin id="443" dir="0" index="2" bw="4" slack="1"/>
<pin id="444" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln25_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln25_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln27_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln22_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="1"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln27_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln22_4_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="1"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_4/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln22_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="1"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_5/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln27_19_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_19/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln27_20_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_20/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln27_18_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="1"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_18/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln25_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="7" slack="0"/>
<pin id="510" dir="0" index="1" bw="4" slack="1"/>
<pin id="511" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln23_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln23_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="1"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln23_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="1"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln27_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="1"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln27_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_8/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln22_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="2"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_6/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln22_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="2"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_7/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln27_21_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_21/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_14_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="2"/>
<pin id="554" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln27_22_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_22/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln27_19_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="2"/>
<pin id="564" dir="0" index="1" bw="7" slack="0"/>
<pin id="565" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_19/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln25_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln22_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="3"/>
<pin id="573" dir="0" index="1" bw="3" slack="0"/>
<pin id="574" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln27_9_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_9/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln27_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_10/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln22_8_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="3"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_8/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="j_1_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="3"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln27_13_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="3"/>
<pin id="595" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_13/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln27_14_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="3"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_14/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln27_12_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="0"/>
<pin id="602" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_12/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln27_13_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="0" index="1" bw="6" slack="0"/>
<pin id="608" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_13/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln27_23_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_23/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln27_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln22_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="4"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln22_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="4"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln27_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_11/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln27_15_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="1"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_15/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln27_16_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_16/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln27_14_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="1"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_14/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln27_15_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="1"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_15/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="grp_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="0" index="1" bw="32" slack="4"/>
<pin id="654" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="grp_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="2"/>
<pin id="657" dir="0" index="1" bw="32" slack="1"/>
<pin id="658" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_5/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="grp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="2"/>
<pin id="661" dir="0" index="1" bw="32" slack="1"/>
<pin id="662" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_6/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln27_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="1"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln27_6_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="7" slack="1"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln27_17_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="1"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_17/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln27_18_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_18/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="0" index="1" bw="32" slack="3"/>
<pin id="682" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2"/>
<pin id="685" dir="0" index="1" bw="32" slack="1"/>
<pin id="686" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_7/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="grp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_8/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="grp_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="0" index="1" bw="32" slack="4"/>
<pin id="694" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_1/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="0" index="1" bw="32" slack="1"/>
<pin id="698" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_2/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="2"/>
<pin id="701" dir="0" index="1" bw="32" slack="1"/>
<pin id="702" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_9/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="0" index="1" bw="32" slack="1"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_3/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="grp_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="0" index="1" bw="32" slack="1"/>
<pin id="710" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_4/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln27_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln27_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="0" index="1" bw="32" slack="2"/>
<pin id="718" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln27_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2"/>
<pin id="721" dir="0" index="1" bw="32" slack="1"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_6/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln27_7_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="2"/>
<pin id="726" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_7/12 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln27_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/13 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln27_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="2"/>
<pin id="735" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln27_5_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="3"/>
<pin id="739" dir="0" index="1" bw="32" slack="1"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_5/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln27_8_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_8/13 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln27_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="3"/>
<pin id="749" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln27_9_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_9/14 "/>
</bind>
</comp>

<comp id="755" class="1005" name="j_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="0"/>
<pin id="757" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="762" class="1005" name="i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="0"/>
<pin id="764" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="769" class="1005" name="indvar_flatten53_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="7" slack="0"/>
<pin id="771" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="776" class="1005" name="beta_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="4"/>
<pin id="778" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="i_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln22_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln22_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="4" slack="1"/>
<pin id="792" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln23_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln22_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="1"/>
<pin id="802" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="809" class="1005" name="select_ln22_2_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="1"/>
<pin id="811" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="zext_ln27_12_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="1"/>
<pin id="825" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_12 "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln27_16_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="7" slack="1"/>
<pin id="832" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_16 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln27_17_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="1"/>
<pin id="837" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_17 "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="1"/>
<pin id="842" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_addr_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="1"/>
<pin id="847" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_1 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln22_4_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="1"/>
<pin id="852" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_4 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln22_5_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="1"/>
<pin id="857" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="C_addr_5_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="1"/>
<pin id="862" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_5 "/>
</bind>
</comp>

<comp id="865" class="1005" name="C_addr_6_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="7" slack="1"/>
<pin id="867" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_6 "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln27_18_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="7" slack="1"/>
<pin id="872" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_18 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln25_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="7" slack="1"/>
<pin id="877" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="880" class="1005" name="empty_8_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="3"/>
<pin id="882" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="885" class="1005" name="empty_9_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="4"/>
<pin id="887" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_addr_5_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="1"/>
<pin id="892" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_5 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_addr_6_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="7" slack="1"/>
<pin id="897" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_6 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln22_6_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="7" slack="1"/>
<pin id="902" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_6 "/>
</bind>
</comp>

<comp id="905" class="1005" name="add_ln22_7_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="7" slack="1"/>
<pin id="907" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_7 "/>
</bind>
</comp>

<comp id="910" class="1005" name="C_addr_7_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="1"/>
<pin id="912" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_7 "/>
</bind>
</comp>

<comp id="915" class="1005" name="C_addr_8_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="1"/>
<pin id="917" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_8 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln27_19_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="7" slack="1"/>
<pin id="922" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_19 "/>
</bind>
</comp>

<comp id="925" class="1005" name="D_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="7" slack="1"/>
<pin id="927" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="D_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="C_load_5_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="2"/>
<pin id="932" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_5 "/>
</bind>
</comp>

<comp id="935" class="1005" name="C_load_6_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="2"/>
<pin id="937" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_6 "/>
</bind>
</comp>

<comp id="940" class="1005" name="add_ln22_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="7" slack="1"/>
<pin id="942" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="empty_13_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_13 "/>
</bind>
</comp>

<comp id="950" class="1005" name="empty_14_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_addr_7_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="1"/>
<pin id="957" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_7 "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_addr_8_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="7" slack="1"/>
<pin id="962" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_8 "/>
</bind>
</comp>

<comp id="965" class="1005" name="add_ln22_8_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="7" slack="1"/>
<pin id="967" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_8 "/>
</bind>
</comp>

<comp id="970" class="1005" name="zext_ln27_13_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="1"/>
<pin id="972" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_13 "/>
</bind>
</comp>

<comp id="976" class="1005" name="C_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="1"/>
<pin id="978" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln27_12_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="1"/>
<pin id="983" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_12 "/>
</bind>
</comp>

<comp id="986" class="1005" name="add_ln27_13_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="1"/>
<pin id="988" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_13 "/>
</bind>
</comp>

<comp id="991" class="1005" name="C_addr_9_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="7" slack="1"/>
<pin id="993" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_9 "/>
</bind>
</comp>

<comp id="996" class="1005" name="D_load_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_load "/>
</bind>
</comp>

<comp id="1001" class="1005" name="C_load_7_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="2"/>
<pin id="1003" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_7 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="C_load_8_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="2"/>
<pin id="1008" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_8 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="tmp_addr_2_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="add_ln22_2_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="1"/>
<pin id="1018" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln22_3_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="1"/>
<pin id="1023" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_3 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="empty_15_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="empty_16_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_addr_9_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="1"/>
<pin id="1038" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_9 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="C_addr_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="7" slack="1"/>
<pin id="1043" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="C_addr_2_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="7" slack="1"/>
<pin id="1048" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_2 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="add_ln27_14_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="6" slack="1"/>
<pin id="1053" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_14 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="add_ln27_15_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="6" slack="1"/>
<pin id="1058" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_15 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="C_load_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="1066" class="1005" name="C_load_9_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="2"/>
<pin id="1068" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_load_9 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="empty_10_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_addr_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="7" slack="1"/>
<pin id="1078" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_addr_4_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="1"/>
<pin id="1083" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_4 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="empty_17_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="C_addr_3_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="7" slack="1"/>
<pin id="1093" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_3 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="C_addr_4_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="7" slack="1"/>
<pin id="1098" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_4 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="C_load_1_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="C_load_2_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_2 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="empty_11_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="empty_12_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="C_load_3_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="1"/>
<pin id="1123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_3 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="C_load_4_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load_4 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="mul_ln25_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="2"/>
<pin id="1133" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="mul_ln27_5_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="1"/>
<pin id="1138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_5 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mul_ln27_6_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_6 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="mul_ln27_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="mul_ln27_7_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="32" slack="2"/>
<pin id="1153" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_7 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="mul_ln27_8_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="2"/>
<pin id="1158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_8 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln27_4_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="3"/>
<pin id="1163" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="mul_ln27_1_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="2"/>
<pin id="1168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_1 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="mul_ln27_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="2"/>
<pin id="1173" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln27_2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="mul_ln27_9_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="1"/>
<pin id="1178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_9 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="add_ln27_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="3"/>
<pin id="1183" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="mul_ln27_3_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_3 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="mul_ln27_4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="add_ln27_7_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_7 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="add_ln27_2_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="add_ln27_8_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_8 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln27_9_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="1"/>
<pin id="1213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="137" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="178" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="206"><net_src comp="185" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="223" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="255" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="271" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="292"><net_src comp="2" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="2" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="287" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="302"><net_src comp="294" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="318" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="318" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="324" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="321" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="321" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="369"><net_src comp="318" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="362" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="365" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="28" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="30" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="365" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="32" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="385" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="371" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="344" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="377" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="419" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="356" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="440" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="32" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="445" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="471" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="54" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="502"><net_src comp="499" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="465" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="42" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="440" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="513" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="540"><net_src comp="58" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="555"><net_src comp="62" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="64" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="550" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="566"><net_src comp="66" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="576" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="589" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="603"><net_src comp="596" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="72" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="593" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="74" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="618"><net_src comp="615" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="78" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="640"><net_src comp="637" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="645"><net_src comp="80" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="82" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="736"><net_src comp="728" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="94" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="765"><net_src comp="98" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="772"><net_src comp="102" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="779"><net_src comp="106" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="784"><net_src comp="318" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="789"><net_src comp="350" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="365" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="798"><net_src comp="371" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="803"><net_src comp="377" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="812"><net_src comp="411" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="819"><net_src comp="809" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="820"><net_src comp="809" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="821"><net_src comp="809" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="822"><net_src comp="809" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="826"><net_src comp="419" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="833"><net_src comp="423" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="838"><net_src comp="429" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="843"><net_src comp="112" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="848"><net_src comp="129" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="853"><net_src comp="485" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="858"><net_src comp="490" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="863"><net_src comp="137" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="868"><net_src comp="144" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="873"><net_src comp="503" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="878"><net_src comp="508" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="883"><net_src comp="119" pin="7"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="888"><net_src comp="119" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="893"><net_src comp="162" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="898"><net_src comp="170" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="903"><net_src comp="536" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="908"><net_src comp="541" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="913"><net_src comp="178" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="918"><net_src comp="185" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="923"><net_src comp="562" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="928"><net_src comp="192" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="933"><net_src comp="151" pin="7"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="938"><net_src comp="151" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="943"><net_src comp="571" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="948"><net_src comp="119" pin="7"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="953"><net_src comp="119" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="958"><net_src comp="207" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="963"><net_src comp="215" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="968"><net_src comp="584" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="973"><net_src comp="593" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="979"><net_src comp="223" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="984"><net_src comp="599" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="989"><net_src comp="605" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="994"><net_src comp="230" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="999"><net_src comp="199" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1004"><net_src comp="151" pin="7"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1009"><net_src comp="151" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1014"><net_src comp="239" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="1019"><net_src comp="619" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1024"><net_src comp="624" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1029"><net_src comp="119" pin="7"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1034"><net_src comp="119" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1039"><net_src comp="247" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1044"><net_src comp="255" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1049"><net_src comp="262" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1054"><net_src comp="641" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1059"><net_src comp="646" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1064"><net_src comp="151" pin="7"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1069"><net_src comp="151" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1074"><net_src comp="119" pin="7"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1079"><net_src comp="271" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="1084"><net_src comp="279" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1089"><net_src comp="119" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1094"><net_src comp="287" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="1099"><net_src comp="294" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="1104"><net_src comp="151" pin="7"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1109"><net_src comp="151" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1114"><net_src comp="119" pin="7"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1119"><net_src comp="119" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="1124"><net_src comp="151" pin="7"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1129"><net_src comp="151" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1134"><net_src comp="651" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1139"><net_src comp="655" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1144"><net_src comp="659" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1149"><net_src comp="679" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1154"><net_src comp="683" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1159"><net_src comp="687" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1164"><net_src comp="711" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1169"><net_src comp="691" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1174"><net_src comp="695" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1179"><net_src comp="699" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1184"><net_src comp="715" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1189"><net_src comp="703" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1194"><net_src comp="707" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1199"><net_src comp="723" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1204"><net_src comp="732" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1209"><net_src comp="741" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1214"><net_src comp="750" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="199" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {}
	Port: C | {}
	Port: D | {15 }
 - Input state : 
	Port: kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5 : tmp | {2 3 4 5 6 7 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5 : C | {2 3 4 5 6 7 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5 : D | {3 4 }
	Port: kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5 : beta | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten53_load : 1
		tmp_8 : 2
		tmp_9 : 2
		zext_ln27 : 3
		add_ln27_10 : 4
		icmp_ln22 : 2
		add_ln22_9 : 2
		br_ln22 : 3
		j_load : 1
		add_ln22 : 2
		icmp_ln23 : 2
		select_ln22 : 3
		tmp_s : 3
		tmp_1 : 3
		zext_ln27_1 : 4
		add_ln27_11 : 5
		select_ln22_2 : 6
		zext_ln27_12 : 4
		add_ln27_16 : 5
		add_ln27_17 : 5
		store_ln23 : 3
	State 2
		tmp_2 : 1
		tmp_3 : 1
		zext_ln25 : 2
		add_ln25 : 3
		tmp_addr : 1
		empty_8 : 2
		tmp_addr_1 : 1
		empty_9 : 2
		C_addr_5 : 1
		C_addr_6 : 1
		add_ln25_1 : 4
		C_load_5 : 2
		C_load_6 : 2
		store_ln23 : 1
		store_ln23 : 1
	State 3
		tmp_addr_5 : 1
		empty_13 : 2
		tmp_addr_6 : 1
		empty_14 : 2
		C_addr_7 : 1
		zext_ln27_22 : 1
		C_addr_8 : 2
		D_addr : 1
		D_load : 2
		C_load_7 : 2
		C_load_8 : 3
	State 4
		tmp_addr_7 : 1
		empty_15 : 2
		tmp_addr_8 : 1
		empty_16 : 2
		C_addr : 1
		add_ln27_12 : 1
		add_ln27_13 : 1
		C_addr_9 : 1
		C_load : 2
		C_load_9 : 2
	State 5
		tmp_addr_2 : 1
		empty_10 : 2
		tmp_addr_9 : 1
		empty_17 : 2
		C_addr_1 : 1
		C_addr_2 : 1
		C_load_1 : 2
		C_load_2 : 2
	State 6
		tmp_addr_3 : 1
		empty_11 : 2
		tmp_addr_4 : 1
		empty_12 : 2
		C_addr_3 : 1
		C_addr_4 : 1
		C_load_3 : 2
		C_load_4 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln27_7 : 1
	State 13
		add_ln27_2 : 1
		add_ln27_8 : 1
	State 14
		add_ln27_9 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_651      |    3    |   215   |    1    |
|          |       grp_fu_655      |    3    |   215   |    1    |
|          |       grp_fu_659      |    3    |   215   |    1    |
|          |       grp_fu_679      |    3    |   215   |    1    |
|          |       grp_fu_683      |    3    |   215   |    1    |
|    mul   |       grp_fu_687      |    3    |   215   |    1    |
|          |       grp_fu_691      |    3    |   215   |    1    |
|          |       grp_fu_695      |    3    |   215   |    1    |
|          |       grp_fu_699      |    3    |   215   |    1    |
|          |       grp_fu_703      |    3    |   215   |    1    |
|          |       grp_fu_707      |    3    |   215   |    1    |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln27_10_fu_344  |    0    |    0    |    14   |
|          |   add_ln22_9_fu_356   |    0    |    0    |    14   |
|          |    add_ln22_fu_365    |    0    |    0    |    13   |
|          |   add_ln27_11_fu_405  |    0    |    0    |    14   |
|          |   add_ln27_16_fu_423  |    0    |    0    |    14   |
|          |   add_ln27_17_fu_429  |    0    |    0    |    14   |
|          |    add_ln25_fu_465    |    0    |    0    |    7    |
|          |   add_ln22_4_fu_485   |    0    |    0    |    14   |
|          |   add_ln22_5_fu_490   |    0    |    0    |    14   |
|          |   add_ln27_18_fu_503  |    0    |    0    |    14   |
|          |   add_ln25_1_fu_508   |    0    |    0    |    7    |
|          |    add_ln23_fu_513    |    0    |    0    |    13   |
|          |   add_ln22_6_fu_536   |    0    |    0    |    14   |
|          |   add_ln22_7_fu_541   |    0    |    0    |    14   |
|          |   add_ln27_19_fu_562  |    0    |    0    |    14   |
|          |   add_ln22_1_fu_571   |    0    |    0    |    14   |
|    add   |   add_ln22_8_fu_584   |    0    |    0    |    14   |
|          |   add_ln27_12_fu_599  |    0    |    0    |    13   |
|          |   add_ln27_13_fu_605  |    0    |    0    |    14   |
|          |   add_ln22_2_fu_619   |    0    |    0    |    14   |
|          |   add_ln22_3_fu_624   |    0    |    0    |    14   |
|          |   add_ln27_14_fu_641  |    0    |    0    |    14   |
|          |   add_ln27_15_fu_646  |    0    |    0    |    14   |
|          |   add_ln27_4_fu_711   |    0    |    0    |    39   |
|          |    add_ln27_fu_715    |    0    |    0    |    39   |
|          |   add_ln27_6_fu_719   |    0    |    0    |    32   |
|          |   add_ln27_7_fu_723   |    0    |    0    |    32   |
|          |   add_ln27_1_fu_728   |    0    |    0    |    32   |
|          |   add_ln27_2_fu_732   |    0    |    0    |    32   |
|          |   add_ln27_5_fu_737   |    0    |    0    |    32   |
|          |   add_ln27_8_fu_741   |    0    |    0    |    32   |
|          |   add_ln27_3_fu_746   |    0    |    0    |    32   |
|          |   add_ln27_9_fu_750   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln22_fu_350   |    0    |    0    |    10   |
|          |    icmp_ln23_fu_371   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln22_fu_377  |    0    |    0    |    4    |
|  select  |  select_ln22_2_fu_411 |    0    |    0    |    7    |
|          |  select_ln22_1_fu_440 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|   read   | beta_read_read_fu_106 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_8_fu_324     |    0    |    0    |    0    |
|          |      tmp_9_fu_332     |    0    |    0    |    0    |
|          |      tmp_s_fu_385     |    0    |    0    |    0    |
|bitconcatenate|      tmp_1_fu_393     |    0    |    0    |    0    |
|          |      tmp_2_fu_445     |    0    |    0    |    0    |
|          |      tmp_3_fu_453     |    0    |    0    |    0    |
|          |   tmp_14_cast_fu_550  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln27_fu_340   |    0    |    0    |    0    |
|          |   zext_ln27_1_fu_401  |    0    |    0    |    0    |
|          |  zext_ln27_12_fu_419  |    0    |    0    |    0    |
|          |    zext_ln25_fu_461   |    0    |    0    |    0    |
|          |   zext_ln27_2_fu_471  |    0    |    0    |    0    |
|          |   zext_ln27_3_fu_480  |    0    |    0    |    0    |
|          |  zext_ln27_19_fu_495  |    0    |    0    |    0    |
|          |  zext_ln27_20_fu_499  |    0    |    0    |    0    |
|          |   zext_ln27_7_fu_528  |    0    |    0    |    0    |
|          |   zext_ln27_8_fu_532  |    0    |    0    |    0    |
|          |  zext_ln27_21_fu_546  |    0    |    0    |    0    |
|          |  zext_ln27_22_fu_557  |    0    |    0    |    0    |
|          |   zext_ln25_1_fu_567  |    0    |    0    |    0    |
|   zext   |   zext_ln27_9_fu_576  |    0    |    0    |    0    |
|          |  zext_ln27_10_fu_580  |    0    |    0    |    0    |
|          |    j_1_cast_fu_589    |    0    |    0    |    0    |
|          |  zext_ln27_13_fu_593  |    0    |    0    |    0    |
|          |  zext_ln27_14_fu_596  |    0    |    0    |    0    |
|          |  zext_ln27_23_fu_611  |    0    |    0    |    0    |
|          |   zext_ln27_4_fu_615  |    0    |    0    |    0    |
|          |  zext_ln27_11_fu_629  |    0    |    0    |    0    |
|          |  zext_ln27_15_fu_633  |    0    |    0    |    0    |
|          |  zext_ln27_16_fu_637  |    0    |    0    |    0    |
|          |   zext_ln27_5_fu_663  |    0    |    0    |    0    |
|          |   zext_ln27_6_fu_667  |    0    |    0    |    0    |
|          |  zext_ln27_17_fu_671  |    0    |    0    |    0    |
|          |  zext_ln27_18_fu_675  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln22_fu_475    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    33   |   2365  |   684   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    C_addr_1_reg_1041   |    7   |
|    C_addr_2_reg_1046   |    7   |
|    C_addr_3_reg_1091   |    7   |
|    C_addr_4_reg_1096   |    7   |
|    C_addr_5_reg_860    |    7   |
|    C_addr_6_reg_865    |    7   |
|    C_addr_7_reg_910    |    7   |
|    C_addr_8_reg_915    |    7   |
|    C_addr_9_reg_991    |    7   |
|     C_addr_reg_976     |    7   |
|    C_load_1_reg_1101   |   32   |
|    C_load_2_reg_1106   |   32   |
|    C_load_3_reg_1121   |   32   |
|    C_load_4_reg_1126   |   32   |
|    C_load_5_reg_930    |   32   |
|    C_load_6_reg_935    |   32   |
|    C_load_7_reg_1001   |   32   |
|    C_load_8_reg_1006   |   32   |
|    C_load_9_reg_1066   |   32   |
|     C_load_reg_1061    |   32   |
|     D_addr_reg_925     |    7   |
|     D_load_reg_996     |   32   |
|   add_ln22_1_reg_940   |    7   |
|   add_ln22_2_reg_1016  |    7   |
|   add_ln22_3_reg_1021  |    7   |
|   add_ln22_4_reg_850   |    7   |
|   add_ln22_5_reg_855   |    7   |
|   add_ln22_6_reg_900   |    7   |
|   add_ln22_7_reg_905   |    7   |
|   add_ln22_8_reg_965   |    7   |
|    add_ln22_reg_790    |    4   |
|   add_ln25_1_reg_875   |    7   |
|   add_ln27_12_reg_981  |    5   |
|   add_ln27_13_reg_986  |    6   |
|  add_ln27_14_reg_1051  |    6   |
|  add_ln27_15_reg_1056  |    6   |
|   add_ln27_16_reg_830  |    7   |
|   add_ln27_17_reg_835  |    7   |
|   add_ln27_18_reg_870  |    7   |
|   add_ln27_19_reg_920  |    7   |
|   add_ln27_2_reg_1201  |   32   |
|   add_ln27_4_reg_1161  |   32   |
|   add_ln27_7_reg_1196  |   32   |
|   add_ln27_8_reg_1206  |   32   |
|   add_ln27_9_reg_1211  |   32   |
|    add_ln27_reg_1181   |   32   |
|    beta_read_reg_776   |   32   |
|    empty_10_reg_1071   |   32   |
|    empty_11_reg_1111   |   32   |
|    empty_12_reg_1116   |   32   |
|    empty_13_reg_945    |   32   |
|    empty_14_reg_950    |   32   |
|    empty_15_reg_1026   |   32   |
|    empty_16_reg_1031   |   32   |
|    empty_17_reg_1086   |   32   |
|     empty_8_reg_880    |   32   |
|     empty_9_reg_885    |   32   |
|       i_1_reg_781      |    4   |
|        i_reg_762       |    4   |
|    icmp_ln22_reg_786   |    1   |
|    icmp_ln23_reg_795   |    1   |
|indvar_flatten53_reg_769|    7   |
|        j_reg_755       |    4   |
|    mul_ln25_reg_1131   |   32   |
|   mul_ln27_1_reg_1166  |   32   |
|   mul_ln27_2_reg_1171  |   32   |
|   mul_ln27_3_reg_1186  |   32   |
|   mul_ln27_4_reg_1191  |   32   |
|   mul_ln27_5_reg_1136  |   32   |
|   mul_ln27_6_reg_1141  |   32   |
|   mul_ln27_7_reg_1151  |   32   |
|   mul_ln27_8_reg_1156  |   32   |
|   mul_ln27_9_reg_1176  |   32   |
|    mul_ln27_reg_1146   |   32   |
|  select_ln22_2_reg_809 |    7   |
|   select_ln22_reg_800  |    4   |
|   tmp_addr_1_reg_845   |    7   |
|   tmp_addr_2_reg_1011  |    7   |
|   tmp_addr_3_reg_1076  |    7   |
|   tmp_addr_4_reg_1081  |    7   |
|   tmp_addr_5_reg_890   |    7   |
|   tmp_addr_6_reg_895   |    7   |
|   tmp_addr_7_reg_955   |    7   |
|   tmp_addr_8_reg_960   |    7   |
|   tmp_addr_9_reg_1036  |    7   |
|    tmp_addr_reg_840    |    7   |
|  zext_ln27_12_reg_823  |    7   |
|  zext_ln27_13_reg_970  |    6   |
+------------------------+--------+
|          Total         |  1558  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_119 |  p2  |  10  |   0  |    0   ||    41   |
| grp_access_fu_151 |  p0  |  10  |   7  |   70   ||    41   |
| grp_access_fu_151 |  p2  |  10  |   0  |    0   ||    41   |
| grp_access_fu_199 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  || 5.73243 ||   173   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  2365  |   684  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   173  |
|  Register |    -   |    -   |  1558  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    5   |  3923  |   857  |
+-----------+--------+--------+--------+--------+
