
5. Printing statistics.

=== myproject_mul_16s_13ns_26_2_0 ===

   Number of wires:                  7
   Number of wire bits:             31
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== myproject_mul_16s_13ns_26_2_0_MulnS_2 ===

   Number of wires:                  6
   Number of wire bits:             83
   Number of public wires:           6
   Number of public wire bits:      83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26
     $mul                           26

=== design hierarchy ===

   myproject_mul_16s_13ns_26_2_0      1
     myproject_mul_16s_13ns_26_2_0_MulnS_2      0

   Number of wires:                  7
   Number of wire bits:             31
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

