# VS Code Verilog ìë™ ì •ë¦¬ & ìŠ¤ë‹ˆí« ì„¤ì • ê°€ì´ë“œ

### 1. Verilog ìµìŠ¤í…ì…˜ í™•ì¸
   * Ctrl + Shift + X (Extensions) â†’ "Verilog" ê²€ìƒ‰
   * "Verilog-HDL/SystemVerilog/Bluespec SystemVerilog" (mshr-h) ìµìŠ¤í…ì…˜ì´:

ì„¤ì¹˜ê°€ ë˜ì–´ìˆì–´ì•¼ í•¨.

## ğŸ“¦ í•„ìš”í•œ íŒŒì¼ë“¤
1. `verilog_formatter_cli.py` - Python í¬ë§·í„° ìŠ¤í¬ë¦½íŠ¸
2. `tasks.json` - VS Code ì‘ì—… ì„¤ì •
3. `keybindings.json` - í‚¤ë³´ë“œ ë‹¨ì¶•í‚¤ ì„¤ì •
4. `verilog.json` - Verilog ì½”ë“œ ìŠ¤ë‹ˆí«

---

## ğŸ”§ ì„¤ì¹˜ ë°©ë²•

### 1ë‹¨ê³„: Python ìŠ¤í¬ë¦½íŠ¸ ì„¤ì¹˜

1. `verilog_formatter_cli.py` íŒŒì¼ì„ ë‹¤ìŒ ê²½ë¡œì— ì €ì¥
   ```
   C:\Users\Administrator\verilog_formatter\
   â””â”€â”€ verilog_formatter_cli.py
   ```

### 2ë‹¨ê³„: VS Code Tasks ì„¤ì •

1. **Ctrl + Shift + P** ëˆŒëŸ¬ì„œ ëª…ë ¹ íŒ”ë ˆíŠ¸ ì—´ê¸°
2. "Tasks: Open User Tasks" ì…ë ¥ í›„ ì„ íƒ
   - ë˜ëŠ” ì‘ì—… í´ë”ì— `.vscode` í´ë”ë¥¼ ë§Œë“¤ê³  ê·¸ ì•ˆì— `tasks.json` ìƒì„±
3. `tasks.json` íŒŒì¼ ë‚´ìš©ì„ ë¶™ì—¬ë„£ê¸°

**ì¤‘ìš”:** Python ê²½ë¡œê°€ ë§ëŠ”ì§€ í™•ì¸í•˜ê³ , ìŠ¤í¬ë¦½íŠ¸ ê²½ë¡œëŠ” ì ˆëŒ€ ê²½ë¡œë¡œ ì„¤ì •ë˜ì–´ ìˆìŠµë‹ˆë‹¤:
```json
{
  "version": "2.0.0",
  "tasks": [
    {
      "label": "Format Verilog",
      "type": "shell",
      "command": "python",
      "args": [
        "C:/Users/Administrator/verilog_formatter/verilog_formatter_cli.py",
        "${file}"
      ],
      "presentation": {
        "reveal": "silent",
        "panel": "shared"
      },
      "problemMatcher": []
    }
  ]
}
```

```json
{
    // See https://go.microsoft.com/fwlink/?LinkId=733558
    // for the documentation about the tasks.json format
    "version": "2.0.0",
    "tasks": [
        {
            "label": "build",
            "type": "shell",
            "command": "msbuild",
            "args": [
                // Ask msbuild to generate full paths for file names.
                "/property:GenerateFullPaths=true",
                "/t:build",
                // Do not generate summary otherwise it leads to duplicate errors in Problems panel
                "/consoleloggerparameters:NoSummary"
            ],
            "group": "build",
            "presentation": {
                // Reveal the output only if unrecognized errors occur.
                "reveal": "silent"
            },
            // Use the standard MS compiler pattern to detect errors, warnings and infos
            "problemMatcher": "$msCompile"
        },
        {
            "label": "Format Verilog",
            "type": "shell",
            "command": "python",
            "args": [
                "C:/Users/Administrator/verilog_formatter/verilog_formatter_cli.py",
                "${file}"
            ],
            "presentation": {
                "reveal": "silent",
                "panel": "shared"
            },
            "problemMatcher": []
        }
    ]
}
```

ì´ë ‡ê²Œ ì ˆëŒ€ ê²½ë¡œë¥¼ ì‚¬ìš©í•˜ë©´ ì–´ë–¤ í”„ë¡œì íŠ¸ì—ì„œë„ í¬ë§·í„°ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤!

### 3ë‹¨ê³„: í‚¤ë³´ë“œ ë‹¨ì¶•í‚¤ ì„¤ì •

1. **Ctrl + Shift + P** ëˆŒëŸ¬ì„œ ëª…ë ¹ íŒ”ë ˆíŠ¸ ì—´ê¸°
2. "Preferences: Open Keyboard Shortcuts (JSON)" ì…ë ¥ í›„ ì„ íƒ
3. `keybindings.json` ë‚´ìš©ì„ ê¸°ì¡´ íŒŒì¼ì— **ì¶”ê°€** (ë®ì–´ì“°ì§€ ë§ê³  ì¶”ê°€!)

**ê²°ê³¼:** Verilog íŒŒì¼ì—ì„œ **Altl + Shift + L**ë¥¼ ëˆ„ë¥´ë©´ ìë™ ì •ë¦¬!

```json
// Place your key bindings in this file to override the defaults
[
  {
    "key": "ctrl+shift+f",
    "command": "workbench.action.tasks.runTask",
    "args": "Format Verilog",
    "when": "editorLangId == verilog"
  }
]

```

```json
// Place your key bindings in this file to override the defaults
[
  {
    "key": "ctrl+n",
    "command": "explorer.newFile"
  },
  {
    "key": "alt+shift+l",
    "command": "workbench.action.tasks.runTask",
    "args": "Format Verilog",
    "when": "editorLangId == verilog"
  }
]

```

### 4ë‹¨ê³„: ìƒˆ ìŠ¤ë‹ˆí« íŒŒì¼ ìƒì„± (ì¶”ì²œ)

1. Ctrl + Shift + P ëˆŒëŸ¬ì„œ ëª…ë ¹ íŒ”ë ˆíŠ¸ ì—´ê¸°
1. "Preferences: Configure User Snippets" ì…ë ¥ í›„ ì„ íƒ
1. "New Global Snippets file..." ì„ íƒ
1. íŒŒì¼ ì´ë¦„ì— "verilog" ì…ë ¥
1. ìƒì„±ëœ íŒŒì¼ì— verilog.json ë‚´ìš© ë¶™ì—¬ë„£ê¸°

```json
{
  "8-bit Counter": {
    "prefix": "counter8",
    "body": [
      "module counter_8bit(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iEN,",
      "  output reg [7:0] oCount",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oCount<=8'd0;",
      "    else if (iEN)",
      "      oCount<=oCount + 1'b1;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "8-bit counter with reset and enable"
  },
  "D Flip-Flop": {
    "prefix": "dff",
    "body": [
      "module d_ff(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iD,",
      "  output reg oQ",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oQ<=1'b0;",
      "    else",
      "      oQ<=iD;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "D Flip-Flop with asynchronous reset"
  },
  "Module Template": {
    "prefix": "vmodule",
    "body": [
      "module ${1:module_name}(",
      "  input wire ${2:iCLK},",
      "  input wire ${3:iRSTn},",
      "  $0",
      ");",
      "",
      "  // Your code here",
      "",
      "endmodule"
    ],
    "description": "Basic Verilog module template"
  },
  "Always Block - Combinational": {
    "prefix": "always_comb",
    "body": [
      "always @(*) begin",
      "  $0",
      "end"
    ],
    "description": "Combinational always block"
  },
  "Always Block - Sequential": {
    "prefix": "always_seq",
    "body": [
      "always @(posedge ${1:iCLK} or negedge ${2:iRSTn}) begin",
      "  if (!${2:iRSTn})",
      "    $0",
      "  else",
      "    ",
      "end"
    ],
    "description": "Sequential always block with async reset"
  }
}

```

```json
{
  "8-bit Counter": {
    "prefix": "counter8",
    "body": [
      "module counter_8bit(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iEN,",
      "  output reg [7:0] oCount",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oCount<=8'd0;",
      "    else if (iEN)",
      "      oCount<=oCount + 1'b1;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "8-bit counter with reset and enable"
  },
  "N-bit Counter": {
    "prefix": "countern",
    "body": [
      "module counter_${1:n}bit(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iEN,",
      "  output reg [${1:n}-1:0] oCount",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oCount<={${1:n}}'d0;",
      "    else if (iEN)",
      "      oCount<=oCount + 1'b1;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "N-bit parameterized counter"
  },
  "D Flip-Flop": {
    "prefix": "dff",
    "body": [
      "module d_ff(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iD,",
      "  output reg oQ",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oQ<=1'b0;",
      "    else",
      "      oQ<=iD;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "D Flip-Flop with asynchronous reset"
  },
  "T Flip-Flop": {
    "prefix": "tff",
    "body": [
      "module t_ff(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iT,",
      "  output reg oQ",
      ");",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oQ<=1'b0;",
      "    else if (iT)",
      "      oQ<=~oQ;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "T Flip-Flop with asynchronous reset"
  },
  "Shift Register": {
    "prefix": "shiftreg",
    "body": [
      "module shift_register #(",
      "  parameter WIDTH = 8",
      ")(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iEN,",
      "  input wire iSI,",
      "  output wire oSO,",
      "  output reg [WIDTH-1:0] oData",
      ");",
      "",
      "  assign oSO = oData[WIDTH-1];",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn)",
      "      oData<={WIDTH{1'b0}};",
      "    else if (iEN)",
      "      oData<={oData[WIDTH-2:0], iSI};",
      "  end",
      "",
      "endmodule"
    ],
    "description": "Shift register with serial in/out"
  },
  "FIFO": {
    "prefix": "fifo",
    "body": [
      "module fifo #(",
      "  parameter DATA_WIDTH = 8,",
      "  parameter DEPTH = 16",
      ")(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire iWrEn,",
      "  input wire iRdEn,",
      "  input wire [DATA_WIDTH-1:0] iWrData,",
      "  output reg [DATA_WIDTH-1:0] oRdData,",
      "  output reg oFull,",
      "  output reg oEmpty",
      ");",
      "",
      "  reg [DATA_WIDTH-1:0] memory [0:DEPTH-1];",
      "  reg [$$clog2(DEPTH)-1:0] wr_ptr, rd_ptr;",
      "  reg [$$clog2(DEPTH):0] count;",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn) begin",
      "      wr_ptr<=0;",
      "      rd_ptr<=0;",
      "      count<=0;",
      "      oFull<=0;",
      "      oEmpty<=1;",
      "    end else begin",
      "      // Write logic",
      "      if (iWrEn && !oFull) begin",
      "        memory[wr_ptr]<=iWrData;",
      "        wr_ptr<=wr_ptr + 1;",
      "      end",
      "      // Read logic",
      "      if (iRdEn && !oEmpty) begin",
      "        oRdData<=memory[rd_ptr];",
      "        rd_ptr<=rd_ptr + 1;",
      "      end",
      "      // Update count and flags",
      "      if (iWrEn && !oFull && !(iRdEn && !oEmpty))",
      "        count<=count + 1;",
      "      else if (iRdEn && !oEmpty && !(iWrEn && !oFull))",
      "        count<=count - 1;",
      "      ",
      "      oFull<=(count == DEPTH);",
      "      oEmpty<=(count == 0);",
      "    end",
      "  end",
      "",
      "endmodule"
    ],
    "description": "Synchronous FIFO buffer"
  },
  "FSM Template": {
    "prefix": "fsm",
    "body": [
      "// State definitions",
      "parameter IDLE = 2'd0,",
      "          STATE1 = 2'd1,",
      "          STATE2 = 2'd2,",
      "          STATE3 = 2'd3;",
      "",
      "reg [1:0] state, next_state;",
      "",
      "// State register",
      "always @(posedge ${1:iCLK} or negedge ${2:iRSTn}) begin",
      "  if (!${2:iRSTn})",
      "    state<=IDLE;",
      "  else",
      "    state<=next_state;",
      "end",
      "",
      "// Next state logic",
      "always @(*) begin",
      "  next_state = state;",
      "  case(state)",
      "    IDLE: begin",
      "      if (${3:condition})",
      "        next_state = STATE1;",
      "    end",
      "    STATE1: begin",
      "      next_state = STATE2;",
      "    end",
      "    STATE2: begin",
      "      next_state = STATE3;",
      "    end",
      "    STATE3: begin",
      "      next_state = IDLE;",
      "    end",
      "    default: next_state = IDLE;",
      "  endcase",
      "end",
      "",
      "// Output logic",
      "always @(*) begin",
      "  case(state)",
      "    IDLE: begin",
      "      $0",
      "    end",
      "    STATE1: begin",
      "      ",
      "    end",
      "    STATE2: begin",
      "      ",
      "    end",
      "    STATE3: begin",
      "      ",
      "    end",
      "  endcase",
      "end"
    ],
    "description": "Finite State Machine template"
  },
  "Module Template": {
    "prefix": "vmodule",
    "body": [
      "module ${1:module_name}(",
      "  input wire ${2:iCLK},",
      "  input wire ${3:iRSTn},",
      "  $0",
      ");",
      "",
      "  // Your code here",
      "",
      "endmodule"
    ],
    "description": "Basic Verilog module template"
  },
  "Testbench": {
    "prefix": "testbench",
    "body": [
      "`timescale 1ns / 1ps",
      "",
      "module tb_${1:module_name};",
      "",
      "  // Clock and reset",
      "  reg iCLK;",
      "  reg iRSTn;",
      "",
      "  // Test signals",
      "  $0",
      "",
      "  // Instantiate DUT",
      "  ${1:module_name} dut (",
      "    .iCLK(iCLK),",
      "    .iRSTn(iRSTn)",
      "  );",
      "",
      "  // Clock generation",
      "  initial begin",
      "    iCLK = 0;",
      "    forever #5 iCLK = ~iCLK;  // 100MHz clock",
      "  end",
      "",
      "  // Test sequence",
      "  initial begin",
      "    // Initialize",
      "    iRSTn = 0;",
      "    #100;",
      "    iRSTn = 1;",
      "    #100;",
      "    ",
      "    // Test cases",
      "    ",
      "    ",
      "    #1000;",
      "    $$finish;",
      "  end",
      "",
      "endmodule"
    ],
    "description": "Testbench template"
  },
  "Always Block - Combinational": {
    "prefix": "always_comb",
    "body": [
      "always @(*) begin",
      "  $0",
      "end"
    ],
    "description": "Combinational always block"
  },
  "Always Block - Sequential": {
    "prefix": "always_seq",
    "body": [
      "always @(posedge ${1:iCLK} or negedge ${2:iRSTn}) begin",
      "  if (!${2:iRSTn})",
      "    $0",
      "  else",
      "    ",
      "end"
    ],
    "description": "Sequential always block with async reset"
  },
  "Case Statement": {
    "prefix": "case",
    "body": [
      "case(${1:signal})",
      "  ${2:value1}: begin",
      "    $0",
      "  end",
      "  ${3:value2}: begin",
      "    ",
      "  end",
      "  default: begin",
      "    ",
      "  end",
      "endcase"
    ],
    "description": "Case statement template"
  },
  "For Loop": {
    "prefix": "for",
    "body": [
      "for (${1:i} = 0; ${1:i} < ${2:N}; ${1:i} = ${1:i} + 1) begin",
      "  $0",
      "end"
    ],
    "description": "For loop"
  },
  "Generate For": {
    "prefix": "genfor",
    "body": [
      "generate",
      "  genvar ${1:i};",
      "  for (${1:i} = 0; ${1:i} < ${2:N}; ${1:i} = ${1:i} + 1) begin : ${3:gen_block}",
      "    $0",
      "  end",
      "endgenerate"
    ],
    "description": "Generate for loop"
  },
  "Multiplexer 2-to-1": {
    "prefix": "mux2",
    "body": [
      "assign ${1:out} = ${2:sel} ? ${3:in1} : ${4:in0};"
    ],
    "description": "2-to-1 multiplexer"
  },
  "Multiplexer 4-to-1": {
    "prefix": "mux4",
    "body": [
      "always @(*) begin",
      "  case(${1:sel})",
      "    2'd0: ${2:out} = ${3:in0};",
      "    2'd1: ${2:out} = ${4:in1};",
      "    2'd2: ${2:out} = ${5:in2};",
      "    2'd3: ${2:out} = ${6:in3};",
      "    default: ${2:out} = ${3:in0};",
      "  endcase",
      "end"
    ],
    "description": "4-to-1 multiplexer"
  },
  "Encoder 4-to-2": {
    "prefix": "encoder",
    "body": [
      "always @(*) begin",
      "  case(${1:in})",
      "    4'b0001: ${2:out} = 2'd0;",
      "    4'b0010: ${2:out} = 2'd1;",
      "    4'b0100: ${2:out} = 2'd2;",
      "    4'b1000: ${2:out} = 2'd3;",
      "    default: ${2:out} = 2'd0;",
      "  endcase",
      "end"
    ],
    "description": "4-to-2 priority encoder"
  },
  "Decoder 2-to-4": {
    "prefix": "decoder",
    "body": [
      "always @(*) begin",
      "  ${1:out} = 4'b0000;",
      "  case(${2:in})",
      "    2'd0: ${1:out} = 4'b0001;",
      "    2'd1: ${1:out} = 4'b0010;",
      "    2'd2: ${1:out} = 4'b0100;",
      "    2'd3: ${1:out} = 4'b1000;",
      "  endcase",
      "end"
    ],
    "description": "2-to-4 decoder"
  },
  "Clock Divider": {
    "prefix": "clkdiv",
    "body": [
      "module clock_divider #(",
      "  parameter DIV_RATIO = ${1:100}",
      ")(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  output reg oCLK_DIV",
      ");",
      "",
      "  reg [31:0] counter;",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn) begin",
      "      counter<=0;",
      "      oCLK_DIV<=0;",
      "    end else begin",
      "      if (counter >= DIV_RATIO/2 - 1) begin",
      "        counter<=0;",
      "        oCLK_DIV<=~oCLK_DIV;",
      "      end else begin",
      "        counter<=counter + 1;",
      "      end",
      "    end",
      "  end",
      "",
      "endmodule"
    ],
    "description": "Clock divider module"
  },
  "Edge Detector": {
    "prefix": "edge",
    "body": [
      "reg ${1:signal}_d;",
      "wire ${1:signal}_posedge = ${1:signal} & ~${1:signal}_d;",
      "wire ${1:signal}_negedge = ~${1:signal} & ${1:signal}_d;",
      "",
      "always @(posedge ${2:iCLK} or negedge ${3:iRSTn}) begin",
      "  if (!${3:iRSTn})",
      "    ${1:signal}_d<=1'b0;",
      "  else",
      "    ${1:signal}_d<=${1:signal};",
      "end"
    ],
    "description": "Rising/Falling edge detector"
  },
  "Synchronizer": {
    "prefix": "sync",
    "body": [
      "reg ${1:signal}_sync1, ${1:signal}_sync2;",
      "",
      "always @(posedge ${2:iCLK} or negedge ${3:iRSTn}) begin",
      "  if (!${3:iRSTn}) begin",
      "    ${1:signal}_sync1<=1'b0;",
      "    ${1:signal}_sync2<=1'b0;",
      "  end else begin",
      "    ${1:signal}_sync1<=${1:signal};",
      "    ${1:signal}_sync2<=${1:signal}_sync1;",
      "  end",
      "end"
    ],
    "description": "Two-stage synchronizer"
  },
  "PWM Generator": {
    "prefix": "pwm",
    "body": [
      "module pwm_generator #(",
      "  parameter WIDTH = 8",
      ")(",
      "  input wire iCLK,",
      "  input wire iRSTn,",
      "  input wire [WIDTH-1:0] iDuty,",
      "  output reg oPWM",
      ");",
      "",
      "  reg [WIDTH-1:0] counter;",
      "",
      "  always @(posedge iCLK or negedge iRSTn) begin",
      "    if (!iRSTn) begin",
      "      counter<=0;",
      "      oPWM<=0;",
      "    end else begin",
      "      counter<=counter + 1;",
      "      oPWM<=(counter < iDuty);",
      "    end",
      "  end",
      "",
      "endmodule"
    ],
    "description": "PWM signal generator"
  }
}
```


### 5ë‹¨ê³„: ì½”ë“œ ìŠ¤ë‹ˆí« ì„¤ì •

1. **Ctrl + Shift + P** ëˆŒëŸ¬ì„œ ëª…ë ¹ íŒ”ë ˆíŠ¸ ì—´ê¸°
2. "Preferences: Configure User Snippets" ì…ë ¥ í›„ ì„ íƒ
3. "verilog" ë˜ëŠ” "verilog (Verilog)" ì„ íƒ
   - ë§Œì•½ ì—†ë‹¤ë©´ "New Global Snippets file..." ì„ íƒí•˜ê³  "verilog" ì…ë ¥
4. `verilog.json` íŒŒì¼ ë‚´ìš©ì„ ë¶™ì—¬ë„£ê¸°


3. VS Codeì—ì„œ í…ŒìŠ¤íŠ¸

VS Codeì—ì„œ test.v íŒŒì¼ ì—´ê¸°
Ctrl + Shift + P â†’ "Tasks: Run Task" â†’ "Format Verilog" ì„ íƒ
ë˜ëŠ” Altl + Shift + L ëˆ„ë¥´ê¸°
---

## ğŸ¯ ì‚¬ìš© ë°©ë²•

### ìë™ ì •ë¦¬ (Formatting)

1. Verilog íŒŒì¼(`.v` ë˜ëŠ” `.sv`) ì—´ê¸°
2. **Altl + Shift + L** ëˆ„ë¥´ê¸°
3. íŒŒì¼ì´ ìë™ìœ¼ë¡œ ì •ë¦¬ë¨!

### ì½”ë“œ ìŠ¤ë‹ˆí«

#### 8ë¹„íŠ¸ ì¹´ìš´í„° ìƒì„±
1. Verilog íŒŒì¼ì—ì„œ `counter8` ì…ë ¥
2. **Tab** í‚¤ ëˆ„ë¥´ê¸°
3. 8ë¹„íŠ¸ ì¹´ìš´í„° ì½”ë“œê°€ ìë™ ìƒì„±ë¨!

#### ë‹¤ë¥¸ ìŠ¤ë‹ˆí«ë“¤
- `dff` + Tab â†’ D Flip-Flop
- `vmodule` + Tab â†’ ê¸°ë³¸ ëª¨ë“ˆ í…œí”Œë¦¿
- `always_comb` + Tab â†’ Combinational always ë¸”ë¡
- `always_seq` + Tab â†’ Sequential always ë¸”ë¡

---

## ğŸ¹ ë‹¨ì¶•í‚¤ ë³€ê²½í•˜ê¸°

### Ctrl+% ë¡œ ë³€ê²½í•˜ê³  ì‹¶ë‹¤ë©´?

**ì£¼ì˜:** Windowsì—ì„œ `Ctrl + %`ëŠ” ì¼ë°˜ì ì¸ ì¡°í•©ì´ ì•„ë‹™ë‹ˆë‹¤. 
ëŒ€ì‹  ë‹¤ìŒê³¼ ê°™ì´ ì‚¬ìš©í•˜ì„¸ìš”:

1. `keybindings.json`ì—ì„œ í‚¤ ì¡°í•© ë³€ê²½:
```json
{
  "key": "ctrl+5",  // Ctrl + 5 (% ê¸°í˜¸)
  "command": "editor.action.insertSnippet",
  "args": {
    "name": "8-bit Counter"
  },
  "when": "editorLangId == verilog"
}
```

2. ë˜ëŠ” ë” ì‰¬ìš´ ë°©ë²•: ê·¸ëƒ¥ `counter8` íƒ€ì´í•‘ í›„ Tab!

---

## â“ ë¬¸ì œ í•´ê²°

### 1. "pythonì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤" ì˜¤ë¥˜

**í•´ê²°ì±…:**
- Pythonì´ ì„¤ì¹˜ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸
- `tasks.json`ì—ì„œ Python ì „ì²´ ê²½ë¡œ ì§€ì •:
```json
"command": "C:/Python311/python.exe",  // ë˜ëŠ” ì‹¤ì œ Python ì„¤ì¹˜ ê²½ë¡œ
```

### 2. ì‘ì—…ì´ ì‹¤í–‰ë˜ì§€ ì•ŠìŒ

**í•´ê²°ì±…:**
- `verilog_formatter_cli.py`ê°€ `C:\Users\Administrator\verilog_formatter\` ê²½ë¡œì— ìˆëŠ”ì§€ í™•ì¸
- í„°ë¯¸ë„ì—ì„œ ì§ì ‘ í…ŒìŠ¤íŠ¸:
```powershell
python C:\Users\Administrator\verilog_formatter\verilog_formatter_cli.py your_file.v
```

### 3. ìŠ¤ë‹ˆí«ì´ ë‚˜íƒ€ë‚˜ì§€ ì•ŠìŒ

**í•´ê²°ì±…:**
- íŒŒì¼ í™•ì¥ìê°€ `.v` ë˜ëŠ” `.sv`ì¸ì§€ í™•ì¸
- VS Code í•˜ë‹¨ ìƒíƒœë°”ì—ì„œ ì–¸ì–´ê°€ "Verilog"ë¡œ ì„¤ì •ë˜ì—ˆëŠ”ì§€ í™•ì¸
- VS Code ì¬ì‹œì‘

### 4. ë‹¨ì¶•í‚¤ê°€ ì‘ë™í•˜ì§€ ì•ŠìŒ

**í•´ê²°ì±…:**
- Verilog íŒŒì¼ì—ì„œ ì‹œë„í•˜ëŠ”ì§€ í™•ì¸
- ë‹¤ë¥¸ ìµìŠ¤í…ì…˜ê³¼ ë‹¨ì¶•í‚¤ ì¶©ëŒ í™•ì¸
- `Ctrl + K, Ctrl + S`ë¡œ í‚¤ë³´ë“œ ë‹¨ì¶•í‚¤ ì„¤ì • ì—´ì–´ì„œ "Format Verilog" ê²€ìƒ‰

---

## ğŸ“ ì¶”ê°€ ì„¤ì •

### ì €ì¥ ì‹œ ìë™ ì •ë¦¬ (ì„ íƒì‚¬í•­)

`settings.json`ì— ì¶”ê°€:
```json
{
  "files.autoSave": "onFocusChange",
  "[verilog]": {
    "editor.formatOnSave": false  // ìˆ˜ë™ í¬ë§·í„° ì‚¬ìš© ì‹œ false
  }
}
```

---

## ğŸ“¥ ì„¤ì¹˜ ë°©ë²• (ê°„ë‹¨ ìš”ì•½)

1. `C:\Users\Administrator\verilog_formatter\` í´ë” ìƒì„±
2. `verilog_formatter_cli.py` íŒŒì¼ì„ í•´ë‹¹ í´ë”ì— ì €ì¥
3. VS Codeì—ì„œ:
   - ì•„ë¬´ í”„ë¡œì íŠ¸ë‚˜ ì—´ê¸°
   - **Ctrl+Shift+P** â†’ "Tasks: Open User Tasks" â†’ `tasks.json` ë‚´ìš© ë¶™ì—¬ë„£ê¸°
   - **Ctrl+Shift+P** â†’ "Keyboard Shortcuts (JSON)" â†’ `keybindings.json` ë‚´ìš© ì¶”ê°€
   - **Ctrl+Shift+P** â†’ "Configure User Snippets" â†’ "verilog" â†’ `verilog.json` ë‚´ìš© ë¶™ì—¬ë„£ê¸°

ìì„¸í•œ ì„¤ì¹˜ ë°©ë²•ì€ ìœ„ì˜ ë‹¨ê³„ë³„ ê°€ì´ë“œë¥¼ ì°¸ê³ í•˜ì„¸ìš”!

---

## ğŸ‰ ì™„ë£Œ!

ì´ì œ ë‹¤ìŒ ê¸°ëŠ¥ë“¤ì„ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:
- âœ… **Altl + Shift + L**: Verilog ì½”ë“œ ìë™ ì •ë¦¬
- âœ… **counter8 + Tab**: 8ë¹„íŠ¸ ì¹´ìš´í„° ìƒì„±
- âœ… **dff + Tab**: D Flip-Flop ìƒì„±
- âœ… ê·¸ ì™¸ ë‹¤ì–‘í•œ ì½”ë“œ ìŠ¤ë‹ˆí«

## ğŸ“‹ ì‚¬ìš© ê°€ëŠ¥í•œ ëª¨ë“  Verilog ìŠ¤ë‹ˆí«

1. counter8 + Tab
```verilog
verilogmodule counter_8bit(
  input wire iCLK,
  input wire iRSTn,
  input wire iEN,
  output reg [7:0] oCount
);

  always @(posedge iCLK or negedge iRSTn) begin
    if (!iRSTn)
      oCount<=8'd0;
    else if (iEN)
      oCount<=oCount + 1'b1;
  end
endmodule
```
ì„¤ëª…: 8ë¹„íŠ¸ ì¹´ìš´í„° (ë¦¬ì…‹ ë° ì¸ì—ì´ë¸” í¬í•¨)

2. dff + Tab
```verilog
verilogmodule d_ff(
  input wire iCLK,
  input wire iRSTn,
  input wire iD,
  output reg oQ
);

  always @(posedge iCLK or negedge iRSTn) begin
    if (!iRSTn)
      oQ<=1'b0;
    else
      oQ<=iD;
  end

endmodule
```
ì„¤ëª…: D í”Œë¦½í”Œë¡­ (ë¹„ë™ê¸° ë¦¬ì…‹)

3. vmodule + Tab
```verilog
verilogmodule module_name(
  input wire iCLK,
  input wire iRSTn,
  
);

  // Your code here

endmodule
```
ì„¤ëª…: ê¸°ë³¸ ëª¨ë“ˆ í…œí”Œë¦¿ (ì»¤ì„œê°€ ìë™ìœ¼ë¡œ ì´ë™í•˜ë©° ì´ë¦„ ìˆ˜ì • ê°€ëŠ¥)

4. always_comb + Tab
```verilog
verilogalways @(*) begin
  
end
```
ì„¤ëª…: ì¡°í•© ë…¼ë¦¬(Combinational) always ë¸”ë¡

5. always_seq + Tab
```verilog
verilogalways @(posedge iCLK or negedge iRSTn) begin
  if (!iRSTn)
    
  else
    
end
```
## ìŠ¤ë‹ˆí« ëª©ë¡
1. ğŸ”¢ ì¹´ìš´í„° & ë ˆì§€ìŠ¤í„°
   * counter8 - 8ë¹„íŠ¸ ì¹´ìš´í„°
   * countern - Në¹„íŠ¸ íŒŒë¼ë¯¸í„°í™” ì¹´ìš´í„° (ë¹„íŠ¸ ìˆ˜ ì¡°ì • ê°€ëŠ¥)
   * shiftreg - ì‹œí”„íŠ¸ ë ˆì§€ìŠ¤í„°

2. ğŸ”„ í”Œë¦½í”Œë¡­
   * dff - D í”Œë¦½í”Œë¡­
   * tff - T í”Œë¦½í”Œë¡­

3. ğŸ“¦ ë©”ëª¨ë¦¬ & ë²„í¼
   * fifo - ë™ê¸°ì‹ FIFO ë²„í¼ (ì™„ì „í•œ êµ¬í˜„)

4. ğŸ¯ ìƒíƒœ ë¨¸ì‹ 
   * fsm - ìœ í•œ ìƒíƒœ ë¨¸ì‹  í…œí”Œë¦¿ (3 always ë¸”ë¡)

5. ğŸ—ï¸ ê¸°ë³¸ êµ¬ì¡°
   * vmodule - ëª¨ë“ˆ í…œí”Œë¦¿
   * testbench - í…ŒìŠ¤íŠ¸ë²¤ì¹˜ í…œí”Œë¦¿ (í´ëŸ­ ìƒì„± í¬í•¨)

6. ğŸ” ì œì–´ êµ¬ì¡°
   * always_comb - ì¡°í•© ë…¼ë¦¬ ë¸”ë¡
   * always_seq - ìˆœì°¨ ë…¼ë¦¬ ë¸”ë¡
   * case - Case ë¬¸
   * for - For ë£¨í”„
   * genfor - Generate for ë£¨í”„

7. ğŸ”Œ ì¡°í•© ë…¼ë¦¬
   * mux2 - 2-to-1 ë©€í‹°í”Œë ‰ì„œ
   * mux4 - 4-to-1 ë©€í‹°í”Œë ‰ì„œ
   * encoder - 4-to-2 ì¸ì½”ë”
   * decoder - 2-to-4 ë””ì½”ë”

8. âš¡ ìœ í‹¸ë¦¬í‹°
   * clkdiv - í´ëŸ­ ë¶„ì£¼ê¸°
   * edge - ì—£ì§€ ê²€ì¶œê¸° (rising/falling)
   * sync - 2ë‹¨ ë™ê¸°í™”ê¸° (CDC ì²˜ë¦¬)
   * pwm - PWM ì‹ í˜¸ ìƒì„±ê¸°

### ğŸ¯ ì‚¬ìš© ì˜ˆì‹œ

```
verilog// fsm + Tab
parameter IDLE = 2'd0,
          STATE1 = 2'd1,
          STATE2 = 2'd2,
          STATE3 = 2'd3;
...

// fifo + Tab
module fifo #(
  parameter DATA_WIDTH = 8,
  parameter DEPTH = 16
)(
  ...
);

// testbench + Tab
`timescale 1ns / 1ps
module tb_module_name;
  ...
```

