# This is a comment in a makefile

# Defining variables
CC = gcc
CFLAGS = -Wall -O2

# Defining targets
all: program

# Rule to link objects and create final executable
program: main.o helper.o
    $(CC) $(CFLAGS) -o program main.o helper.o

# Rule to compile main source file
main.o: main.c
    $(CC) $(CFLAGS) -c main.c

# Rule to compile helper source file
helper.o: helper.c
    $(CC) $(CFLAGS) -c helper.c

# Rule to clean up object files and executable
clean:
    rm -f *.o program