## Project1
Implement the 32-bits complete ALU.
### Part 1
![image](https://github.com/KunSheng-Liu/MIPS-CPU/assets/65661575/0c217047-df7f-4b04-8fe0-a9c9a574725f){width=50%}

### Part 2
![image](https://github.com/KunSheng-Liu/MIPS-CPU/assets/65661575/03bf4d8f-c93d-46dd-a1d4-3077f4b2cc99){width=50%}

### Part 3
![image](https://github.com/KunSheng-Liu/MIPS-CPU/assets/65661575/93d5e1db-fc5b-48c4-a4a4-0729aa2b0362){width=50%}

## Project2
Implement the MIPS single cycle CPU with R, I, and J instruction formats.
![image](https://github.com/KunSheng-Liu/MIPS-CPU/assets/65661575/ceac05d7-f9d1-4b88-ac48-c6f49cb9c08a){width=50%}

## Project3
Implement the MIPS pipe-lining cycle CPU with R and I instruction formats.
![image](https://github.com/KunSheng-Liu/MIPS-CPU/assets/65661575/050f373b-35a1-4410-b7a0-333356aedec3){width=50%}
