# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ass4_p2s-convertor.srcs/sim_1/new/ShiftReg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
