TimeQuest Timing Analyzer report for historia2
Wed Apr 11 13:44:29 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_1hz'
 13. Slow 1200mV 85C Model Hold: 'clk_1hz'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1hz'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_1hz'
 29. Slow 1200mV 0C Model Hold: 'clk_1hz'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk_1hz'
 44. Fast 1200mV 0C Model Hold: 'clk_1hz'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; historia2                                          ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_1hz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_1hz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 254.84 MHz ; 250.0 MHz       ; clk_1hz    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clk_1hz ; -2.924 ; -18.752          ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_1hz ; 0.559 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_1hz ; -3.000 ; -11.000                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.167      ;
; -2.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.167      ;
; -2.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.167      ;
; -2.924 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.167      ;
; -2.841 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.084      ;
; -2.841 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.084      ;
; -2.841 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.084      ;
; -2.841 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.084      ;
; -2.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.047      ;
; -2.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.047      ;
; -2.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.047      ;
; -2.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 4.047      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 3.968      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 3.968      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 3.968      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.248      ; 3.968      ;
; -1.770 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.688      ;
; -1.770 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.688      ;
; -1.770 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.688      ;
; -1.770 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.688      ;
; -1.764 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.694      ;
; -1.764 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.694      ;
; -1.764 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.694      ;
; -1.764 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.694      ;
; -1.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.610      ;
; -1.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.610      ;
; -1.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.610      ;
; -1.692 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.610      ;
; -1.681 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.611      ;
; -1.681 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.611      ;
; -1.681 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.611      ;
; -1.681 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.611      ;
; -1.659 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.577      ;
; -1.659 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.577      ;
; -1.644 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.574      ;
; -1.644 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.574      ;
; -1.644 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.574      ;
; -1.644 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.574      ;
; -1.577 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.495      ;
; -1.577 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.495      ;
; -1.577 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.495      ;
; -1.577 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.077     ; 2.495      ;
; -1.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.495      ;
; -1.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.495      ;
; -1.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.495      ;
; -1.565 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.065     ; 2.495      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 0.793      ;
; 0.561 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 0.795      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.793      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.793      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.793      ;
; 0.573 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 0.795      ;
; 0.833 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.067      ;
; 0.845 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.067      ;
; 0.848 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.082      ;
; 0.850 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.084      ;
; 0.860 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.082      ;
; 0.860 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.082      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.084      ;
; 0.943 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.177      ;
; 0.955 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.177      ;
; 0.960 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 1.194      ;
; 0.972 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 1.194      ;
; 1.445 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 1.992      ;
; 1.462 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.009      ;
; 1.555 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.102      ;
; 1.557 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.104      ;
; 1.557 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.104      ;
; 1.572 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.119      ;
; 1.574 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.121      ;
; 1.574 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.121      ;
; 1.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.214      ;
; 1.667 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.214      ;
; 1.669 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.216      ;
; 1.684 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.231      ;
; 1.684 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.231      ;
; 1.686 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.233      ;
; 1.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.326      ;
; 1.796 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.390      ; 2.343      ;
; 1.885 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.119      ;
; 1.885 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.119      ;
; 1.885 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.119      ;
; 1.902 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.136      ;
; 1.902 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.136      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.130      ;
; 1.925 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.147      ;
; 1.925 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.147      ;
; 1.997 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.077      ; 2.231      ;
; 2.020 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.065      ; 2.242      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.214  ; 0.398        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.374  ; 0.374        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.392  ; 0.608        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 2.449  ; 2.284  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 3.004  ; 3.424  ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 2.118  ; 2.533  ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 2.548  ; 2.961  ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 2.857  ; 3.302  ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 3.004  ; 3.424  ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.768  ; 3.303  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 2.077  ; 2.508  ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 2.003  ; 2.431  ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 2.768  ; 3.303  ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.505 ; -0.327 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 2.825  ; 3.209  ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 3.024  ; 3.437  ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.952  ; 3.397  ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.584  ; 0.449  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -1.722 ; -2.127 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -1.722 ; -2.127 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -2.135 ; -2.538 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -2.436 ; -2.866 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -2.572 ; -2.982 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.813  ; 0.637  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.658 ; -2.077 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -1.587 ; -2.004 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -2.272 ; -2.784 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.813  ; 0.637  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -2.224 ; -2.631 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.838 ; -2.229 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -1.709 ; -2.163 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 6.459 ; 6.440 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 5.632 ; 5.558 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.914 ; 5.831 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.459 ; 6.440 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 6.046 ; 5.951 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 6.653 ; 6.545 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 6.378 ; 6.285 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.319 ; 6.250 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 6.653 ; 6.545 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.277 ; 6.207 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 9.292 ; 8.867 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 8.867 ; 9.292 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 5.451 ; 5.377 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 5.451 ; 5.377 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.726 ; 5.643 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.279 ; 6.259 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.849 ; 5.754 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 6.075 ; 6.004 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 6.168 ; 6.075 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.115 ; 6.045 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 6.436 ; 6.328 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.075 ; 6.004 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 7.498 ; 7.268 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 7.268 ; 7.498 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 7.811 ;       ;       ; 7.511 ;
; cin        ; onTE        ;       ; 7.811 ; 7.511 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 7.035 ;       ;       ; 7.060 ;
; cin        ; onTE        ;       ; 7.035 ; 7.060 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 285.8 MHz ; 250.0 MHz       ; clk_1hz    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_1hz ; -2.499 ; -15.884         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_1hz ; 0.503 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_1hz ; -3.000 ; -11.000                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.499 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.723      ;
; -2.499 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.723      ;
; -2.499 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.723      ;
; -2.499 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.723      ;
; -2.428 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.652      ;
; -2.428 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.652      ;
; -2.428 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.652      ;
; -2.428 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.652      ;
; -2.396 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.620      ;
; -2.396 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.620      ;
; -2.396 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.620      ;
; -2.396 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.620      ;
; -2.329 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.553      ;
; -2.329 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.553      ;
; -2.329 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.553      ;
; -2.329 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.229      ; 3.553      ;
; -1.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.405      ;
; -1.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.405      ;
; -1.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.405      ;
; -1.479 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.405      ;
; -1.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.410      ;
; -1.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.410      ;
; -1.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.410      ;
; -1.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.410      ;
; -1.412 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.338      ;
; -1.412 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.338      ;
; -1.412 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.338      ;
; -1.412 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.338      ;
; -1.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.339      ;
; -1.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.339      ;
; -1.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.339      ;
; -1.401 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.339      ;
; -1.382 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.308      ;
; -1.382 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.308      ;
; -1.382 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.308      ;
; -1.382 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.308      ;
; -1.369 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.307      ;
; -1.369 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.307      ;
; -1.369 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.307      ;
; -1.369 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.307      ;
; -1.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.243      ;
; -1.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.243      ;
; -1.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.243      ;
; -1.317 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.069     ; 2.243      ;
; -1.302 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.240      ;
; -1.302 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.240      ;
; -1.302 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.240      ;
; -1.302 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.057     ; 2.240      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.503 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.716      ;
; 0.504 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.717      ;
; 0.504 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.717      ;
; 0.506 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.719      ;
; 0.515 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.717      ;
; 0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.717      ;
; 0.518 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.719      ;
; 0.747 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.960      ;
; 0.753 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.966      ;
; 0.755 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.968      ;
; 0.761 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.962      ;
; 0.762 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 0.975      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.968      ;
; 0.774 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 0.975      ;
; 0.836 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.049      ;
; 0.850 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.051      ;
; 0.851 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.064      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.064      ;
; 1.280 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.779      ;
; 1.294 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.793      ;
; 1.369 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.868      ;
; 1.376 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.875      ;
; 1.378 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.877      ;
; 1.383 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.882      ;
; 1.390 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.889      ;
; 1.391 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.890      ;
; 1.465 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.964      ;
; 1.467 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.966      ;
; 1.474 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.973      ;
; 1.479 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.978      ;
; 1.480 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.979      ;
; 1.487 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 1.986      ;
; 1.563 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 2.062      ;
; 1.576 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.355      ; 2.075      ;
; 1.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.901      ;
; 1.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.901      ;
; 1.688 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.901      ;
; 1.699 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.912      ;
; 1.699 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.912      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.708 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.909      ;
; 1.722 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.923      ;
; 1.722 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 1.923      ;
; 1.782 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.069      ; 1.995      ;
; 1.806 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.057      ; 2.007      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.223  ; 0.407        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.376  ; 0.592        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.376  ; 0.592        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.376  ; 0.592        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.376  ; 0.592        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.382  ; 0.598        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.616  ; 0.616        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.616  ; 0.616        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.616  ; 0.616        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.616  ; 0.616        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.654  ; 0.654        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.656  ; 0.656        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 2.185  ; 2.034  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 2.658  ; 2.936  ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.819  ; 2.144  ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 2.225  ; 2.521  ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 2.522  ; 2.829  ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 2.658  ; 2.936  ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.418  ; 2.825  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 1.793  ; 2.112  ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.730  ; 2.044  ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 2.418  ; 2.825  ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.433 ; -0.279 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 2.480  ; 2.756  ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 2.648  ; 2.960  ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.579  ; 2.923  ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.524  ; 0.382  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -1.467 ; -1.785 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -1.467 ; -1.785 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -1.858 ; -2.148 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -2.145 ; -2.446 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -2.274 ; -2.547 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.712  ; 0.556  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -1.419 ; -1.733 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -1.360 ; -1.668 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -1.977 ; -2.364 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.712  ; 0.556  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -1.937 ; -2.239 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.560 ; -1.875 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -1.447 ; -1.810 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 5.734 ; 5.709 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 5.021 ; 4.954 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.312 ; 5.193 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 5.734 ; 5.709 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.415 ; 5.303 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 5.987 ; 5.835 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 5.718 ; 5.606 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 5.680 ; 5.578 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.987 ; 5.835 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 5.638 ; 5.538 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 8.300 ; 7.884 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 7.884 ; 8.300 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 4.859 ; 4.790 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 4.859 ; 4.790 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.142 ; 5.024 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 5.571 ; 5.547 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 5.237 ; 5.126 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 5.454 ; 5.354 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 5.527 ; 5.417 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 5.496 ; 5.393 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 5.789 ; 5.639 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 5.454 ; 5.354 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 6.713 ; 6.497 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 6.497 ; 6.713 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 6.983 ;       ;       ; 6.695 ;
; cin        ; onTE        ;       ; 6.983 ; 6.695 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 6.300 ;       ;       ; 6.294 ;
; cin        ; onTE        ;       ; 6.300 ; 6.294 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clk_1hz ; -1.140 ; -6.624          ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_1hz ; 0.300 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_1hz ; -3.000 ; -11.268                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_1hz'                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.140 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.262      ;
; -1.140 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.262      ;
; -1.140 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.262      ;
; -1.140 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.262      ;
; -1.092 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.214      ;
; -1.092 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.214      ;
; -1.092 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.214      ;
; -1.092 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.214      ;
; -1.069 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.191      ;
; -1.069 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.191      ;
; -1.069 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.191      ;
; -1.069 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.191      ;
; -1.024 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.146      ;
; -1.024 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.146      ;
; -1.024 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.146      ;
; -1.024 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; 0.135      ; 2.146      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.463      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.463      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.463      ;
; -0.520 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.463      ;
; -0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.466      ;
; -0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.466      ;
; -0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.466      ;
; -0.516 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.466      ;
; -0.475 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.418      ;
; -0.475 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.418      ;
; -0.475 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.418      ;
; -0.475 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.418      ;
; -0.468 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.418      ;
; -0.468 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.418      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.398      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.398      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.398      ;
; -0.455 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.398      ;
; -0.445 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.395      ;
; -0.445 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.395      ;
; -0.445 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.395      ;
; -0.445 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.395      ;
; -0.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.350      ;
; -0.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.350      ;
; -0.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.350      ;
; -0.407 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.044     ; 1.350      ;
; -0.400 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.350      ;
; -0.400 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.350      ;
; -0.400 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.350      ;
; -0.400 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 1.000        ; -0.037     ; 1.350      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_1hz'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.429      ;
; 0.301 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.429      ;
; 0.306 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.429      ;
; 0.449 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.577      ;
; 0.456 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.587      ;
; 0.462 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.590      ;
; 0.465 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.589      ;
; 0.512 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.640      ;
; 0.519 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.640      ;
; 0.525 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 0.653      ;
; 0.531 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 0.652      ;
; 0.797 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.097      ;
; 0.811 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.111      ;
; 0.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.155      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.163      ;
; 0.864 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.164      ;
; 0.872 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.172      ;
; 0.876 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.176      ;
; 0.877 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.177      ;
; 0.921 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.221      ;
; 0.925 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.225      ;
; 0.930 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.230      ;
; 0.937 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.237      ;
; 0.938 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.238      ;
; 0.942 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.242      ;
; 0.991 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.291      ;
; 1.003 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.216      ; 1.303      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.157      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.157      ;
; 1.029 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.157      ;
; 1.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.161      ;
; 1.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.161      ;
; 1.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.161      ;
; 1.042 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.170      ;
; 1.042 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.170      ;
; 1.054 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.175      ;
; 1.054 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.175      ;
; 1.095 ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.044      ; 1.223      ;
; 1.107 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ; clk_1hz      ; clk_1hz     ; 0.000        ; 0.037      ; 1.228      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1hz'                                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_1hz ; Rise       ; clk_1hz                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; -0.041 ; 0.143        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; -0.041 ; 0.143        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; -0.041 ; 0.143        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; -0.041 ; 0.143        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; -0.026 ; 0.158        ; 0.184          ; Low Pulse Width  ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1hz ; Rise       ; clk_1hz~input|i                                                                                 ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2]  ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3]  ;
; 0.639  ; 0.855        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[0] ;
; 0.639  ; 0.855        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[1] ;
; 0.639  ; 0.855        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[2] ;
; 0.639  ; 0.855        ; 0.216          ; High Pulse Width ; clk_1hz ; Rise       ; lpm_counter0:inst2|lpm_counter:LPM_COUNTER_component|cntr_jbm:auto_generated|counter_reg_bit[3] ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|inclk[0]                                                                   ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~inputclkctrl|outclk                                                                     ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk_1hz ; Rise       ; clk_1hz~input|o                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 1.281  ; 1.502 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 1.658  ; 2.283 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 1.161  ; 1.726 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 1.384  ; 1.986 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 1.574  ; 2.199 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 1.658  ; 2.283 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 1.549  ; 2.220 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 1.138  ; 1.733 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 1.105  ; 1.689 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 1.549  ; 2.220 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.342 ; 0.028 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 1.549  ; 2.131 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 1.659  ; 2.265 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 1.629  ; 2.239 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.362  ; 0.028  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -0.937 ; -1.497 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -0.937 ; -1.497 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -1.151 ; -1.747 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.335 ; -1.950 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.416 ; -2.031 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.514  ; 0.144  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -0.902 ; -1.488 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -0.870 ; -1.446 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -1.268 ; -1.925 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.514  ; 0.144  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -1.218 ; -1.811 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.003 ; -1.565 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -0.938 ; -1.534 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 3.909 ; 3.938 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 3.292 ; 3.304 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.455 ; 3.491 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 3.909 ; 3.938 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.510 ; 3.541 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 3.840 ; 3.892 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 3.687 ; 3.722 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.682 ; 3.731 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.840 ; 3.892 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 3.655 ; 3.698 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 5.310 ; 5.212 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 5.212 ; 5.310 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 3.184 ; 3.194 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 3.184 ; 3.194 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.343 ; 3.377 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 3.801 ; 3.828 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.393 ; 3.422 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 3.534 ; 3.575 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 3.563 ; 3.595 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.560 ; 3.607 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.711 ; 3.761 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 3.534 ; 3.575 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 4.328 ; 4.295 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 4.295 ; 4.328 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 4.455 ;       ;       ; 4.696 ;
; cin        ; onTE        ;       ; 4.455 ; 4.696 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 4.034 ;       ;       ; 4.440 ;
; cin        ; onTE        ;       ; 4.034 ; 4.440 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.924  ; 0.300 ; N/A      ; N/A     ; -3.000              ;
;  clk_1hz         ; -2.924  ; 0.300 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -18.752 ; 0.0   ; 0.0      ; 0.0     ; -11.268             ;
;  clk_1hz         ; -18.752 ; 0.000 ; N/A      ; N/A     ; -11.268             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+-----------+------------+--------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+-------+------------+-----------------+
; cin       ; clk_1hz    ; 2.449  ; 2.284 ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; 3.004  ; 3.424 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; 2.118  ; 2.533 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; 2.548  ; 2.961 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; 2.857  ; 3.302 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; 3.004  ; 3.424 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 2.768  ; 3.303 ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; 2.077  ; 2.508 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; 2.003  ; 2.431 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; 2.768  ; 3.303 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; -0.342 ; 0.028 ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; 2.825  ; 3.209 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; 3.024  ; 3.437 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; 2.952  ; 3.397 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_1hz    ; 0.584  ; 0.449  ; Rise       ; clk_1hz         ;
; dtRL1[*]  ; clk_1hz    ; -0.937 ; -1.497 ; Rise       ; clk_1hz         ;
;  dtRL1[0] ; clk_1hz    ; -0.937 ; -1.497 ; Rise       ; clk_1hz         ;
;  dtRL1[1] ; clk_1hz    ; -1.151 ; -1.747 ; Rise       ; clk_1hz         ;
;  dtRL1[2] ; clk_1hz    ; -1.335 ; -1.950 ; Rise       ; clk_1hz         ;
;  dtRL1[3] ; clk_1hz    ; -1.416 ; -2.031 ; Rise       ; clk_1hz         ;
; dtRL2[*]  ; clk_1hz    ; 0.813  ; 0.637  ; Rise       ; clk_1hz         ;
;  dtRL2[0] ; clk_1hz    ; -0.902 ; -1.488 ; Rise       ; clk_1hz         ;
;  dtRL2[1] ; clk_1hz    ; -0.870 ; -1.446 ; Rise       ; clk_1hz         ;
;  dtRL2[2] ; clk_1hz    ; -1.268 ; -1.925 ; Rise       ; clk_1hz         ;
;  dtRL2[3] ; clk_1hz    ; 0.813  ; 0.637  ; Rise       ; clk_1hz         ;
; enTE      ; clk_1hz    ; -1.218 ; -1.811 ; Rise       ; clk_1hz         ;
; rst       ; clk_1hz    ; -1.003 ; -1.565 ; Rise       ; clk_1hz         ;
; wrTE      ; clk_1hz    ; -0.938 ; -1.534 ; Rise       ; clk_1hz         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 6.459 ; 6.440 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 5.632 ; 5.558 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 5.914 ; 5.831 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 6.459 ; 6.440 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 6.046 ; 5.951 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 6.653 ; 6.545 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 6.378 ; 6.285 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 6.319 ; 6.250 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 6.653 ; 6.545 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 6.277 ; 6.207 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 9.292 ; 8.867 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 8.867 ; 9.292 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dtTE1[*]  ; clk_1hz    ; 3.184 ; 3.194 ; Rise       ; clk_1hz         ;
;  dtTE1[0] ; clk_1hz    ; 3.184 ; 3.194 ; Rise       ; clk_1hz         ;
;  dtTE1[1] ; clk_1hz    ; 3.343 ; 3.377 ; Rise       ; clk_1hz         ;
;  dtTE1[2] ; clk_1hz    ; 3.801 ; 3.828 ; Rise       ; clk_1hz         ;
;  dtTE1[3] ; clk_1hz    ; 3.393 ; 3.422 ; Rise       ; clk_1hz         ;
; dtTE2[*]  ; clk_1hz    ; 3.534 ; 3.575 ; Rise       ; clk_1hz         ;
;  dtTE2[0] ; clk_1hz    ; 3.563 ; 3.595 ; Rise       ; clk_1hz         ;
;  dtTE2[1] ; clk_1hz    ; 3.560 ; 3.607 ; Rise       ; clk_1hz         ;
;  dtTE2[2] ; clk_1hz    ; 3.711 ; 3.761 ; Rise       ; clk_1hz         ;
;  dtTE2[3] ; clk_1hz    ; 3.534 ; 3.575 ; Rise       ; clk_1hz         ;
; endTE     ; clk_1hz    ; 4.328 ; 4.295 ; Rise       ; clk_1hz         ;
; onTE      ; clk_1hz    ; 4.295 ; 4.328 ; Rise       ; clk_1hz         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 7.811 ;       ;       ; 7.511 ;
; cin        ; onTE        ;       ; 7.811 ; 7.511 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; cin        ; endTE       ; 4.034 ;       ;       ; 4.440 ;
; cin        ; onTE        ;       ; 4.034 ; 4.440 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; onTE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; endTE         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dtTE2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_1hz        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wrTE           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enTE           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL2[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dtRL1[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; onTE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; endTE         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; dtTE1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dtTE1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; dtTE2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dtTE2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dtTE2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; dtTE2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_1hz    ; clk_1hz  ; 84       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_1hz    ; clk_1hz  ; 84       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Apr 11 13:44:25 2018
Info: Command: quartus_sta historia2 -c historia2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'historia2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_1hz clk_1hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.924             -18.752 clk_1hz 
Info (332146): Worst-case hold slack is 0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.559               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 clk_1hz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.499             -15.884 clk_1hz 
Info (332146): Worst-case hold slack is 0.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.503               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.000 clk_1hz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.140              -6.624 clk_1hz 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clk_1hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.268 clk_1hz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Wed Apr 11 13:44:29 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


