

================================================================
== Vivado HLS Report for 'Array2Mat'
================================================================
* Date:           Tue Sep 25 14:17:59 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.520|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  104|    1|  104|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- loop_pixel     |    0|  103|  3 ~ 103 |          -|          -|  0 ~ 1  |    no    |
        | + loop_pixel.1  |    0|  100|         2|          1|          1| 0 ~ 100 |    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      93|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     132|
|Register         |        -|      -|      78|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      78|     225|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_V_fu_174_p2                   |     +    |      0|  0|  39|          32|           1|
    |sum_i_i_fu_184_p2                 |     +    |      0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_i_fu_169_p2            |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |r_V_cast_cast_fu_161_p3           |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |exitcond8_itmp_i_fu_156_p2        |    xor   |      0|  0|   2|           1|           1|
    |row_V_fu_210_p2                   |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  93|          81|          57|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |  15|          3|    1|          3|
    |img_cols_V_blk_n           |   9|          2|    1|          2|
    |img_cols_V_out_blk_n       |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |img_rows_V_blk_n           |   9|          2|    1|          2|
    |img_rows_V_out_blk_n       |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |t_V_8_reg_141              |   9|          2|   32|         64|
    |t_V_reg_129                |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 132|         28|   43|         90|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_221           |  32|   0|   32|          0|
    |exitcond_i_i_reg_235     |   1|   0|    1|          0|
    |img_rows_V_read_reg_216  |   1|   0|    1|          0|
    |r_V_cast_cast_reg_230    |   3|   0|    8|          5|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_8_reg_141            |  32|   0|   32|          0|
    |t_V_reg_129              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  78|   0|   83|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |      Array2Mat      | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |      Array2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |      Array2Mat      | return value |
|start_out                   | out |    1| ap_ctrl_hs |      Array2Mat      | return value |
|start_write                 | out |    1| ap_ctrl_hs |      Array2Mat      | return value |
|fb_address0                 | out |    7|  ap_memory |          fb         |     array    |
|fb_ce0                      | out |    1|  ap_memory |          fb         |     array    |
|fb_q0                       |  in |   32|  ap_memory |          fb         |     array    |
|img_rows_V_dout             |  in |    1|   ap_fifo  |      img_rows_V     |    pointer   |
|img_rows_V_empty_n          |  in |    1|   ap_fifo  |      img_rows_V     |    pointer   |
|img_rows_V_read             | out |    1|   ap_fifo  |      img_rows_V     |    pointer   |
|img_cols_V_dout             |  in |    8|   ap_fifo  |      img_cols_V     |    pointer   |
|img_cols_V_empty_n          |  in |    1|   ap_fifo  |      img_cols_V     |    pointer   |
|img_cols_V_read             | out |    1|   ap_fifo  |      img_cols_V     |    pointer   |
|img_data_stream_0_V_din     | out |   16|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_1_V_din     | out |   16|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_rows_V_out_din          | out |    1|   ap_fifo  |    img_rows_V_out   |    pointer   |
|img_rows_V_out_full_n       |  in |    1|   ap_fifo  |    img_rows_V_out   |    pointer   |
|img_rows_V_out_write        | out |    1|   ap_fifo  |    img_rows_V_out   |    pointer   |
|img_cols_V_out_din          | out |    8|   ap_fifo  |    img_cols_V_out   |    pointer   |
|img_cols_V_out_full_n       |  in |    1|   ap_fifo  |    img_cols_V_out   |    pointer   |
|img_cols_V_out_write        | out |    1|   ap_fifo  |    img_cols_V_out   |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

