`timescale 1ns / 1ps
module top(

    );
endmodule
clock divider sine();