<stg><name>generic_sincos<16, 4></name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:0 %in_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_val

]]></Node>
<StgValue><ssdm name="in_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="17" op_0_bw="64">
<![CDATA[
entry_ifconv:1 %p_loc2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="17" op_0_bw="64">
<![CDATA[
entry_ifconv:2 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %sign0 = icmp_sgt  i16 %in_val_read, i16 0

]]></Node>
<StgValue><ssdm name="sign0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %sub_ln237 = sub i16 0, i16 %in_val_read

]]></Node>
<StgValue><ssdm name="sub_ln237"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5 %inabs = select i1 %sign0, i16 %in_val_read, i16 %sub_ln237

]]></Node>
<StgValue><ssdm name="inabs"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="16">
<![CDATA[
entry_ifconv:11 %trunc_ln68 = trunc i16 %inabs

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="37" op_0_bw="16">
<![CDATA[
entry_ifconv:6 %zext_ln64 = zext i16 %inabs

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
entry_ifconv:7 %mul_ln64 = mul i37 %zext_ln64, i37 1335088

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:8 %kint = partselect i4 @_ssdm_op_PartSelect.i4.i37.i32.i32, i37 %mul_ln64, i32 33, i32 36

]]></Node>
<StgValue><ssdm name="kint"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="37" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:9 %k = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %mul_ln64, i32 33, i32 34

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="4">
<![CDATA[
entry_ifconv:10 %zext_ln68 = zext i4 %kint

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:13 %mul_ln68 = mul i18 %zext_ln68, i18 56257

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:13 %mul_ln68 = mul i18 %zext_ln68, i18 56257

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="18" op_1_bw="13" op_2_bw="5">
<![CDATA[
entry_ifconv:12 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i13.i5, i13 %trunc_ln68, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:13 %mul_ln68 = mul i18 %zext_ln68, i18 56257

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:14 %add_ln68 = add i18 %shl_ln, i18 %mul_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:14 %add_ln68 = add i18 %shl_ln, i18 %mul_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:15 %r = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %add_ln68, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="17">
<![CDATA[
entry_ifconv:16 %zext_ln68_1 = zext i17 %r

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry_ifconv:17 %sub_ln254 = sub i18 102943, i18 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:18 %icmp_ln251 = icmp_eq  i2 %k, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:19 %icmp_ln251_1 = icmp_eq  i2 %k, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln251_1"/></StgValue>
</operation>

<operation id="32" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %or_ln251 = or i1 %icmp_ln251, i1 %icmp_ln251_1

]]></Node>
<StgValue><ssdm name="or_ln251"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %add_ln68, i32 2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:22 %zext_ln254 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %tmp_2 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %sub_ln254, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
entry_ifconv:24 %z = select i1 %or_ln251, i17 %tmp_2, i17 %zext_ln254

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="126">
<![CDATA[
entry_ifconv:25 %call_ln251 = call void @generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1, i17 %z, i17 %p_loc, i17 %p_loc2, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ln251"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17" op_3_bw="17" op_4_bw="126">
<![CDATA[
entry_ifconv:25 %call_ln251 = call void @generic_sincos<16, 4>_Pipeline_VITIS_LOOP_87_1, i17 %z, i17 %p_loc, i17 %p_loc2, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ln251"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
entry_ifconv:26 %p_loc_load = load i17 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
entry_ifconv:27 %p_loc2_load = load i17 %p_loc2

]]></Node>
<StgValue><ssdm name="p_loc2_load"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:28 %trunc_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %p_loc2_load, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:29 %trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %p_loc_load, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:30 %sub_ln280 = sub i17 0, i17 %p_loc2_load

]]></Node>
<StgValue><ssdm name="sub_ln280"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:31 %trunc_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln280, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:32 %sub_ln274 = sub i17 0, i17 %p_loc_load

]]></Node>
<StgValue><ssdm name="sub_ln274"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:33 %trunc_ln274_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln274, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:34 %select_ln274 = select i1 %icmp_ln251_1, i14 %trunc_ln2, i14 %trunc_ln274_1

]]></Node>
<StgValue><ssdm name="select_ln274"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:35 %icmp_ln274 = icmp_eq  i2 %k, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:36 %select_ln274_1 = select i1 %icmp_ln274, i14 %trunc_ln2, i14 %select_ln274

]]></Node>
<StgValue><ssdm name="select_ln274_1"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:37 %icmp_ln274_1 = icmp_eq  i2 %k, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln274_1"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:38 %select_ln274_2 = select i1 %icmp_ln274, i14 %trunc_ln1, i14 %trunc_ln3

]]></Node>
<StgValue><ssdm name="select_ln274_2"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %or_ln274 = or i1 %icmp_ln274, i1 %icmp_ln251_1

]]></Node>
<StgValue><ssdm name="or_ln274"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:40 %select_ln274_3 = select i1 %icmp_ln274_1, i14 %trunc_ln3, i14 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln274_3"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:41 %select_ln274_4 = select i1 %or_ln274, i14 %select_ln274_2, i14 %select_ln274_3

]]></Node>
<StgValue><ssdm name="select_ln274_4"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:42 %sub_ln292 = sub i14 0, i14 %select_ln274_1

]]></Node>
<StgValue><ssdm name="sub_ln292"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry_ifconv:43 %select_ln291 = select i1 %sign0, i14 %select_ln274_1, i14 %sub_ln292

]]></Node>
<StgValue><ssdm name="select_ln291"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="28" op_0_bw="28" op_1_bw="14">
<![CDATA[
entry_ifconv:44 %mrv = insertvalue i28 <undef>, i14 %select_ln291

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="28" op_0_bw="28" op_1_bw="14">
<![CDATA[
entry_ifconv:45 %mrv_1 = insertvalue i28 %mrv, i14 %select_ln274_4

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="28">
<![CDATA[
entry_ifconv:46 %ret_ln293 = ret i28 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln293"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
