

================================================================
== Vitis HLS Report for 'Block_split7796_proc'
================================================================
* Date:           Wed Feb 24 15:49:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  27.000 ns|  27.000 ns|    9|    9|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 11 [1/1] (1.09ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %D"   --->   Operation 11 'read' 'D_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.09ns)   --->   "%IC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %IC"   --->   Operation 12 'read' 'IC_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%OC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %OC"   --->   Operation 13 'read' 'OC_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [deform.cpp:31]   --->   Operation 14 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%D_V = trunc i32 %D_read"   --->   Operation 15 'trunc' 'D_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i16 %D_V" [deform.cpp:31]   --->   Operation 16 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%IC_V = trunc i32 %IC_read"   --->   Operation 17 'trunc' 'IC_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%OC_V = trunc i32 %OC_read"   --->   Operation 18 'trunc' 'OC_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %zext_ln31" [deform.cpp:31]   --->   Operation 19 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %OC_read, i32 4, i32 15" [deform.cpp:31]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 21 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %zext_ln31" [deform.cpp:31]   --->   Operation 21 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 22 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %zext_ln31" [deform.cpp:31]   --->   Operation 22 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %zext_ln31" [deform.cpp:31]   --->   Operation 23 'mul' 'mul_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 24 [5/5] (2.02ns)   --->   "%mul_ln31_1 = mul i32 %mul_ln31, i32 %batch_read" [deform.cpp:31]   --->   Operation 24 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 25 [4/5] (2.02ns)   --->   "%mul_ln31_1 = mul i32 %mul_ln31, i32 %batch_read" [deform.cpp:31]   --->   Operation 25 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V_i = zext i16 %IC_V"   --->   Operation 26 'zext' 'rhs_V_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1364 = zext i16 %OC_V"   --->   Operation 27 'zext' 'zext_ln1364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [4/4] (0.69ns) (root node of the DSP)   --->   "%ret_V_1_out_dc_0 = mul i32 %zext_ln1364, i32 %rhs_V_i"   --->   Operation 28 'mul' 'ret_V_1_out_dc_0' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 29 [3/5] (2.02ns)   --->   "%mul_ln31_1 = mul i32 %mul_ln31, i32 %batch_read" [deform.cpp:31]   --->   Operation 29 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 30 [3/4] (0.69ns) (root node of the DSP)   --->   "%ret_V_1_out_dc_0 = mul i32 %zext_ln1364, i32 %rhs_V_i"   --->   Operation 30 'mul' 'ret_V_1_out_dc_0' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 31 [2/5] (2.02ns)   --->   "%mul_ln31_1 = mul i32 %mul_ln31, i32 %batch_read" [deform.cpp:31]   --->   Operation 31 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 32 [2/4] (0.69ns) (root node of the DSP)   --->   "%ret_V_1_out_dc_0 = mul i32 %zext_ln1364, i32 %rhs_V_i"   --->   Operation 32 'mul' 'ret_V_1_out_dc_0' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 33 [1/5] (2.02ns)   --->   "%mul_ln31_1 = mul i32 %mul_ln31, i32 %batch_read" [deform.cpp:31]   --->   Operation 33 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.09>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IC_V_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %batch_out, i32 %batch_read" [deform.cpp:17]   --->   Operation 40 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %batch_out1, i32 %batch_read" [deform.cpp:17]   --->   Operation 42 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_10 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_1_out_dc_0 = mul i32 %zext_ln1364, i32 %rhs_V_i"   --->   Operation 43 'mul' 'ret_V_1_out_dc_0' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 44 [1/1] (1.09ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %IC_V_out_out, i16 %IC_V"   --->   Operation 44 'write' 'write_ln301' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %D_V_out_out, i16 %D_V" [deform.cpp:17]   --->   Operation 46 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_out_out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %D_V_out_out2, i16 %D_V" [deform.cpp:17]   --->   Operation 48 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 6> <FIFO>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %OC_V_out_out, i16 %OC_V" [deform.cpp:17]   --->   Operation 50 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_out_out3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %OC_V_out_out3, i16 %OC_V" [deform.cpp:17]   --->   Operation 52 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ret_V_1_out_out, i32 %ret_V_1_out_dc_0" [deform.cpp:17]   --->   Operation 54 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ret_V_1_out_out4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ret_V_1_out_out4, i32 %ret_V_1_out_dc_0" [deform.cpp:17]   --->   Operation 56 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln31_1_out_out, i32 %mul_ln31_1" [deform.cpp:17]   --->   Operation 58 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_out_out5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln31_1_out_out5, i32 %mul_ln31_1" [deform.cpp:17]   --->   Operation 60 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_out_out6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln31_1_out_out6, i32 %mul_ln31_1" [deform.cpp:17]   --->   Operation 62 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %ret_V_cast_out_out, i12 %trunc_ln" [deform.cpp:17]   --->   Operation 64 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_out_out7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %ret_V_cast_out_out7, i12 %trunc_ln" [deform.cpp:17]   --->   Operation 66 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_out_out8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %ret_V_cast_out_out8, i12 %trunc_ln" [deform.cpp:17]   --->   Operation 68 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_out_out9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %ret_V_cast_out_out9, i12 %trunc_ln" [deform.cpp:17]   --->   Operation 70 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_out_out10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (1.09ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %ret_V_cast_out_out10, i12 %trunc_ln" [deform.cpp:17]   --->   Operation 72 'write' 'write_ln17' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 3> <FIFO>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [deform.cpp:17]   --->   Operation 73 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ D_V_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ D_V_out_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IC_V_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OC_V_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OC_V_out_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_1_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_1_out_out4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln31_1_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln31_1_out_out5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln31_1_out_out6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_cast_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_cast_out_out7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_cast_out_out8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_cast_out_out9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ret_V_cast_out_out10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_read            (read         ) [ 00000000000]
IC_read           (read         ) [ 00000000000]
OC_read           (read         ) [ 00000000000]
batch_read        (read         ) [ 00111111111]
D_V               (trunc        ) [ 00111111111]
zext_ln31         (zext         ) [ 00111000000]
IC_V              (trunc        ) [ 00111111111]
OC_V              (trunc        ) [ 00111111111]
trunc_ln          (partselect   ) [ 00111111111]
mul_ln31          (mul          ) [ 00000111110]
rhs_V_i           (zext         ) [ 00000000111]
zext_ln1364       (zext         ) [ 00000000111]
mul_ln31_1        (mul          ) [ 00000000001]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
ret_V_1_out_dc_0  (mul          ) [ 00000000000]
write_ln301       (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
specinterface_ln0 (specinterface) [ 00000000000]
write_ln17        (write        ) [ 00000000000]
ret_ln17          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IC">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OC">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="batch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="batch_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="batch_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_out1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D_V_out_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_V_out_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="D_V_out_out2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_V_out_out2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IC_V_out_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC_V_out_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OC_V_out_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_V_out_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OC_V_out_out3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC_V_out_out3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ret_V_1_out_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_1_out_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ret_V_1_out_out4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_1_out_out4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mul_ln31_1_out_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31_1_out_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mul_ln31_1_out_out5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31_1_out_out5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul_ln31_1_out_out6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31_1_out_out6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ret_V_cast_out_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_cast_out_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ret_V_cast_out_out7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_cast_out_out7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ret_V_cast_out_out8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_cast_out_out8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ret_V_cast_out_out9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_cast_out_out9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ret_V_cast_out_out10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V_cast_out_out10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="D_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="IC_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IC_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="OC_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OC_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="batch_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln17_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="9"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln17_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="9"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln301_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="9"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/10 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln17_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="9"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln17_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="9"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln17_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="9"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln17_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="9"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln17_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln17_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln17_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln17_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln17_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln17_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="9"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln17_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="12" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="9"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln17_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="9"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln17_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="12" slack="0"/>
<pin id="202" dir="0" index="2" bw="12" slack="9"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln17_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="0" index="2" bw="12" slack="9"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="D_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="D_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln31_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="IC_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="IC_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="OC_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="OC_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="1" index="4" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="4"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31_1/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="rhs_V_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="6"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_i/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln1364_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="6"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1364/7 "/>
</bind>
</comp>

<comp id="249" class="1007" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/1 "/>
</bind>
</comp>

<comp id="255" class="1007" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_1_out_dc_0/7 "/>
</bind>
</comp>

<comp id="263" class="1005" name="batch_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="4"/>
<pin id="265" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="batch_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="D_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="9"/>
<pin id="272" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="D_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="zext_ln31_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="282" class="1005" name="IC_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="6"/>
<pin id="284" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="IC_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="OC_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="6"/>
<pin id="290" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="OC_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="9"/>
<pin id="297" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="304" class="1005" name="mul_ln31_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="309" class="1005" name="rhs_V_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_i "/>
</bind>
</comp>

<comp id="314" class="1005" name="zext_ln1364_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1364 "/>
</bind>
</comp>

<comp id="319" class="1005" name="mul_ln31_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="68" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="70" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="76" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="82" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="82" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="253"><net_src comp="217" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="217" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="262"><net_src comp="255" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="266"><net_src comp="88" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="273"><net_src comp="213" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="279"><net_src comp="217" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="285"><net_src comp="221" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="291"><net_src comp="225" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="298"><net_src comp="229" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="307"><net_src comp="249" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="312"><net_src comp="243" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="317"><net_src comp="246" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="322"><net_src comp="239" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="171" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: batch_out | {10 }
	Port: batch_out1 | {10 }
	Port: D_V_out_out | {10 }
	Port: D_V_out_out2 | {10 }
	Port: IC_V_out_out | {10 }
	Port: OC_V_out_out | {10 }
	Port: OC_V_out_out3 | {10 }
	Port: ret_V_1_out_out | {10 }
	Port: ret_V_1_out_out4 | {10 }
	Port: mul_ln31_1_out_out | {10 }
	Port: mul_ln31_1_out_out5 | {10 }
	Port: mul_ln31_1_out_out6 | {10 }
	Port: ret_V_cast_out_out | {10 }
	Port: ret_V_cast_out_out7 | {10 }
	Port: ret_V_cast_out_out8 | {10 }
	Port: ret_V_cast_out_out9 | {10 }
	Port: ret_V_cast_out_out10 | {10 }
 - Input state : 
	Port: Block_.split7796_proc : D | {1 }
	Port: Block_.split7796_proc : IC | {1 }
	Port: Block_.split7796_proc : OC | {1 }
	Port: Block_.split7796_proc : batch | {1 }
  - Chain level:
	State 1
		zext_ln31 : 1
		mul_ln31 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		ret_V_1_out_dc_0 : 1
	State 8
	State 9
	State 10
		write_ln17 : 1
		write_ln17 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_239        |    0    |   215   |    1    |
|    mul   |        grp_fu_249        |    1    |    0    |    0    |
|          |        grp_fu_255        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     D_read_read_fu_70    |    0    |    0    |    0    |
|   read   |    IC_read_read_fu_76    |    0    |    0    |    0    |
|          |    OC_read_read_fu_82    |    0    |    0    |    0    |
|          |   batch_read_read_fu_88  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln17_write_fu_94  |    0    |    0    |    0    |
|          |  write_ln17_write_fu_101 |    0    |    0    |    0    |
|          | write_ln301_write_fu_108 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_115 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_122 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_129 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_136 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_143 |    0    |    0    |    0    |
|   write  |  write_ln17_write_fu_150 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_157 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_164 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_171 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_178 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_185 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_192 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_199 |    0    |    0    |    0    |
|          |  write_ln17_write_fu_206 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        D_V_fu_213        |    0    |    0    |    0    |
|   trunc  |        IC_V_fu_221       |    0    |    0    |    0    |
|          |        OC_V_fu_225       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln31_fu_217     |    0    |    0    |    0    |
|   zext   |      rhs_V_i_fu_243      |    0    |    0    |    0    |
|          |    zext_ln1364_fu_246    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_229     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   215   |    1    |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    D_V_reg_270    |   16   |
|    IC_V_reg_282   |   16   |
|    OC_V_reg_288   |   16   |
| batch_read_reg_263|   32   |
| mul_ln31_1_reg_319|   32   |
|  mul_ln31_reg_304 |   32   |
|  rhs_V_i_reg_309  |   32   |
|  trunc_ln_reg_295 |   12   |
|zext_ln1364_reg_314|   32   |
| zext_ln31_reg_276 |   32   |
+-------------------+--------+
|       Total       |   252  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_249 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_249 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_255 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_255 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  1.956  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   215  |    1   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   467  |   37   |
+-----------+--------+--------+--------+--------+
