

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_292_4'
================================================================
* Date:           Mon May  2 01:13:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_292_4  |      146|      146|         6|          3|          1|    48|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.20>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 16, i7 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.46ns)   --->   "%icmp_ln292 = icmp_eq  i7 %i_2, i7 64" [ECE418FinalProject/fullCode.c:292]   --->   Operation 14 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %icmp_ln292, void %.split6, void %createMessageSchedule.exit.preheader.exitStub" [ECE418FinalProject/fullCode.c:292]   --->   Operation 16 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_31 = trunc i7 %i_2"   --->   Operation 17 'trunc' 'empty_31' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%add_ln293 = add i6 %empty_31, i6 49" [ECE418FinalProject/fullCode.c:293]   --->   Operation 18 'add' 'add_ln293' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i6 %add_ln293" [ECE418FinalProject/fullCode.c:293]   --->   Operation 19 'zext' 'zext_ln293' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%messageSchedule_addr = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln293" [ECE418FinalProject/fullCode.c:293]   --->   Operation 20 'getelementptr' 'messageSchedule_addr' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:293]   --->   Operation 21 'load' 'messageSchedule_load' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (1.94ns)   --->   "%add_ln294 = add i6 %empty_31, i6 62" [ECE418FinalProject/fullCode.c:294]   --->   Operation 22 'add' 'add_ln294' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i6 %add_ln294" [ECE418FinalProject/fullCode.c:294]   --->   Operation 23 'zext' 'zext_ln294' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%messageSchedule_addr_1 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln294" [ECE418FinalProject/fullCode.c:294]   --->   Operation 24 'getelementptr' 'messageSchedule_addr_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%messageSchedule_load_1 = load i6 %messageSchedule_addr_1" [ECE418FinalProject/fullCode.c:294]   --->   Operation 25 'load' 'messageSchedule_load_1' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (2.03ns)   --->   "%add_ln292 = add i7 %i_2, i7 1" [ECE418FinalProject/fullCode.c:292]   --->   Operation 26 'add' 'add_ln292' <Predicate = (!icmp_ln292)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln292 = store i7 %add_ln292, i7 %i" [ECE418FinalProject/fullCode.c:292]   --->   Operation 27 'store' 'store_ln292' <Predicate = (!icmp_ln292)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:293]   --->   Operation 28 'load' 'messageSchedule_load' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %messageSchedule_load, i32 7, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261 = trunc i32 %messageSchedule_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 30 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln261, i25 %lshr_ln" [ECE418FinalProject/fullCode.c:261]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_1 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %messageSchedule_load, i32 18, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 32 'partselect' 'lshr_ln261_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_6 = trunc i32 %messageSchedule_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 33 'trunc' 'trunc_ln261_6' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln261_6, i14 %lshr_ln261_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 34 'bitconcatenate' 'or_ln261_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %messageSchedule_load, i32 3, i32 31" [ECE418FinalProject/fullCode.c:293]   --->   Operation 35 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%zext_ln293_1 = zext i29 %lshr_ln1" [ECE418FinalProject/fullCode.c:293]   --->   Operation 36 'zext' 'zext_ln293_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%xor_ln293 = xor i32 %zext_ln293_1, i32 %or_ln261_1" [ECE418FinalProject/fullCode.c:293]   --->   Operation 37 'xor' 'xor_ln293' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%s0 = xor i32 %xor_ln293, i32 %or_ln" [ECE418FinalProject/fullCode.c:293]   --->   Operation 38 'xor' 's0' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%messageSchedule_load_1 = load i6 %messageSchedule_addr_1" [ECE418FinalProject/fullCode.c:294]   --->   Operation 39 'load' 'messageSchedule_load_1' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_2 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %messageSchedule_load_1, i32 17, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 40 'partselect' 'lshr_ln261_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_7 = trunc i32 %messageSchedule_load_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 41 'trunc' 'trunc_ln261_7' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln261_7, i15 %lshr_ln261_2" [ECE418FinalProject/fullCode.c:261]   --->   Operation 42 'bitconcatenate' 'or_ln261_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln261_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %messageSchedule_load_1, i32 19, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 43 'partselect' 'lshr_ln261_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%trunc_ln261_8 = trunc i32 %messageSchedule_load_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 44 'trunc' 'trunc_ln261_8' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%or_ln261_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln261_8, i13 %lshr_ln261_3" [ECE418FinalProject/fullCode.c:261]   --->   Operation 45 'bitconcatenate' 'or_ln261_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%lshr_ln2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %messageSchedule_load_1, i32 10, i32 31" [ECE418FinalProject/fullCode.c:294]   --->   Operation 46 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%zext_ln294_1 = zext i22 %lshr_ln2" [ECE418FinalProject/fullCode.c:294]   --->   Operation 47 'zext' 'zext_ln294_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%xor_ln294 = xor i32 %zext_ln294_1, i32 %or_ln261_3" [ECE418FinalProject/fullCode.c:294]   --->   Operation 48 'xor' 'xor_ln294' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln296_3)   --->   "%s1 = xor i32 %xor_ln294, i32 %or_ln261_2" [ECE418FinalProject/fullCode.c:294]   --->   Operation 49 'xor' 's1' <Predicate = (!icmp_ln292)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln296 = add i6 %empty_31, i6 48" [ECE418FinalProject/fullCode.c:296]   --->   Operation 50 'add' 'add_ln296' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i6 %add_ln296" [ECE418FinalProject/fullCode.c:296]   --->   Operation 51 'zext' 'zext_ln296' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%messageSchedule_addr_2 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln296" [ECE418FinalProject/fullCode.c:296]   --->   Operation 52 'getelementptr' 'messageSchedule_addr_2' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%messageSchedule_load_2 = load i6 %messageSchedule_addr_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 53 'load' 'messageSchedule_load_2' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/1] (1.94ns)   --->   "%add_ln296_1 = add i6 %empty_31, i6 57" [ECE418FinalProject/fullCode.c:296]   --->   Operation 54 'add' 'add_ln296_1' <Predicate = (!icmp_ln292)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln296_1 = zext i6 %add_ln296_1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 55 'zext' 'zext_ln296_1' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%messageSchedule_addr_3 = getelementptr i32 %messageSchedule, i64 0, i64 %zext_ln296_1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 56 'getelementptr' 'messageSchedule_addr_3' <Predicate = (!icmp_ln292)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%messageSchedule_load_3 = load i6 %messageSchedule_addr_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 57 'load' 'messageSchedule_load_3' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 58 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln296_3 = add i32 %s0, i32 %s1" [ECE418FinalProject/fullCode.c:296]   --->   Operation 58 'add' 'add_ln296_3' <Predicate = (!icmp_ln292)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%messageSchedule_load_2 = load i6 %messageSchedule_addr_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 59 'load' 'messageSchedule_load_2' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%messageSchedule_load_3 = load i6 %messageSchedule_addr_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 60 'load' 'messageSchedule_load_3' <Predicate = (!icmp_ln292)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln292)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln296_2 = add i32 %messageSchedule_load_2, i32 %messageSchedule_load_3" [ECE418FinalProject/fullCode.c:296]   --->   Operation 61 'add' 'add_ln296_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln296_4 = add i32 %add_ln296_3, i32 %add_ln296_2" [ECE418FinalProject/fullCode.c:296]   --->   Operation 62 'add' 'add_ln296_4' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%i_2_cast13 = zext i7 %i_2"   --->   Operation 63 'zext' 'i_2_cast13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [ECE418FinalProject/fullCode.c:270]   --->   Operation 64 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%messageSchedule_addr_4 = getelementptr i32 %messageSchedule, i64 0, i64 %i_2_cast13" [ECE418FinalProject/fullCode.c:296]   --->   Operation 65 'getelementptr' 'messageSchedule_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln296 = store i32 %add_ln296_4, i6 %messageSchedule_addr_4" [ECE418FinalProject/fullCode.c:296]   --->   Operation 66 'store' 'store_ln296' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i') on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln293', ECE418FinalProject/fullCode.c:293) [15]  (1.95 ns)
	'getelementptr' operation ('messageSchedule_addr', ECE418FinalProject/fullCode.c:293) [17]  (0 ns)
	'load' operation ('x', ECE418FinalProject/fullCode.c:293) on array 'messageSchedule' [18]  (3.26 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	'load' operation ('x', ECE418FinalProject/fullCode.c:293) on array 'messageSchedule' [18]  (3.26 ns)
	'xor' operation ('xor_ln293', ECE418FinalProject/fullCode.c:293) [27]  (0 ns)
	'xor' operation ('s0', ECE418FinalProject/fullCode.c:293) [28]  (0 ns)
	'add' operation ('add_ln296_3', ECE418FinalProject/fullCode.c:296) [52]  (2.7 ns)

 <State 3>: 3.26ns
The critical path consists of the following:
	'load' operation ('messageSchedule_load_2', ECE418FinalProject/fullCode.c:296) on array 'messageSchedule' [46]  (3.26 ns)

 <State 4>: 4.5ns
The critical path consists of the following:
	'add' operation ('add_ln296_2', ECE418FinalProject/fullCode.c:296) [51]  (0 ns)
	'add' operation ('add_ln296_4', ECE418FinalProject/fullCode.c:296) [53]  (4.5 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('messageSchedule_addr_4', ECE418FinalProject/fullCode.c:296) [54]  (0 ns)
	'store' operation ('store_ln296', ECE418FinalProject/fullCode.c:296) of variable 'add_ln296_4', ECE418FinalProject/fullCode.c:296 on array 'messageSchedule' [55]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
