// SPDX-License-Identifier: MPL-2.0
// Copyright Â© 2020 Skyline Team and Contributors (https://github.com/skyline-emu/)

#include <sched.h>
#include <unistd.h>
#include "os.h"
#include "gpu.h"
#include "jvm.h"
#include "kernel/types/KProcess.h"
#include "kernel/svc.h"
#include "nce/guest.h"
#include "nce/instructions.h"
#include "nce.h"

extern bool Halt;
extern jobject Surface;
extern skyline::GroupMutex JniMtx;

namespace skyline::nce {
    void NCE::SvcHandler(u16 svc, ThreadContext *ctx) {
        const auto &state{*ctx->state};
        try {
            auto function{kernel::svc::SvcTable[svc]};
            if (function) {
                state.logger->Debug("SVC called 0x{:X}", svc);
                (*function)(state);
            } else {
                throw exception("Unimplemented SVC 0x{:X}", svc);
            }
        } catch (const std::exception &e) {
            state.logger->Error("{} (SVC: 0x{:X})", e.what(), svc);
            exit(0);
        }
    }

    void NCE::SignalHandler(int signal, siginfo *, void *context) {
        ThreadContext *threadCtx;
        asm("MRS %0, TPIDR_EL0":"=r"(threadCtx));
        const auto &state{*threadCtx->state};
        state.logger->Warn("Thread #{} has crashed due to signal: {}", state.thread->id, strsignal(signal));

        std::string raw;
        std::string trace;
        std::string cpuContext;

        const auto &ctx{reinterpret_cast<ucontext *>(context)->uc_mcontext};
        constexpr u16 instructionCount{20}; // The amount of previous instructions to print
        auto offset{ctx.pc - (instructionCount * sizeof(u32)) + (2 * sizeof(u32))};
        span instructions(reinterpret_cast<u32 *>(offset), instructionCount);
        for (auto &instruction : instructions) {
            instruction = __builtin_bswap32(instruction);

            if (offset == ctx.pc)
                trace += fmt::format("\n-> 0x{:X} : 0x{:08X}", offset, instruction);
            else
                trace += fmt::format("\n   0x{:X} : 0x{:08X}", offset, instruction);

            raw += fmt::format("{:08X}", instruction);
            offset += sizeof(u32);
        }

        if (ctx.fault_address)
            cpuContext += fmt::format("\nFault Address: 0x{:X}", ctx.fault_address);

        if (ctx.sp)
            cpuContext += fmt::format("\nStack Pointer: 0x{:X}", ctx.sp);

        for (u8 index{}; index < ((sizeof(mcontext_t::regs) / sizeof(u64)) - 2); index += 2)
            cpuContext += fmt::format("\n{}X{}: 0x{:<16X} {}{}: 0x{:X}", index < 10 ? ' ' : '\0', index, ctx.regs[index], index < 10 ? ' ' : '\0', index + 1, ctx.regs[index]);

        state.logger->Debug("Process Trace:{}", trace);
        state.logger->Debug("Raw Instructions: 0x{}", raw);
        state.logger->Debug("CPU Context:{}", cpuContext);
    }

    NCE::NCE(DeviceState &state) : state(state) {}

    void NCE::Execute() {
        try {
            while (true) {
                std::lock_guard guard(JniMtx);
                if (Halt)
                    break;
                state.gpu->Loop();
            }
        } catch (const std::exception &e) {
            state.logger->Error(e.what());
        } catch (...) {
            state.logger->Error("An unknown exception has occurred");
        }

        if (!Halt) {
            JniMtx.lock(GroupMutex::Group::Group2);
            Halt = true;
            JniMtx.unlock();
        }
    }

    std::vector<u32> NCE::PatchCode(std::vector<u8> &code, u64 baseAddress, i64 patchBase) {
        constexpr u32 TpidrEl0{0x5E82};      // ID of TPIDR_EL0 in MRS
        constexpr u32 TpidrroEl0{0x5E83};    // ID of TPIDRRO_EL0 in MRS
        constexpr u32 CntfrqEl0{0x5F00};     // ID of CNTFRQ_EL0 in MRS
        constexpr u32 CntpctEl0{0x5F01};     // ID of CNTPCT_EL0 in MRS
        constexpr u32 CntvctEl0{0x5F02};     // ID of CNTVCT_EL0 in MRS
        constexpr u32 TegraX1Freq{19200000}; // The clock frequency of the Tegra X1 (19.2 MHz)
        constexpr size_t MainSvcTrampolineSize{17};

        size_t index{};
        std::vector<u32> patch(guest::SaveCtxSize + guest::LoadCtxSize + MainSvcTrampolineSize);

        std::memcpy(patch.data(), reinterpret_cast<void *>(&guest::SaveCtx), guest::SaveCtxSize * sizeof(u32));
        index += guest::SaveCtxSize;

        {
            /* Main SVC Trampoline */

            /* Store LR in 16B of pre-allocated stack */
            patch[index++] = 0xF90007FE; // STR LR, [SP, #8]

            /* Replace Skyline TLS with host TLS */
            patch[index++] = 0xD53BD041; // MRS X1, TPIDR_EL0
            patch[index++] = 0xF9415022; // LDR X2, [X1, #0x2A0] (ThreadContext::hostTpidrEl0)

            /* Replace guest stack with host stack */
            patch[index++] = 0xD51BD042; // MSR TPIDR_EL0, X2
            patch[index++] = 0x910003E2; // MOV X2, SP
            patch[index++] = 0xF9415423; // LDR X3, [X1, #0x2A8] (ThreadContext::hostSp)
            patch[index++] = 0x9100007F; // MOV SP, X3

            /* Store Skyline TLS + guest SP on stack */
            patch[index++] = 0xA9BF0BE1; // STP X1, X2, [SP, #-16]!

            /* Jump to SvcHandler */
            for (const auto &mov : instr::MoveRegister(regs::X2, reinterpret_cast<u64>(&NCE::SvcHandler)))
                if (mov)
                    patch[index++] = mov;
            patch[index++] = 0xD63F0040; // BLR X2

            /* Restore Skyline TLS + guest SP */
            patch[index++] = 0xA8C10BE1; // LDP X1, X2, [SP], #16
            patch[index++] = 0xD51BD041; // MSR TPIDR_EL0, X1
            patch[index++] = 0x9100005F; // MOV SP, X2

            /* Restore LR and Return */
            patch[index++] = 0xF94007FE; // LDR LR, [SP, #8]
            patch[index++] = 0xD65F03C0; // RET
        }

        std::memcpy(patch.data() + index, reinterpret_cast<void *>(&guest::LoadCtx), guest::LoadCtxSize * sizeof(u32));
        index += guest::LoadCtxSize;

        u64 frequency;
        asm("MRS %0, CNTFRQ_EL0" : "=r"(frequency));

        i64 patchOffset{patchBase / i64(sizeof(u32))};
        u32 *start{reinterpret_cast<u32 *>(code.data())};
        u32 *end{start + (code.size() / sizeof(u32))};
        for (u32 *instruction{start}; instruction < end; instruction++) {
            auto svc{*reinterpret_cast<instr::Svc *>(instruction)};
            auto mrs{*reinterpret_cast<instr::Mrs *>(instruction)};
            auto msr{*reinterpret_cast<instr::Msr *>(instruction)};

            if (svc.Verify()) {
                /* Per-SVC Trampoline */
                patch.resize(patch.size() + 7);

                /* Rewrite SVC with B to trampoline */
                *instruction = instr::B(patchOffset + index).raw;

                /* Save Context */
                patch[index++] = 0xF81F0FFE; // STR LR, [SP, #-16]!
                patch[index] = instr::BL(-index).raw;
                index++;

                /* Jump to main SVC trampoline */
                patch[index++] = instr::Movz(regs::W0, static_cast<u16>(svc.value)).raw;
                patch[index] = instr::BL(guest::SaveCtxSize - index).raw;
                index++;

                /* Restore Context and Return */
                patch[index] = instr::BL(guest::SaveCtxSize + MainSvcTrampolineSize - index).raw;
                index++;
                patch[index++] = 0xF84107FE; // LDR LR, [SP], #16
                patch[index] = instr::B(-(patchOffset + index - 1)).raw;
                index++;
            } else if (mrs.Verify()) {
                if (mrs.srcReg == TpidrroEl0 || mrs.srcReg == TpidrEl0) {
                    /* Emulated TLS Register Load */
                    patch.resize(patch.size() + ((mrs.destReg != regs::X0) ? 6 : 3));

                    /* Rewrite MRS with B to trampoline */
                    *instruction = instr::B(patchOffset + index).raw;

                    /* Allocate Scratch Register */
                    if (mrs.destReg != regs::X0)
                        patch[index++] = 0xF81F0FE0; // STR X0, [SP, #-16]!

                    /* Retrieve emulated TLS register from ThreadContext */
                    patch[index++] = 0xD53BD040; // MRS X0, TPIDR_EL0
                    if (mrs.srcReg == TpidrroEl0)
                        patch[index++] = 0xF9415800; // LDR X0, [X0, #0x2B0] (ThreadContext::tpidrroEl0)
                    else
                        patch[index++] = 0xF9415C00; // LDR X0, [X0, #0x2B8] (ThreadContext::tpidrEl0)

                    /* Restore Scratch Register and Return */
                    if (mrs.destReg != regs::X0) {
                        patch[index++] = instr::Mov(regs::X(mrs.destReg), regs::X0).raw;
                        patch[index++] = 0xF84107E0; // LDR X0, [SP], #16
                    }
                    patch[index] = instr::B(-(patchOffset + index - 1)).raw;
                    index++;
                } else {
                    if (frequency != TegraX1Freq) {
                        if (mrs.srcReg == CntpctEl0) {
                            /* Physical Counter Load Emulation (With Rescaling) */
                            patch.resize(patch.size() + guest::RescaleClockSize + 3);

                            /* Rewrite MRS with B to trampoline */
                            *instruction = instr::B(patchOffset + index).raw;

                            /* Rescale host clock */
                            std::memcpy(patch.data() + index, reinterpret_cast<void *>(&guest::RescaleClock), guest::RescaleClockSize);
                            index += guest::RescaleClockSize;

                            /* Load result from stack into destination register */
                            instr::Ldr ldr(0xF94003E0); // LDR XOUT, [SP]
                            ldr.destReg = mrs.destReg;
                            patch[index++] = ldr.raw;

                            /* Free 32B stack allocation by RescaleClock and Return */
                            patch[index++] = {0x910083FF}; // ADD SP, SP, #32
                            patch[index] = instr::B(-(patchOffset + index - 1)).raw;
                            index++;
                        } else if (mrs.srcReg == CntfrqEl0) {
                            /* Physical Counter Frequency Load Emulation */
                            patch.resize(patch.size() + 3);

                            /* Rewrite MRS with B to trampoline */
                            *instruction = instr::B(patchOffset + index).raw;

                            /* Write back Tegra X1 Counter Frequency and Return */
                            for (const auto &mov : instr::MoveRegister(regs::X(mrs.destReg), TegraX1Freq))
                                patch[index++] = mov;
                            patch[index] = instr::B(-(patchOffset + index - 1)).raw;
                            index++;
                        }
                    } else if (mrs.srcReg == CntpctEl0) {
                        /* Physical Counter Load Emulation (Without Rescaling) */
                        // We just convert CNTPCT_EL0 -> CNTVCT_EL0 as Linux doesn't allow access to the physical counter
                        *instruction = instr::Mrs(CntvctEl0, regs::X(mrs.destReg)).raw;
                    }
                }
            } else if (msr.Verify()) {
                if (msr.destReg == TpidrEl0) {
                    /* Emulated TLS Register Store */
                    patch.resize(patch.size() + 6);

                    /* Rewrite MSR with B to trampoline */
                    *instruction = instr::B(patchOffset + index).raw;

                    /* Allocate Scratch Registers */
                    bool x0x1{mrs.srcReg != regs::X0 && mrs.srcReg != regs::X1};
                    patch[index++] = x0x1 ? 0xA9BF07E0 : 0xA9BF0FE2; // STP X(0/2), X(1/3), [SP, #-16]!

                    /* Store new TLS value into ThreadContext */
                    patch[index++] = x0x1 ? 0xD53BD040 : 0xD53BD042; // MRS X(0/2), TPIDR_EL0
                    patch[index++] = instr::Mov(x0x1 ? regs::X1 : regs::X3, regs::X(msr.srcReg)).raw;
                    patch[index++] = x0x1 ? 0xF9015C01 : 0xF9015C03; // STR X(1/3), [X0, #0x4B8] (ThreadContext::tpidrEl0)

                    /* Restore Scratch Registers and Return */
                    patch[index++] = x0x1 ? 0xA8C107E0 : 0xA8C10FE2; // LDP X(0/2), X(1/3), [SP], #16
                    patch[index] = instr::B(-(patchOffset + index - 1)).raw;
                    index++;
                }
            }
            patchOffset--;
        }
        return patch;
    }
}
