/*
	Copyright 2023 Efabless Corp.

	Author: Mohamed Shalan (mshalan@efabless.com)

	This file is auto-generated by wrapper_gen.py

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	    http://www.apache.org/licenses/LICENSE-2.0

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.

*/

`timescale			1ns/1ns
`default_nettype	none
module EF_R2RVC02X (
        input real  vdd1p8,
        input real  dvss,
        input real  vdd3p3,
        input real  vss,
        input real  a1,
        input real  a2,
        input real  b1,
        input real  b2,
        input wire  sela,
        input wire  selb,
        output wire vo
);
        wire real a_mux = sela ? a2 : a1 ;
        wire real b_mux = selb ? b2 : b1 ;

        assign vo = (a_mux > b_mux);
        
endmodule