#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 14 18:36:50 2020
# Process ID: 2188
# Current directory: F:/Cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2872 F:\Cache\ICache.xpr
# Log file: F:/Cache/vivado.log
# Journal file: F:/Cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Cache/ICache.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado/Project/ICache/UltraMIPS' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 787.727 ; gain = 158.621
update_compile_order -fileset sources_1
create_project test F:/test -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 850.461 ; gain = 12.336
file mkdir F:/test/test.srcs/sources_1/new
close [ open F:/test/test.srcs/sources_1/new/test.v w ]
add_files F:/test/test.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Jul 14 20:31:21 2020] Launched synth_1...
Run output will be captured here: F:/test/test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1163.723 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1429.973 ; gain = 560.770
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.754 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_project ICache
set_property top WriteBuffer [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 14 20:34:12 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 14 20:37:11 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2046.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'WriteBuffer' is not ideal for floorplanning, since the cellview 'WriteBuffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
WARNING: [Vivado 12-584] No ports matched 'resetn'. [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jul 14 20:47:43 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2274.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'WriteBuffer' is not ideal for floorplanning, since the cellview 'WriteBuffer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
WARNING: [Vivado 12-584] No ports matched 'resetn'. [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2748.598 ; gain = 477.945
launch_runs impl_2 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2754.938 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2770.648 ; gain = 15.711
[Tue Jul 14 20:50:13 2020] Launched impl_2...
Run output will be captured here: F:/Cache/ICache.runs/impl_2/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
Finished Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2853.996 ; gain = 83.164
reset_run synth_1
launch_runs impl_2 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_2'
[Tue Jul 14 20:51:58 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
[Tue Jul 14 20:51:58 2020] Launched impl_2...
Run output will be captured here: F:/Cache/ICache.runs/impl_2/runme.log
add_files -norecurse F:/Cache/ICache.srcs/sources_1/new/dcache_fifo.sv
update_compile_order -fileset sources_1
set_property top dcache_fifo [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jul 14 21:11:19 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2888.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dcache_fifo' is not ideal for floorplanning, since the cellview 'dcache_fifo' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
Finished Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.789 ; gain = 16.570
add_files -norecurse F:/Cache/ICache.srcs/sources_1/new/store_buffer.v
update_compile_order -fileset sources_1
set_property top store_buffer [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jul 14 21:21:35 2020] Launched synth_1...
Run output will be captured here: F:/Cache/ICache.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2888.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
Finished Parsing XDC File [F:/Cache/ICache.srcs/constrs_1/new/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.789 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 14 21:45:54 2020...
