SYSTEM test
{
   WIZARD_SCRIPT_ARGUMENTS 
   {
      device_family = "CYCLONE";
      clock_freq = "50000000";
      generate_hdl = "1";
      generate_sdk = "1";
      do_build_sim = "1";
      hdl_language = "vhdl";
      view_master_columns = "0";
      view_master_priorities = "0";
      name_column_width = "242";
      desc_column_width = "243";
      bustype_column_width = "0";
      base_column_width = "75";
      end_column_width = "75";
   }
}
