Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:30:50 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.234ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.940%)  route 0.234ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y149        net (fo=216, unset)          0.234     2.170    fi0/fifo_1/ram1/mem_reg_0_31_18_23/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y149        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_18_23/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y149        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.404    fi0/fifo_1/ram1/mem_reg_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMD
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[0]/Q
    SLICE_X22Y146        net (fo=216, unset)          0.255     2.191    fi0/fifo_1/ram1/mem_reg_0_31_30_35/ADDRD0
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y146        net (fo=387, unset)          0.859     2.356    fi0/fifo_1/ram1/mem_reg_0_31_30_35/WCLK
                         clock pessimism             -0.249     2.106    
    SLICE_X22Y146        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.403    fi0/fifo_1/ram1/mem_reg_0_31_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.211ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.223%)  route 0.201ns (66.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y155        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y155        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[2]/Q
    SLICE_X22Y148        net (fo=214, unset)          0.201     2.137    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.348    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.209ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.090%)  route 0.256ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255    CLK_IBUF_BUFG_inst/O
    SLICE_X24Y154        net (fo=387, unset)          0.581     1.836    fi0/fifo_1/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y154        FDRE (Prop_fdre_C_Q)         0.100     1.936    fi0/fifo_1/wp_reg[1]/Q
    SLICE_X22Y148        net (fo=215, unset)          0.256     2.192    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000    
    AL31                                              0.000     0.000    CLK
    AL31                 net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310    CLK_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.157     1.467    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.497    CLK_IBUF_BUFG_inst/O
    SLICE_X22Y148        net (fo=387, unset)          0.860     2.357    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                         clock pessimism             -0.249     2.107    
    SLICE_X22Y148        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.401    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                 -0.209    




