0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/circuit/D_74LS138.v,1711605064,verilog,,,,D_74LS138,,,,,,,,
C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/gates/AND_GATE.v,1711605064,verilog,,C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/gates/NAND_GATE_3_INPUTS.v,,AND_GATE,,,,,,,,
C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/gates/NAND_GATE_3_INPUTS.v,1711605064,verilog,,C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/gates/NOR_GATE_3_INPUTS.v,,NAND_GATE_3_INPUTS,,,,,,,,
C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/gates/NOR_GATE_3_INPUTS.v,1711605064,verilog,,C:/Users/CST/Desktop/2024.3.26/无标题/D_74LS138/verilog/circuit/D_74LS138.v,,NOR_GATE_3_INPUTS,,,,,,,,
C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/CST/Desktop/3-28/LAB5_d_74LS138/LAB5_d_74LS138.srcs/sim_1/new/D_74LS138_TB.v,1711606056,verilog,,,,D_74LS138_TB,,,,,,,,
