* ******************************************************************************

* iCEcube Router

* Version:            2016.02.27810

* Build Date:         Jan 28 2016 17:43:50

* File Generated:     Aug 29 2017 20:02:41

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_137_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_glb2local_1
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_4/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_10_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_12_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_8_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_6_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_4_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_2_wire_bram/ram/RCLKE

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_10_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_9_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_7_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_7_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_7_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_7_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_5_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_5_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_6_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_4_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_2_wire_logic_cluster/lc_0/cen

End 

Net : dds_clkZ0
T_4_8_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_7/in_3

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_3_8_sp4_v_t_44
T_3_4_sp4_v_t_40
T_3_7_lc_trk_g0_0
T_3_7_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_7_sp4_v_t_46
T_3_9_lc_trk_g0_0
T_3_9_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_7_sp4_v_t_46
T_0_11_span4_horz_4
T_3_11_lc_trk_g3_1
T_3_11_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_3_8_sp4_v_t_44
T_3_4_sp4_v_t_40
T_3_5_lc_trk_g2_0
T_3_5_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_3_8_sp4_v_t_44
T_3_12_sp4_v_t_40
T_3_13_lc_trk_g2_0
T_3_13_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_3_8_sp4_v_t_44
T_3_4_sp4_v_t_40
T_3_0_span4_vert_40
T_3_3_lc_trk_g0_0
T_3_3_wire_bram/ram/WCLK

T_4_8_wire_logic_cluster/lc_7/out
T_4_8_sp4_h_l_3
T_3_8_sp4_v_t_44
T_3_12_sp4_v_t_40
T_3_15_lc_trk_g0_0
T_3_15_wire_bram/ram/WCLK

End 

Net : dds_clk_RNII00AZ0
T_4_8_wire_logic_cluster/lc_0/out
T_4_5_sp4_v_t_40
T_0_9_span4_horz_5
T_0_9_lc_trk_g0_5
T_0_9_wire_gbuf/in

End 

Net : dds_clk_RNIHA7MZ0
T_4_8_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_43
T_4_0_span4_vert_43
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_4/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_43
T_4_0_span4_vert_43
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_4/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp12_v_t_22
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp12_v_t_22
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp12_v_t_22
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_2/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_0_span12_vert_21
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_43
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_4/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_4_sp4_v_t_43
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_4/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_1/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_1/cen

End 

Net : async_fifo_inst.wr_ptr_10
T_6_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_44
T_3_11_sp4_h_l_2
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_1/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10
T_3_11_upADDR_10
T_3_11_wire_bram/ram/WADDR_10
T_3_9_upADDR_10
T_3_9_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10
T_3_11_upADDR_10
T_3_11_wire_bram/ram/WADDR_10
T_3_9_upADDR_10
T_3_9_wire_bram/ram/WADDR_10
T_3_7_upADDR_10
T_3_7_wire_bram/ram/WADDR_10
T_3_5_upADDR_10
T_3_5_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10
T_3_11_upADDR_10
T_3_11_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10
T_3_11_upADDR_10
T_3_11_wire_bram/ram/WADDR_10
T_3_9_upADDR_10
T_3_9_wire_bram/ram/WADDR_10
T_3_7_upADDR_10
T_3_7_wire_bram/ram/WADDR_10
T_3_5_upADDR_10
T_3_5_wire_bram/ram/WADDR_10
T_3_3_upADDR_10
T_3_3_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10
T_3_11_upADDR_10
T_3_11_wire_bram/ram/WADDR_10
T_3_9_upADDR_10
T_3_9_wire_bram/ram/WADDR_10
T_3_7_upADDR_10
T_3_7_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10
T_3_13_upADDR_10
T_3_13_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_44
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_3/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_44
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_4_10_sp4_h_l_1
T_3_10_sp4_v_t_36
T_3_14_sp4_v_t_41
T_3_15_lc_trk_g3_1
T_3_15_input2_2
T_3_15_wire_bram/ram/WADDR_10

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g3_2
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : async_fifo_inst.wr_ptr_9
T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9
T_3_11_upADDR_9
T_3_11_wire_bram/ram/WADDR_9
T_3_9_upADDR_9
T_3_9_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9
T_3_11_upADDR_9
T_3_11_wire_bram/ram/WADDR_9
T_3_9_upADDR_9
T_3_9_wire_bram/ram/WADDR_9
T_3_7_upADDR_9
T_3_7_wire_bram/ram/WADDR_9
T_3_5_upADDR_9
T_3_5_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9
T_3_11_upADDR_9
T_3_11_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9
T_3_11_upADDR_9
T_3_11_wire_bram/ram/WADDR_9
T_3_9_upADDR_9
T_3_9_wire_bram/ram/WADDR_9
T_3_7_upADDR_9
T_3_7_wire_bram/ram/WADDR_9
T_3_5_upADDR_9
T_3_5_wire_bram/ram/WADDR_9
T_3_3_upADDR_9
T_3_3_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9
T_3_11_upADDR_9
T_3_11_wire_bram/ram/WADDR_9
T_3_9_upADDR_9
T_3_9_wire_bram/ram/WADDR_9
T_3_7_upADDR_9
T_3_7_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9
T_3_13_upADDR_9
T_3_13_wire_bram/ram/WADDR_9

T_4_11_wire_logic_cluster/lc_1/out
T_4_9_sp4_v_t_47
T_4_13_sp4_v_t_47
T_3_15_lc_trk_g0_1
T_3_15_input2_1
T_3_15_wire_bram/ram/WADDR_9

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_9
T_6_10_wire_logic_cluster/lc_1/out
T_6_7_sp4_v_t_42
T_3_11_sp4_h_l_7
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_2
T_6_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_1
T_6_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.wr_ptr_1
T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/WADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/WADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/WADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/WADDR_1
T_3_5_upADDR_1
T_3_5_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/WADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/WADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/WADDR_1
T_3_5_upADDR_1
T_3_5_wire_bram/ram/WADDR_1
T_3_3_upADDR_1
T_3_3_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/WADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/WADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1
T_3_13_upADDR_1
T_3_13_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_10
T_4_8_sp4_v_t_41
T_4_12_sp4_v_t_42
T_3_15_lc_trk_g3_2
T_3_15_input0_1
T_3_15_wire_bram/ram/WADDR_1

T_6_8_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_8
T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g2_0
T_5_9_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_0
T_6_9_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g3_0
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_3
T_6_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g0_3
T_6_8_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : async_fifo_inst.wr_ptr_8
T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/WADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/WADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/WADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/WADDR_8
T_3_5_upADDR_8
T_3_5_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/WADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/WADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/WADDR_8
T_3_5_upADDR_8
T_3_5_wire_bram/ram/WADDR_8
T_3_3_upADDR_8
T_3_3_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/WADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/WADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8
T_3_13_upADDR_8
T_3_13_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_43
T_5_11_sp4_v_t_39
T_2_15_sp4_h_l_2
T_3_15_lc_trk_g2_2
T_3_15_input2_0
T_3_15_wire_bram/ram/WADDR_8

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : async_fifo_inst.wr_ptr_0
T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/WADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/WADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/WADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/WADDR_0
T_3_5_upADDR_0
T_3_5_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/WADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/WADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/WADDR_0
T_3_5_upADDR_0
T_3_5_wire_bram/ram/WADDR_0
T_3_3_upADDR_0
T_3_3_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/WADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/WADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0
T_3_13_upADDR_0
T_3_13_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_6_11_sp4_v_t_45
T_3_15_sp4_h_l_1
T_3_15_lc_trk_g0_4
T_3_15_input0_0
T_3_15_wire_bram/ram/WADDR_0

T_6_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : async_fifo_inst.wr_ptr_2
T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/WADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/WADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/WADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/WADDR_2
T_3_5_upADDR_2
T_3_5_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/WADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/WADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/WADDR_2
T_3_5_upADDR_2
T_3_5_wire_bram/ram/WADDR_2
T_3_3_upADDR_2
T_3_3_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/WADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/WADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2
T_3_13_upADDR_2
T_3_13_wire_bram/ram/WADDR_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_11_sp4_v_t_43
T_2_15_sp4_h_l_6
T_3_15_lc_trk_g2_6
T_3_15_input0_2
T_3_15_wire_bram/ram/WADDR_2

End 

Net : async_fifo_inst.wr_ptr_3
T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/WADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/WADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/WADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/WADDR_3
T_3_5_upADDR_3
T_3_5_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/WADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/WADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/WADDR_3
T_3_5_upADDR_3
T_3_5_wire_bram/ram/WADDR_3
T_3_3_upADDR_3
T_3_3_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/WADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/WADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3
T_3_13_upADDR_3
T_3_13_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_6_11_sp4_v_t_44
T_3_15_sp4_h_l_2
T_3_15_lc_trk_g0_7
T_3_15_input0_3
T_3_15_wire_bram/ram/WADDR_3

T_6_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_4/in_3

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_4
T_6_9_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_7
T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g3_7
T_6_9_wire_logic_cluster/lc_7/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_6
T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.countZ0Z_5
T_6_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/in_1

End 

Net : async_fifo_inst.wr_ptr_4
T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/WADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/WADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/WADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/WADDR_4
T_3_5_upADDR_4
T_3_5_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/WADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/WADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/WADDR_4
T_3_5_upADDR_4
T_3_5_wire_bram/ram/WADDR_4
T_3_3_upADDR_4
T_3_3_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/WADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/WADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4
T_3_13_upADDR_4
T_3_13_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_sp4_v_t_38
T_3_15_sp4_h_l_8
T_3_15_lc_trk_g1_5
T_3_15_input0_4
T_3_15_wire_bram/ram/WADDR_4

T_6_8_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : async_fifo_inst.wr_ptr_6
T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/WADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/WADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/WADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/WADDR_6
T_3_5_upADDR_6
T_3_5_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/WADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/WADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/WADDR_6
T_3_5_upADDR_6
T_3_5_wire_bram/ram/WADDR_6
T_3_3_upADDR_6
T_3_3_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/WADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/WADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6
T_3_13_upADDR_6
T_3_13_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_sp4_v_t_41
T_2_15_sp4_h_l_4
T_3_15_lc_trk_g2_4
T_3_15_input0_6
T_3_15_wire_bram/ram/WADDR_6

T_5_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : async_fifo_inst.wr_ptr_5
T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/WADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/WADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/WADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/WADDR_5
T_3_5_upADDR_5
T_3_5_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/WADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/WADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/WADDR_5
T_3_5_upADDR_5
T_3_5_wire_bram/ram/WADDR_5
T_3_3_upADDR_5
T_3_3_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/WADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/WADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5
T_3_13_upADDR_5
T_3_13_wire_bram/ram/WADDR_5

T_5_9_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_37
T_5_11_sp4_v_t_38
T_2_15_sp4_h_l_3
T_3_15_lc_trk_g2_3
T_3_15_input0_5
T_3_15_wire_bram/ram/WADDR_5

End 

Net : async_fifo_inst.wr_ptr_7
T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/WADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/WADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/WADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/WADDR_7
T_3_5_upADDR_7
T_3_5_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/WADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/WADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/WADDR_7
T_3_5_upADDR_7
T_3_5_wire_bram/ram/WADDR_7
T_3_3_upADDR_7
T_3_3_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/WADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/WADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7
T_3_13_upADDR_7
T_3_13_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_0_15_span12_horz_15
T_3_15_lc_trk_g1_4
T_3_15_input0_7
T_3_15_wire_bram/ram/WADDR_7

T_5_9_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g0_6
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

End 

Net : fifo_wr_enZ0
T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_42
T_3_11_lc_trk_g2_2
T_3_11_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_42
T_3_9_lc_trk_g0_2
T_3_9_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_38
T_3_14_sp4_v_t_43
T_3_15_lc_trk_g3_3
T_3_15_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_42
T_3_10_sp4_v_t_42
T_3_13_lc_trk_g0_2
T_3_13_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_6_sp4_v_t_42
T_3_7_lc_trk_g2_2
T_3_7_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_3_5_sp4_h_l_7
T_3_5_lc_trk_g0_2
T_3_5_wire_bram/ram/WCLKE

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_3_2_sp4_v_t_43
T_3_3_lc_trk_g3_3
T_3_3_wire_bram/ram/WCLKE

End 

Net : fifo_wr_dataZ0Z_7
T_4_6_wire_logic_cluster/lc_4/out
T_4_0_span12_vert_19
T_0_10_span12_horz_16
T_3_10_lc_trk_g1_7
T_3_10_wire_bram/ram/WDATA_11

End 

Net : bfn_8_9_0_
T_8_9_wire_logic_cluster/carry_in_mux/cout
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_1_and
T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_37
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.w_tc_counter_data_THRU_CO
T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_6/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_7/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_input_2_6
T_7_11_wire_logic_cluster/lc_6/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_44
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_10
T_8_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g2_2
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_0_c_RNOZ0
T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_29
T_8_13_wire_logic_cluster/lc_5/cout
T_8_13_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_9
T_8_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g2_1
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_8_11_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_43
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_8
T_8_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g0_0
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_3/in_0

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_4_and
T_9_11_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_38
T_6_8_sp4_h_l_9
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_22
T_8_12_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_7/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g2_6
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_and
T_7_9_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_1
T_8_10_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_7_10_sp4_h_l_10
T_8_10_lc_trk_g3_2
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_Master_INST.Bit_Index_RNI0S9EZ0Z_1
T_7_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_14
T_8_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_8_11_lc_trk_g2_4
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

T_8_11_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_2_and
T_9_10_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_37
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_21
T_8_12_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_8_12_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_4/in_3

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_28
T_8_13_wire_logic_cluster/lc_4/cout
T_8_13_wire_logic_cluster/lc_5/in_3

Net : SPI_Master_INST.Bit_IndexZ0Z_11
T_8_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g2_3
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_3/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_2
T_8_10_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_8_10_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_20
T_8_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_3
T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_input_2_3
T_8_10_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_13
T_8_11_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g0_5
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g0_5
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_15
T_8_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_26
T_8_13_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_4/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

T_8_13_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_5_and
T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_8_8_sp4_h_l_1
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_23
T_8_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_39
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_2/in_0

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_0_and
T_8_9_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_6
T_8_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g2_6
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_0
T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_18
T_8_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_9_8_sp4_v_t_40
T_8_12_lc_trk_g1_5
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g3_2
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_3_and
T_7_11_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_36
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_25
T_8_13_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_27
T_8_13_wire_logic_cluster/lc_3/cout
T_8_13_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_INST.Bit_IndexZ0Z_12
T_8_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_5
T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_6/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_27
T_8_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_30
T_8_13_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_28
T_8_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g2_4
T_8_13_input_2_4
T_8_13_wire_logic_cluster/lc_4/in_2

T_8_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_45
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_6_and
T_8_14_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_40
T_8_7_sp4_v_t_40
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_4
T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_2/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_17
T_8_12_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_7/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_19
T_8_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g3_3
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_3
T_8_12_wire_logic_cluster/lc_3/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_29
T_8_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g0_5
T_8_13_input_2_5
T_8_13_wire_logic_cluster/lc_5/in_2

T_8_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_46
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_1/in_0

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_24
T_8_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g0_0
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_5
T_7_9_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_1/in_3

End 

Net : SPI_Master_INST.Bit_Index_RNI2U9EZ0Z_3
T_7_9_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.Bit_IndexZ0Z_7
T_8_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_5/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g2_7
T_8_10_input_2_7
T_8_10_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_26
T_8_13_wire_logic_cluster/lc_2/cout
T_8_13_wire_logic_cluster/lc_3/in_3

Net : SPI_Master_INST.Bit_IndexZ0Z_16
T_8_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g0_0
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_41
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_5/in_0

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_25
T_8_13_wire_logic_cluster/lc_1/cout
T_8_13_wire_logic_cluster/lc_2/in_3

Net : SPI_Master_INST.Bit_Index_RNI3V9EZ0Z_4
T_8_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g0_2
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_INST.Bit_Index_RNI40AEZ0Z_5
T_8_9_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_24
T_8_13_wire_logic_cluster/lc_0/cout
T_8_13_wire_logic_cluster/lc_1/in_3

Net : SPI_Master_INST.Bit_Index_RNI51AEZ0Z_6
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_8_13_0_
T_8_13_wire_logic_cluster/carry_in_mux/cout
T_8_13_wire_logic_cluster/lc_0/in_3

Net : SPI_Master_INST.Bit_Index_RNI62AEZ0Z_7
T_8_9_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_Master_INST.Bit_Index_RNI1T9EZ0Z_2
T_8_9_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.w_tc_counter_data_THRU_CO_cascade_
T_8_9_wire_logic_cluster/lc_0/ltout
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_22
T_8_12_wire_logic_cluster/lc_6/cout
T_8_12_wire_logic_cluster/lc_7/in_3

Net : SPI_Master_INST.Bit_Index_RNI73AEZ0Z_8
T_9_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_21
T_8_12_wire_logic_cluster/lc_5/cout
T_8_12_wire_logic_cluster/lc_6/in_3

Net : SPI_Master_INST.Bit_Index_RNIHIHMZ0Z_11
T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.Bit_Index_RNI84AEZ0Z_9
T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_20
T_8_12_wire_logic_cluster/lc_4/cout
T_8_12_wire_logic_cluster/lc_5/in_3

Net : SPI_Master_INST.Bit_Index_RNIGHHMZ0Z_10
T_7_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_19
T_8_12_wire_logic_cluster/lc_3/cout
T_8_12_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_INST.Bit_Index_RNIJKHMZ0Z_13
T_9_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_18
T_8_12_wire_logic_cluster/lc_2/cout
T_8_12_wire_logic_cluster/lc_3/in_3

Net : SPI_Master_INST.un1_Bit_Index_cry_17
T_8_12_wire_logic_cluster/lc_1/cout
T_8_12_wire_logic_cluster/lc_2/in_3

Net : SPI_Master_INST.Bit_Index_RNIIJHMZ0Z_12
T_7_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g2_0
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_16
T_8_12_wire_logic_cluster/lc_0/cout
T_8_12_wire_logic_cluster/lc_1/in_3

Net : SPI_Master_INST.Bit_Index_RNIKLHMZ0Z_14
T_7_10_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_8_12_0_
T_8_12_wire_logic_cluster/carry_in_mux/cout
T_8_12_wire_logic_cluster/lc_0/in_3

Net : SPI_Master_INST.Bit_Index_RNIMNHMZ0Z_16
T_9_10_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_42
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.Bit_Index_RNILMHMZ0Z_15
T_9_10_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_Master_INST.Bit_Index_RNINOHMZ0Z_17
T_7_11_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g2_7
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_14
T_8_11_wire_logic_cluster/lc_6/cout
T_8_11_wire_logic_cluster/lc_7/in_3

Net : SPI_Master_INST.Bit_Index_RNIOPHMZ0Z_18
T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g2_1
T_8_12_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_13
T_8_11_wire_logic_cluster/lc_5/cout
T_8_11_wire_logic_cluster/lc_6/in_3

Net : SPI_Master_INST.Bit_Index_RNIPQHMZ0Z_19
T_7_11_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_12
T_8_11_wire_logic_cluster/lc_4/cout
T_8_11_wire_logic_cluster/lc_5/in_3

Net : SPI_Master_INST.Bit_Index_RNIHJIMZ0Z_20
T_9_11_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g0_2
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_INST.Bit_Index_RNIOQIMZ0Z_27
T_7_12_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_44
T_8_13_sp4_h_l_3
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_11
T_8_11_wire_logic_cluster/lc_3/cout
T_8_11_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_INST.Bit_Index_RNIIKIMZ0Z_21
T_9_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_10
T_8_11_wire_logic_cluster/lc_2/cout
T_8_11_wire_logic_cluster/lc_3/in_3

Net : SPI_Master_INST.Bit_Index_RNIJLIMZ0Z_22
T_7_11_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_INST.Bit_Index_RNILNIMZ0Z_24
T_7_10_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_46
T_8_12_sp4_v_t_42
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_9
T_8_11_wire_logic_cluster/lc_1/cout
T_8_11_wire_logic_cluster/lc_2/in_3

Net : SPI_Master_INST.Bit_Index_RNIKMIMZ0Z_23
T_9_10_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_36
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_8
T_8_11_wire_logic_cluster/lc_0/cout
T_8_11_wire_logic_cluster/lc_1/in_3

Net : SPI_Master_INST.Bit_Index_RNINPIMZ0Z_26
T_7_12_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_11_0_
T_8_11_wire_logic_cluster/carry_in_mux/cout
T_8_11_wire_logic_cluster/lc_0/in_3

Net : SPI_Master_INST.Bit_Index_RNIMOIMZ0Z_25
T_8_9_wire_logic_cluster/lc_7/out
T_8_4_sp12_v_t_22
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.preset_fifo_full
T_5_7_wire_logic_cluster/lc_1/out
T_5_0_span12_vert_14
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/s_r

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_3
T_5_12_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_2/in_3

T_5_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g1_3
T_5_12_wire_logic_cluster/lc_3/in_1

End 

Net : async_fifo_inst.check_equal_addr
T_5_8_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_4/in_3

End 

Net : async_fifo_inst.check_equal_addr_NE_0_cascade_
T_5_8_wire_logic_cluster/lc_4/ltout
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_2
T_5_12_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_3/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.check_equal_addr_NE_5
T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : async_fifo_inst.rd_ptr_2
T_5_11_wire_logic_cluster/lc_3/out
T_5_2_sp12_v_t_22
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/RADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/RADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/RADDR_2
T_3_6_upADDR_2
T_3_6_wire_bram/ram/RADDR_2
T_3_4_upADDR_2
T_3_4_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/RADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/RADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/RADDR_2
T_3_6_upADDR_2
T_3_6_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/RADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/RADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/RADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2
T_3_14_upADDR_2
T_3_14_wire_bram/ram/RADDR_2

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_sp4_h_l_11
T_4_11_sp4_v_t_40
T_4_15_sp4_v_t_45
T_3_16_lc_trk_g3_5
T_3_16_input0_2
T_3_16_wire_bram/ram/RADDR_2

End 

Net : SPI_Master_INST.Bit_Index_RNIPRIMZ0Z_28
T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_4/in_1

End 

Net : async_fifo_inst.count_RNI44I82_0_10
T_6_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g1_6
T_6_7_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_clearZ0
T_1_8_wire_logic_cluster/lc_1/out
T_0_8_lc_trk_g0_1
T_0_8_wire_gbuf/in

End 

Net : fifo_clear_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_9_glb2local_1
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_3/in_0

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

End 

Net : async_fifo_inst.wr_ptr_counter_inst.un2_going_empty_0_i
T_5_9_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : async_fifo_inst.check_equal_addr_NE_7_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : async_fifo_inst.wr_ptr_counter_inst.check_equal_addr_NE_3_cascade_
T_5_8_wire_logic_cluster/lc_0/ltout
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : async_fifo_inst.rd_ptr_8
T_5_11_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_40
T_5_6_sp4_v_t_45
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/RADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/RADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/RADDR_8
T_3_6_upADDR_8
T_3_6_wire_bram/ram/RADDR_8
T_3_4_upADDR_8
T_3_4_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/RADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/RADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/RADDR_8
T_3_6_upADDR_8
T_3_6_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/RADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/RADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/RADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8
T_3_14_upADDR_8
T_3_14_wire_bram/ram/RADDR_8

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_3_11_sp4_v_t_43
T_3_15_sp4_v_t_43
T_3_16_lc_trk_g3_3
T_3_16_input2_0
T_3_16_wire_bram/ram/RADDR_8

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_8
T_5_13_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_37
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_5_9_sp4_v_t_37
T_5_11_lc_trk_g3_0
T_5_11_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g3_0
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_6
T_8_10_wire_logic_cluster/lc_6/cout
T_8_10_wire_logic_cluster/lc_7/in_3

Net : SPI_Master_INST.Bit_Index_RNIQSIMZ0Z_29
T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_8_13_lc_trk_g2_2
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : async_fifo_inst.rd_ptr_3
T_5_11_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_41
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/RADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/RADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/RADDR_3
T_3_6_upADDR_3
T_3_6_wire_bram/ram/RADDR_3
T_3_4_upADDR_3
T_3_4_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/RADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/RADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/RADDR_3
T_3_6_upADDR_3
T_3_6_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/RADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/RADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/RADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3
T_3_14_upADDR_3
T_3_14_wire_bram/ram/RADDR_3

T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_4_11_sp4_v_t_44
T_4_15_sp4_v_t_40
T_3_16_lc_trk_g3_0
T_3_16_input0_3
T_3_16_wire_bram/ram/RADDR_3

End 

Net : async_fifo_inst.rd_ptr_9
T_5_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9
T_3_12_upADDR_9
T_3_12_wire_bram/ram/RADDR_9
T_3_10_upADDR_9
T_3_10_wire_bram/ram/RADDR_9
T_3_8_upADDR_9
T_3_8_wire_bram/ram/RADDR_9
T_3_6_upADDR_9
T_3_6_wire_bram/ram/RADDR_9
T_3_4_upADDR_9
T_3_4_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9
T_3_12_upADDR_9
T_3_12_wire_bram/ram/RADDR_9
T_3_10_upADDR_9
T_3_10_wire_bram/ram/RADDR_9
T_3_8_upADDR_9
T_3_8_wire_bram/ram/RADDR_9
T_3_6_upADDR_9
T_3_6_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9
T_3_12_upADDR_9
T_3_12_wire_bram/ram/RADDR_9
T_3_10_upADDR_9
T_3_10_wire_bram/ram/RADDR_9
T_3_8_upADDR_9
T_3_8_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9
T_3_12_upADDR_9
T_3_12_wire_bram/ram/RADDR_9
T_3_10_upADDR_9
T_3_10_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9
T_3_12_upADDR_9
T_3_12_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9
T_3_14_upADDR_9
T_3_14_wire_bram/ram/RADDR_9

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_8_sp4_v_t_38
T_4_12_sp4_v_t_43
T_3_16_lc_trk_g1_6
T_3_16_input2_1
T_3_16_wire_bram/ram/RADDR_9

End 

Net : async_fifo_inst.count_9
T_5_13_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_42
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_42
T_5_6_sp4_v_t_38
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_42
T_5_6_sp4_v_t_47
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.rd_ptr_10
T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_5_6_sp4_v_t_44
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_10_sp4_v_t_44
T_5_6_sp4_v_t_44
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_5/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10
T_3_12_upADDR_10
T_3_12_wire_bram/ram/RADDR_10
T_3_10_upADDR_10
T_3_10_wire_bram/ram/RADDR_10
T_3_8_upADDR_10
T_3_8_wire_bram/ram/RADDR_10
T_3_6_upADDR_10
T_3_6_wire_bram/ram/RADDR_10
T_3_4_upADDR_10
T_3_4_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10
T_3_12_upADDR_10
T_3_12_wire_bram/ram/RADDR_10
T_3_10_upADDR_10
T_3_10_wire_bram/ram/RADDR_10
T_3_8_upADDR_10
T_3_8_wire_bram/ram/RADDR_10
T_3_6_upADDR_10
T_3_6_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10
T_3_12_upADDR_10
T_3_12_wire_bram/ram/RADDR_10
T_3_10_upADDR_10
T_3_10_wire_bram/ram/RADDR_10
T_3_8_upADDR_10
T_3_8_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10
T_3_12_upADDR_10
T_3_12_wire_bram/ram/RADDR_10
T_3_10_upADDR_10
T_3_10_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10
T_3_12_upADDR_10
T_3_12_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10
T_3_14_upADDR_10
T_3_14_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_12_sp4_v_t_36
T_2_16_sp4_h_l_1
T_3_16_lc_trk_g3_1
T_3_16_input2_2
T_3_16_wire_bram/ram/RADDR_10

T_5_13_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.sclk_riseZ0
T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_9_11_lc_trk_g2_6
T_9_11_input_2_6
T_9_11_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_9_10_lc_trk_g3_1
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_9_11_lc_trk_g2_6
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_3
T_9_10_lc_trk_g2_3
T_9_10_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_9_11_lc_trk_g2_6
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_43
T_4_11_sp4_h_l_6
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_1/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_9_lc_trk_g1_3
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_4
T_5_12_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_5/in_3

T_5_12_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g3_4
T_5_12_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_5
T_8_10_wire_logic_cluster/lc_5/cout
T_8_10_wire_logic_cluster/lc_6/in_3

Net : async_fifo_inst.rd_ptr_7
T_5_11_wire_logic_cluster/lc_0/out
T_5_7_sp12_v_t_23
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_0/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/RADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/RADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/RADDR_7
T_3_6_upADDR_7
T_3_6_wire_bram/ram/RADDR_7
T_3_4_upADDR_7
T_3_4_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/RADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/RADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/RADDR_7
T_3_6_upADDR_7
T_3_6_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/RADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/RADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/RADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7
T_3_14_upADDR_7
T_3_14_wire_bram/ram/RADDR_7

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_4_11_sp4_v_t_46
T_4_15_sp4_v_t_42
T_3_16_lc_trk_g3_2
T_3_16_input0_7
T_3_16_wire_bram/ram/RADDR_7

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_4
T_8_10_wire_logic_cluster/lc_4/cout
T_8_10_wire_logic_cluster/lc_5/in_3

Net : async_fifo_inst.check_equal_addr_NE_2
T_5_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_2/in_0

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_6
T_5_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_6/in_1

T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_6/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_7
T_5_12_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_4/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_0/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_7/in_1

End 

Net : async_fifo_inst.rd_ptr_6
T_4_11_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_44
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_5/in_0

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/RADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/RADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/RADDR_6
T_3_6_upADDR_6
T_3_6_wire_bram/ram/RADDR_6
T_3_4_upADDR_6
T_3_4_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/RADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/RADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/RADDR_6
T_3_6_upADDR_6
T_3_6_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/RADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/RADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/RADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6
T_3_14_upADDR_6
T_3_14_wire_bram/ram/RADDR_6

T_4_11_wire_logic_cluster/lc_4/out
T_4_10_sp4_v_t_40
T_4_14_sp4_v_t_36
T_3_16_lc_trk_g1_1
T_3_16_input0_6
T_3_16_wire_bram/ram/RADDR_6

End 

Net : async_fifo_inst.check_equal_addr_NE_1
T_5_9_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_2/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_1
T_5_12_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_1/in_1

End 

Net : async_fifo_inst.rd_ptr_1
T_5_11_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/RADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/RADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/RADDR_1
T_3_6_upADDR_1
T_3_6_wire_bram/ram/RADDR_1
T_3_4_upADDR_1
T_3_4_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/RADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/RADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/RADDR_1
T_3_6_upADDR_1
T_3_6_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/RADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/RADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/RADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1
T_3_14_upADDR_1
T_3_14_wire_bram/ram/RADDR_1

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_sp4_v_t_36
T_4_15_sp4_v_t_44
T_3_16_lc_trk_g3_4
T_3_16_input0_1
T_3_16_wire_bram/ram/RADDR_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_5
T_5_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_6/in_3

T_5_12_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : async_fifo_inst.rd_ptr_4
T_5_11_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_46
T_5_9_lc_trk_g2_3
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/RADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/RADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/RADDR_4
T_3_6_upADDR_4
T_3_6_wire_bram/ram/RADDR_4
T_3_4_upADDR_4
T_3_4_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/RADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/RADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/RADDR_4
T_3_6_upADDR_4
T_3_6_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/RADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/RADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/RADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4
T_3_14_upADDR_4
T_3_14_wire_bram/ram/RADDR_4

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_0_16_span12_horz_14
T_3_16_lc_trk_g1_5
T_3_16_input0_4
T_3_16_wire_bram/ram/RADDR_4

End 

Net : async_fifo_inst.rd_ptr_5
T_5_11_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_36
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_5/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/RADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/RADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/RADDR_5
T_3_6_upADDR_5
T_3_6_wire_bram/ram/RADDR_5
T_3_4_upADDR_5
T_3_4_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/RADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/RADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/RADDR_5
T_3_6_upADDR_5
T_3_6_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/RADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/RADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/RADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5
T_3_14_upADDR_5
T_3_14_wire_bram/ram/RADDR_5

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_sp12_h_l_0
T_3_11_sp12_v_t_23
T_3_16_lc_trk_g2_7
T_3_16_input0_5
T_3_16_wire_bram/ram/RADDR_5

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_3
T_8_10_wire_logic_cluster/lc_3/cout
T_8_10_wire_logic_cluster/lc_4/in_3

Net : SPI_Master_INST.un1_Bit_Index_axb_30
T_7_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_2
T_8_10_wire_logic_cluster/lc_2/cout
T_8_10_wire_logic_cluster/lc_3/in_3

Net : async_fifo_inst.wr_ptr_counter_inst.check_equal_addr_9
T_5_9_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_5/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.going_full_cascade_
T_6_8_wire_logic_cluster/lc_5/ltout
T_6_8_wire_logic_cluster/lc_6/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_1
T_8_10_wire_logic_cluster/lc_1/cout
T_8_10_wire_logic_cluster/lc_2/in_3

Net : async_fifo_inst.wr_ptr_counter_inst.check_equal_addr_9_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : SPI_Master_INST.un1_Bit_Index_cry_0
T_8_10_wire_logic_cluster/lc_0/cout
T_8_10_wire_logic_cluster/lc_1/in_3

Net : async_fifo_inst.rd_ptr_counter_inst.countZ0Z_0
T_5_12_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_7/in_1

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g3_0
T_5_12_wire_logic_cluster/lc_0/in_1

End 

Net : async_fifo_inst.rd_ptr_0
T_5_11_wire_logic_cluster/lc_7/out
T_5_6_sp12_v_t_22
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/RADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/RADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/RADDR_0
T_3_6_upADDR_0
T_3_6_wire_bram/ram/RADDR_0
T_3_4_upADDR_0
T_3_4_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/RADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/RADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/RADDR_0
T_3_6_upADDR_0
T_3_6_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/RADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/RADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/RADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0
T_3_14_upADDR_0
T_3_14_wire_bram/ram/RADDR_0

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_3
T_4_11_sp4_v_t_38
T_4_15_sp4_v_t_38
T_3_16_lc_trk_g2_6
T_3_16_input0_0
T_3_16_wire_bram/ram/RADDR_0

End 

Net : async_fifo_inst.preset_fifo_empty
T_6_7_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/s_r

End 

Net : SPI_Master_INST.un1_w_tc_counter_datalto30_i_a2_7_c_RNIIK1OZ0
T_7_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_input_2_7
T_6_11_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_rd_un1_fifo_empty_flag
T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_3_5_sp4_h_l_3
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_0_13_span4_horz_26
T_2_13_sp4_v_t_42
T_2_14_lc_trk_g2_2
T_2_14_wire_logic_cluster/lc_1/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_2_9_sp4_v_t_39
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_2_9_sp4_v_t_39
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_5_sp4_v_t_38
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_0_9_span4_horz_30
T_1_9_lc_trk_g3_3
T_1_9_wire_logic_cluster/lc_4/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_4_13_lc_trk_g2_2
T_4_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_4_13_lc_trk_g2_2
T_4_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_13_sp4_h_l_2
T_4_13_lc_trk_g2_2
T_4_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

T_6_12_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_44
T_3_9_sp4_h_l_3
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_2/cen

End 

Net : async_fifo_inst.fifo_empty_flag
T_7_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_41
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_41
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_41
T_6_12_lc_trk_g1_4
T_6_12_input_2_3
T_6_12_wire_logic_cluster/lc_3/in_2

End 

Net : async_fifo_inst.wr_ptr_2_cascade_
T_5_8_wire_logic_cluster/lc_3/ltout
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : SPI_Master_INST.N_58_i_g
T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_10_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : SPI_Master_INST.sclk_fallZ0
T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_7_10_lc_trk_g0_6
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_4_11_sp4_h_l_3
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_INST.N_58_i
T_7_10_wire_logic_cluster/lc_2/out
T_7_8_sp12_v_t_23
T_7_17_lc_trk_g0_7
T_7_17_wire_gbuf/in

End 

Net : async_fifo_inst.wr_ptr_5_cascade_
T_5_9_wire_logic_cluster/lc_4/ltout
T_5_9_wire_logic_cluster/lc_5/in_2

End 

Net : SPI_Master_INST.st_currentZ0Z_0
T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_11_lc_trk_g1_0
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_9_sp4_v_t_47
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_7_sp4_v_t_36
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_11_sp4_v_t_45
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_8_lc_trk_g2_7
T_2_8_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_12_lc_trk_g2_7
T_2_12_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_12_lc_trk_g2_7
T_2_12_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_12_lc_trk_g2_7
T_2_12_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_2_11_sp12_v_t_23
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_7_sp4_v_t_36
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_11_sp4_v_t_39
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_5/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_4/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_3_11_sp12_h_l_0
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g2_0
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

End 

Net : async_fifo_inst.fifo_empty_flag_i
T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_47
T_6_12_sp4_v_t_43
T_5_13_lc_trk_g3_3
T_5_13_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

T_6_12_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_39
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_0/cen

End 

Net : SPI_Master_INST.st_currentZ0Z_1
T_6_11_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_6
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_5_11_sp4_h_l_6
T_4_7_sp4_v_t_43
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : w_resetZ0
T_6_12_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g0_0
T_6_13_wire_logic_cluster/lc_5/in_1

T_6_12_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : w_reset_i
T_6_13_wire_logic_cluster/lc_5/out
T_6_6_sp12_v_t_22
T_6_17_lc_trk_g1_2
T_6_17_wire_gbuf/in

End 

Net : w_reset_i_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_5/s_r

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_5/s_r

End 

Net : w_tx_end
T_6_11_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_rd_data_13
T_3_16_wire_bram/ram/RDATA_11
T_3_13_sp4_v_t_46
T_4_13_sp4_h_l_11
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_wr_dataZ0Z_6
T_4_7_wire_logic_cluster/lc_1/out
T_4_5_sp4_v_t_47
T_3_9_lc_trk_g2_2
T_3_9_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_9
T_4_10_wire_logic_cluster/lc_5/out
T_4_8_sp4_v_t_39
T_0_12_span4_horz_7
T_3_12_lc_trk_g2_2
T_3_12_wire_bram/ram/WDATA_11

End 

Net : fifo_rd_data_4
T_3_7_wire_bram/ram/RDATA_3
T_3_6_sp4_v_t_38
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_4/in_0

End 

Net : SPI_Master_INST.N_59_i
T_4_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_39
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_2/in_1

End 

Net : fifo_rd_data_0
T_3_3_wire_bram/ram/RDATA_3
T_3_2_sp4_v_t_38
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_rd_data_6
T_3_9_wire_bram/ram/RDATA_3
T_0_9_span4_horz_3
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_9
T_5_13_wire_logic_cluster/lc_1/cout
T_5_13_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_rd_enZ0
T_6_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g3_3
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g2_3
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_rd_data_1
T_3_4_wire_bram/ram/RDATA_11
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_1/in_0

End 

Net : fifo_rd_data_3
T_3_6_wire_bram/ram/RDATA_11
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_4/in_0

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_8
T_5_13_wire_logic_cluster/lc_0/cout
T_5_13_wire_logic_cluster/lc_1/in_3

Net : SineDDS_INST.un1_r_nco_cry_30
T_8_4_wire_logic_cluster/lc_5/cout
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : SineDDS_INST.r_ncoZ0Z_1
T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_0/in_1

End 

Net : SineDDS_INST.r_fcw_1
T_7_2_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g3_5
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g3_5
T_8_1_input_2_2
T_8_1_wire_logic_cluster/lc_2/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_input_2_5
T_8_1_wire_logic_cluster/lc_5/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_input_2_1
T_8_2_wire_logic_cluster/lc_1/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_input_2_3
T_8_2_wire_logic_cluster/lc_3/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_input_2_4
T_8_2_wire_logic_cluster/lc_4/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_input_2_5
T_8_2_wire_logic_cluster/lc_5/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g3_5
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g3_5
T_8_3_input_2_2
T_8_3_wire_logic_cluster/lc_2/in_2

End 

Net : SineDDS_INST.un1_r_nco_cry_29
T_8_4_wire_logic_cluster/lc_4/cout
T_8_4_wire_logic_cluster/lc_5/in_3

Net : SineDDS_INST.r_ncoZ0Z_2
T_8_1_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : fifo_rd_data_9
T_3_12_wire_bram/ram/RDATA_11
T_2_11_lc_trk_g2_3
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_rd_data_12
T_3_15_wire_bram/ram/RDATA_3
T_2_14_lc_trk_g2_3
T_2_14_wire_logic_cluster/lc_4/in_3

End 

Net : fifo_rd_data_7
T_3_10_wire_bram/ram/RDATA_11
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : fifo_rd_data_8
T_3_11_wire_bram/ram/RDATA_3
T_2_11_lc_trk_g3_3
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_rd_data_11
T_3_14_wire_bram/ram/RDATA_11
T_4_13_lc_trk_g3_3
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : fifo_rd_data_10
T_3_13_wire_bram/ram/RDATA_3
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_rd_data_2
T_3_5_wire_bram/ram/RDATA_3
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : fifo_rd_data_5
T_3_8_wire_bram/ram/RDATA_11
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_5_13_0_
T_5_13_wire_logic_cluster/carry_in_mux/cout
T_5_13_wire_logic_cluster/lc_0/in_3

Net : SineDDS_INST.un1_r_nco_cry_28
T_8_4_wire_logic_cluster/lc_3/cout
T_8_4_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.r_ncoZ0Z_3
T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.un1_r_nco_cry_27
T_8_4_wire_logic_cluster/lc_2/cout
T_8_4_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.r_ncoZ0Z_4
T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : SineDDS_INST.un1_r_nco_cry_26
T_8_4_wire_logic_cluster/lc_1/cout
T_8_4_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.r_ncoZ0Z_5
T_8_1_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_4/in_1

End 

Net : SineDDS_INST.un1_r_nco_cry_25
T_8_4_wire_logic_cluster/lc_0/cout
T_8_4_wire_logic_cluster/lc_1/in_3

Net : SineDDS_INST.r_ncoZ0Z_6
T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g1_5
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_4_0_
T_8_4_wire_logic_cluster/carry_in_mux/cout
T_8_4_wire_logic_cluster/lc_0/in_3

Net : SineDDS_INST.r_ncoZ0Z_7
T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_6/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_6
T_5_12_wire_logic_cluster/lc_6/cout
T_5_12_wire_logic_cluster/lc_7/in_3

Net : SineDDS_INST.r_ncoZ0Z_8
T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_wire_logic_cluster/lc_7/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_5
T_5_12_wire_logic_cluster/lc_5/cout
T_5_12_wire_logic_cluster/lc_6/in_3

Net : SineDDS_INST.un1_r_nco_cry_23
T_8_3_wire_logic_cluster/lc_6/cout
T_8_3_wire_logic_cluster/lc_7/in_3

Net : SineDDS_INST.un1_r_nco_cry_22
T_8_3_wire_logic_cluster/lc_5/cout
T_8_3_wire_logic_cluster/lc_6/in_3

Net : SineDDS_INST.r_ncoZ0Z_9
T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_4
T_5_12_wire_logic_cluster/lc_4/cout
T_5_12_wire_logic_cluster/lc_5/in_3

Net : SineDDS_INST.un1_r_nco_cry_21
T_8_3_wire_logic_cluster/lc_4/cout
T_8_3_wire_logic_cluster/lc_5/in_3

Net : SineDDS_INST.r_ncoZ0Z_10
T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : dds_clk_counterZ0Z_3
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_sp4_h_l_1
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_7/in_3

End 

Net : SineDDS_INST.un1_r_nco_cry_20
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.r_ncoZ0Z_11
T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g1_2
T_8_2_wire_logic_cluster/lc_2/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_9
T_6_10_wire_logic_cluster/lc_1/cout
T_6_10_wire_logic_cluster/lc_2/in_3

End 

Net : fifo_full_flag
T_5_6_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : async_fifo_inst.N_166_1
T_6_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_44
T_6_9_lc_trk_g0_4
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_44
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_0/in_3

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_3
T_5_12_wire_logic_cluster/lc_3/cout
T_5_12_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.un1_r_nco_cry_19
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.r_ncoZ0Z_12
T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_3/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_8
T_6_10_wire_logic_cluster/lc_0/cout
T_6_10_wire_logic_cluster/lc_1/in_3

Net : SineDDS_INST.un1_r_nco_cry_18
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.r_ncoZ0Z_13
T_8_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_12
T_2_13_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_42
T_3_12_sp4_h_l_0
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_6_10_0_
T_6_10_wire_logic_cluster/carry_in_mux/cout
T_6_10_wire_logic_cluster/lc_0/in_3

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_2
T_5_12_wire_logic_cluster/lc_2/cout
T_5_12_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.un1_r_nco_cry_17
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : SineDDS_INST.r_ncoZ0Z_14
T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_3_0_
T_8_3_wire_logic_cluster/carry_in_mux/cout
T_8_3_wire_logic_cluster/lc_0/in_3

Net : SineDDS_INST.lut_value_1_0_4_NEW_1
T_10_10_wire_bram/ram/RDATA_11
T_10_9_sp4_v_t_38
T_10_5_sp4_v_t_43
T_7_5_sp4_h_l_0
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_1/in_0

T_10_10_wire_bram/ram/RDATA_11
T_10_9_sp4_v_t_38
T_10_5_sp4_v_t_43
T_7_5_sp4_h_l_0
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : SineDDS_INST.r_ncoZ0Z_15
T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_6/in_1

End 

Net : r_Data_to_DACZ0Z_10
T_4_13_wire_logic_cluster/lc_2/out
T_0_13_span12_horz_4
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_2/in_0

End 

Net : r_Data_to_DACZ0Z_7
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp12_v_t_22
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_2/in_0

End 

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_1
T_5_12_wire_logic_cluster/lc_1/cout
T_5_12_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.r_ncoZ0Z_16
T_8_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g3_7
T_8_2_wire_logic_cluster/lc_7/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_6
T_6_9_wire_logic_cluster/lc_6/cout
T_6_9_wire_logic_cluster/lc_7/in_3

Net : SPI_Master_INST.Tx_DataZ0Z_4
T_2_6_wire_logic_cluster/lc_3/out
T_2_5_sp12_v_t_22
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_6/in_1

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_5
T_6_9_wire_logic_cluster/lc_5/cout
T_6_9_wire_logic_cluster/lc_6/in_3

Net : r_Data_to_DACZ0Z_11
T_4_13_wire_logic_cluster/lc_3/out
T_2_13_sp4_h_l_3
T_2_13_lc_trk_g0_6
T_2_13_wire_logic_cluster/lc_4/in_0

End 

Net : r_Data_to_DACZ0Z_4
T_2_9_wire_logic_cluster/lc_4/out
T_3_5_sp4_v_t_44
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_3/in_0

End 

Net : SineDDS_INST.un1_r_nco_cry_15
T_8_2_wire_logic_cluster/lc_6/cout
T_8_2_wire_logic_cluster/lc_7/in_3

Net : async_fifo_inst.rd_ptr_counter_inst.count_cry_0
T_5_12_wire_logic_cluster/lc_0/cout
T_5_12_wire_logic_cluster/lc_1/in_3

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_4
T_6_9_wire_logic_cluster/lc_4/cout
T_6_9_wire_logic_cluster/lc_5/in_3

Net : SPI_Master_INST.Tx_DataZ0Z_5
T_2_8_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_44
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_3/in_1

End 

Net : SineDDS_INST.un1_r_nco_cry_14
T_8_2_wire_logic_cluster/lc_5/cout
T_8_2_wire_logic_cluster/lc_6/in_3

Net : SPI_Master_INST.Tx_DataZ0Z_6
T_2_10_wire_logic_cluster/lc_3/out
T_2_9_sp4_v_t_38
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.r_ncoZ0Z_17
T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : SineDDS_INST.r_ncoZ0Z_22
T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/RADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/RADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/RADDR_1
T_10_4_upADDR_1
T_10_4_wire_bram/ram/RADDR_1
T_10_2_upADDR_1
T_10_2_wire_bram/ram/RADDR_1

T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/RADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/RADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/RADDR_1
T_10_4_upADDR_1
T_10_4_wire_bram/ram/RADDR_1

T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/RADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/RADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/RADDR_1

T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/RADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/RADDR_1

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/in_1

T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/RADDR_1

T_8_3_wire_logic_cluster/lc_5/out
T_0_3_span12_horz_2
T_11_3_sp12_v_t_22
T_11_10_sp4_v_t_38
T_10_12_lc_trk_g0_3
T_10_12_input0_1
T_10_12_wire_bram/ram/RADDR_1

End 

Net : SineDDS_INST.r_ncoZ0Z_21
T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/RADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/RADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/RADDR_0
T_10_4_upADDR_0
T_10_4_wire_bram/ram/RADDR_0
T_10_2_upADDR_0
T_10_2_wire_bram/ram/RADDR_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/RADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/RADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/RADDR_0
T_10_4_upADDR_0
T_10_4_wire_bram/ram/RADDR_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/RADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/RADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/RADDR_0

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_4/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/RADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/RADDR_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/RADDR_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_sp4_h_l_0
T_10_3_sp4_v_t_37
T_10_7_sp4_v_t_38
T_10_11_sp4_v_t_43
T_10_12_lc_trk_g3_3
T_10_12_input0_0
T_10_12_wire_bram/ram/RADDR_0

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_3
T_6_9_wire_logic_cluster/lc_3/cout
T_6_9_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.lut_value_1_0_2_NEW_1
T_10_6_wire_bram/ram/RDATA_11
T_10_5_sp4_v_t_38
T_7_5_sp4_h_l_9
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_2/in_3

T_10_6_wire_bram/ram/RDATA_11
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_6/in_3

End 

Net : SineDDS_INST.lut_value_1_0_5_NEW_0
T_10_11_wire_bram/ram/RDATA_3
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_6/in_3

T_10_11_wire_bram/ram/RDATA_3
T_10_7_sp4_v_t_43
T_7_7_sp4_h_l_6
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : SineDDS_INST.un1_r_nco_cry_13
T_8_2_wire_logic_cluster/lc_4/cout
T_8_2_wire_logic_cluster/lc_5/in_3

Net : SineDDS_INST.r_ncoZ0Z_18
T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : SineDDS_INST.lut_value_1_0_0_NEW_1
T_10_2_wire_bram/ram/RDATA_11
T_8_2_sp4_h_l_3
T_7_0_span4_vert_14
T_6_1_lc_trk_g2_6
T_6_1_wire_logic_cluster/lc_7/in_3

T_10_2_wire_bram/ram/RDATA_11
T_4_2_sp12_h_l_1
T_6_2_lc_trk_g0_6
T_6_2_wire_logic_cluster/lc_5/in_3

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_2
T_6_9_wire_logic_cluster/lc_2/cout
T_6_9_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.r_ncoZ0Z_24
T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/RADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/RADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/RADDR_3
T_10_4_upADDR_3
T_10_4_wire_bram/ram/RADDR_3
T_10_2_upADDR_3
T_10_2_wire_bram/ram/RADDR_3

T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/RADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/RADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/RADDR_3
T_10_4_upADDR_3
T_10_4_wire_bram/ram/RADDR_3

T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/RADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/RADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/RADDR_3

T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/RADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/RADDR_3

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_7/in_1

T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/RADDR_3

T_8_3_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_39
T_9_4_sp4_v_t_47
T_9_8_sp4_v_t_47
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g0_1
T_10_12_input0_3
T_10_12_wire_bram/ram/RADDR_3

End 

Net : SineDDS_INST.un1_r_nco_cry_12
T_8_2_wire_logic_cluster/lc_3/cout
T_8_2_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.r_ncoZ0Z_19
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.lut_value_1_0_3_NEW_1
T_10_8_wire_bram/ram/RDATA_11
T_10_5_sp4_v_t_46
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_7/in_1

T_10_8_wire_bram/ram/RDATA_11
T_10_5_sp4_v_t_46
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_6/in_3

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_1
T_6_9_wire_logic_cluster/lc_1/cout
T_6_9_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.r_ncoZ0Z_20
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_3/in_1

End 

Net : SineDDS_INST.un1_r_nco_cry_11
T_8_2_wire_logic_cluster/lc_2/cout
T_8_2_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.lut_value_1_0_3_NEW_0
T_10_7_wire_bram/ram/RDATA_3
T_8_7_sp4_h_l_3
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_4/in_3

T_10_7_wire_bram/ram/RDATA_3
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : SineDDS_INST.lut_value_1_0_2_NEW_0
T_10_5_wire_bram/ram/RDATA_3
T_8_5_sp4_h_l_3
T_8_5_lc_trk_g1_6
T_8_5_wire_logic_cluster/lc_0/in_3

T_10_5_wire_bram/ram/RDATA_3
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_3/in_3

End 

Net : SineDDS_INST.r_ncoZ0Z_29
T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/RADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/RADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/RADDR_8
T_10_4_upADDR_8
T_10_4_wire_bram/ram/RADDR_8
T_10_2_upADDR_8
T_10_2_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/RADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/RADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/RADDR_8
T_10_4_upADDR_8
T_10_4_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/RADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/RADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/RADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_7_4_sp4_h_l_0
T_10_4_sp4_v_t_40
T_10_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input2_0
T_10_12_wire_bram/ram/RADDR_8

T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : SineDDS_INST.r_ncoZ0Z_30
T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9
T_10_10_upADDR_9
T_10_10_wire_bram/ram/RADDR_9
T_10_8_upADDR_9
T_10_8_wire_bram/ram/RADDR_9
T_10_6_upADDR_9
T_10_6_wire_bram/ram/RADDR_9
T_10_4_upADDR_9
T_10_4_wire_bram/ram/RADDR_9
T_10_2_upADDR_9
T_10_2_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9
T_10_10_upADDR_9
T_10_10_wire_bram/ram/RADDR_9
T_10_8_upADDR_9
T_10_8_wire_bram/ram/RADDR_9
T_10_6_upADDR_9
T_10_6_wire_bram/ram/RADDR_9
T_10_4_upADDR_9
T_10_4_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9
T_10_10_upADDR_9
T_10_10_wire_bram/ram/RADDR_9
T_10_8_upADDR_9
T_10_8_wire_bram/ram/RADDR_9
T_10_6_upADDR_9
T_10_6_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9
T_10_10_upADDR_9
T_10_10_wire_bram/ram/RADDR_9
T_10_8_upADDR_9
T_10_8_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9
T_10_10_upADDR_9
T_10_10_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_42
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_input2_1
T_10_12_wire_bram/ram/RADDR_9

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : SineDDS_INST.r_ncoZ0Z_26
T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/RADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/RADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/RADDR_5
T_10_4_upADDR_5
T_10_4_wire_bram/ram/RADDR_5
T_10_2_upADDR_5
T_10_2_wire_bram/ram/RADDR_5

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/RADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/RADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/RADDR_5
T_10_4_upADDR_5
T_10_4_wire_bram/ram/RADDR_5

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/RADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/RADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/RADDR_5

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/RADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/RADDR_5

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/RADDR_5

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_11_4_sp4_v_t_37
T_11_8_sp4_v_t_37
T_10_12_lc_trk_g1_0
T_10_12_input0_5
T_10_12_wire_bram/ram/RADDR_5

End 

Net : SineDDS_INST.r_ncoZ0Z_27
T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/RADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/RADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/RADDR_6
T_10_4_upADDR_6
T_10_4_wire_bram/ram/RADDR_6
T_10_2_upADDR_6
T_10_2_wire_bram/ram/RADDR_6

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/RADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/RADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/RADDR_6
T_10_4_upADDR_6
T_10_4_wire_bram/ram/RADDR_6

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/RADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/RADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/RADDR_6

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/RADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/RADDR_6

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_2/in_1

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/RADDR_6

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_sp4_h_l_9
T_11_4_sp4_v_t_39
T_11_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_input0_6
T_10_12_wire_bram/ram/RADDR_6

End 

Net : SineDDS_INST.r_ncoZ0Z_28
T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/RADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/RADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/RADDR_7
T_10_4_upADDR_7
T_10_4_wire_bram/ram/RADDR_7
T_10_2_upADDR_7
T_10_2_wire_bram/ram/RADDR_7

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/RADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/RADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/RADDR_7
T_10_4_upADDR_7
T_10_4_wire_bram/ram/RADDR_7

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/RADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/RADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/RADDR_7

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/RADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/RADDR_7

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/RADDR_7

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_3/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_10_12_lc_trk_g2_3
T_10_12_input0_7
T_10_12_wire_bram/ram/RADDR_7

End 

Net : async_fifo_inst.wr_ptr_counter_inst.count_cry_0
T_6_9_wire_logic_cluster/lc_0/cout
T_6_9_wire_logic_cluster/lc_1/in_3

Net : SineDDS_INST.r_ncoZ0Z_31
T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10
T_10_10_upADDR_10
T_10_10_wire_bram/ram/RADDR_10
T_10_8_upADDR_10
T_10_8_wire_bram/ram/RADDR_10
T_10_6_upADDR_10
T_10_6_wire_bram/ram/RADDR_10
T_10_4_upADDR_10
T_10_4_wire_bram/ram/RADDR_10
T_10_2_upADDR_10
T_10_2_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10
T_10_10_upADDR_10
T_10_10_wire_bram/ram/RADDR_10
T_10_8_upADDR_10
T_10_8_wire_bram/ram/RADDR_10
T_10_6_upADDR_10
T_10_6_wire_bram/ram/RADDR_10
T_10_4_upADDR_10
T_10_4_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10
T_10_10_upADDR_10
T_10_10_wire_bram/ram/RADDR_10
T_10_8_upADDR_10
T_10_8_wire_bram/ram/RADDR_10
T_10_6_upADDR_10
T_10_6_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10
T_10_10_upADDR_10
T_10_10_wire_bram/ram/RADDR_10
T_10_8_upADDR_10
T_10_8_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10
T_10_10_upADDR_10
T_10_10_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_4
T_10_4_sp12_v_t_23
T_10_12_lc_trk_g2_0
T_10_12_input2_2
T_10_12_wire_bram/ram/RADDR_10

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : SineDDS_INST.r_ncoZ0Z_23
T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/RADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/RADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/RADDR_2
T_10_4_upADDR_2
T_10_4_wire_bram/ram/RADDR_2
T_10_2_upADDR_2
T_10_2_wire_bram/ram/RADDR_2

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/RADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/RADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/RADDR_2
T_10_4_upADDR_2
T_10_4_wire_bram/ram/RADDR_2

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/RADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/RADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/RADDR_2

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/RADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/RADDR_2

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/RADDR_2

T_8_3_wire_logic_cluster/lc_6/out
T_0_3_span12_horz_4
T_10_3_sp12_v_t_23
T_10_12_lc_trk_g3_7
T_10_12_input0_2
T_10_12_wire_bram/ram/RADDR_2

End 

Net : SineDDS_INST.un1_r_nco_cry_10
T_8_2_wire_logic_cluster/lc_1/cout
T_8_2_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.lut_value_1_0_1_NEW_1
T_10_4_wire_bram/ram/RDATA_11
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_0/in_0

T_10_4_wire_bram/ram/RDATA_11
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_3/in_3

End 

Net : SPI_Master_INST.Tx_startZ0
T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_0/in_0

End 

Net : SPI_Master_INST.sclk_enableZ0
T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_7/in_1

End 

Net : r_Data_to_DACZ0Z_8
T_2_11_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_6/in_0

End 

Net : r_Data_to_DACZ0Z_9
T_2_11_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_0/in_0

End 

Net : r_Data_to_DACZ0Z_13
T_4_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g1_4
T_4_12_wire_logic_cluster/lc_3/in_0

End 

Net : r_Data_to_DACZ0Z_5
T_2_7_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_6/in_0

End 

Net : r_Data_to_DACZ0Z_6
T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_3/in_0

End 

Net : SineDDS_INST.un1_r_nco_cry_9
T_8_2_wire_logic_cluster/lc_0/cout
T_8_2_wire_logic_cluster/lc_1/in_3

Net : r_Data_to_DACZ0Z_0
T_2_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_15
T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : r_Data_to_DACZ0Z_1
T_2_5_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : r_Data_to_DACZ0Z_2
T_2_5_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_2/in_1

End 

Net : r_Data_to_DACZ0Z_3
T_2_5_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_3
T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_10
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g3_2
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_8
T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_0/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_9
T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : SPI_Master_INST.Tx_DataZ0Z_7
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g3_2
T_2_12_wire_logic_cluster/lc_6/in_1

End 

Net : SineDDS_INST.lut_value_1_0_0_NEW_0
T_10_1_wire_bram/ram/RDATA_3
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_0/in_3

T_10_1_wire_bram/ram/RDATA_3
T_9_1_lc_trk_g3_3
T_9_1_wire_logic_cluster/lc_3/in_3

End 

Net : SineDDS_INST.lut_value_1_0_1_NEW_0
T_10_3_wire_bram/ram/RDATA_3
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_1/in_3

T_10_3_wire_bram/ram/RDATA_3
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : SineDDS_INST.lut_value_1_0_4_NEW_0
T_10_9_wire_bram/ram/RDATA_3
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_2/in_3

T_10_9_wire_bram/ram/RDATA_3
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_2_0_
T_8_2_wire_logic_cluster/carry_in_mux/cout
T_8_2_wire_logic_cluster/lc_0/in_3

Net : r_Data_to_DACZ0Z_12
T_2_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g1_4
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : SineDDS_INST.r_ncoZ0Z_25
T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/RADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/RADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/RADDR_4
T_10_4_upADDR_4
T_10_4_wire_bram/ram/RADDR_4
T_10_2_upADDR_4
T_10_2_wire_bram/ram/RADDR_4

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/RADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/RADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/RADDR_4
T_10_4_upADDR_4
T_10_4_wire_bram/ram/RADDR_4

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/RADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/RADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/RADDR_4

T_8_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/RADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/RADDR_4

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/RADDR_4

T_8_4_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_9_12_sp12_h_l_0
T_10_12_lc_trk_g0_4
T_10_12_input0_4
T_10_12_wire_bram/ram/RADDR_4

End 

Net : SPI_Master_INST.Tx_DataZ0Z_14
T_4_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : SPI_Master_INST.Tx_DataZ0Z_2
T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.Tx_DataZ0Z_13
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : SPI_Master_INST.Tx_DataZ0Z_1
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_2/in_3

End 

Net : SPI_Master_INST.Tx_DataZ0Z_11
T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : w_sclk_c
T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_2/in_3

T_4_9_wire_logic_cluster/lc_2/out
T_4_0_span12_vert_20
T_4_0_lc_trk_g0_4
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : SPI_Master_INST.clock_counterZ0Z_0
T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_1/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_7/in_3

End 

Net : SPI_Master_INST.Tx_DataZ0Z_0
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : SineDDS_INST.un1_r_nco_cry_7
T_8_1_wire_logic_cluster/lc_6/cout
T_8_1_wire_logic_cluster/lc_7/in_3

Net : SineDDS_INST.lut_value_1_0_5_sr_en
T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_10_0_span4_vert_3
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_3/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_5_sp4_v_t_45
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_44
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_44
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_44
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_4/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_4/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_4/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_4/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_10_1_sp4_v_t_38
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_4/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_6_1_sp4_v_t_43
T_6_0_span4_vert_2
T_6_1_lc_trk_g0_2
T_6_1_wire_logic_cluster/lc_1/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_6_1_sp4_v_t_43
T_6_2_lc_trk_g2_3
T_6_2_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_9_sp4_h_l_9
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_6_8_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_47
T_8_7_sp4_h_l_10
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/cen

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_3
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_3
T_10_8_sp4_h_l_11
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_2/cen

End 

Net : SineDDS_INST.un1_r_nco_cry_6
T_8_1_wire_logic_cluster/lc_5/cout
T_8_1_wire_logic_cluster/lc_6/in_3

Net : SineDDS_INST.un1_r_nco_cry_5
T_8_1_wire_logic_cluster/lc_4/cout
T_8_1_wire_logic_cluster/lc_5/in_3

Net : SineDDS_INST.un1_r_nco_cry_4
T_8_1_wire_logic_cluster/lc_3/cout
T_8_1_wire_logic_cluster/lc_4/in_3

Net : SineDDS_INST.un1_r_nco_cry_3
T_8_1_wire_logic_cluster/lc_2/cout
T_8_1_wire_logic_cluster/lc_3/in_3

Net : SineDDS_INST.lut_value_0
T_9_2_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_29
T_6_3_sp4_h_l_5
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_3/in_3

End 

Net : SineDDS_INST.lut_value_10
T_8_7_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_44
T_5_10_sp4_h_l_9
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : SineDDS_INST.lut_value_8
T_9_9_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_44
T_6_10_sp4_h_l_2
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : SineDDS_INST.lut_value_2
T_9_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_42
T_6_5_sp4_h_l_7
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : SineDDS_INST.lut_value_3
T_9_4_wire_logic_cluster/lc_3/out
T_9_1_sp4_v_t_46
T_6_5_sp4_h_l_4
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_2/in_3

End 

Net : w_DAC_data_out_9
T_7_7_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_39
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g0_2
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : w_DAC_data_out_4
T_7_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_41
T_4_7_sp4_h_l_9
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : w_DAC_data_out_5
T_7_5_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_45
T_4_7_sp4_h_l_8
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_3/in_3

End 

Net : SineDDS_INST.un1_r_nco_cry_2
T_8_1_wire_logic_cluster/lc_1/cout
T_8_1_wire_logic_cluster/lc_2/in_3

Net : SineDDS_INST.r_sync_resetZ0
T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_36
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_36
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_36
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_36
T_8_3_lc_trk_g1_4
T_8_3_wire_logic_cluster/lc_7/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_20
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_20
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_20
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_20
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_7/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_7/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_0/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_0/in_0

End 

Net : SineDDS_INST.un1_r_nco_cry_1
T_8_1_wire_logic_cluster/lc_0/cout
T_8_1_wire_logic_cluster/lc_1/in_3

Net : w_DAC_data_out_6
T_7_7_wire_logic_cluster/lc_7/out
T_5_7_sp12_h_l_1
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : w_DAC_data_out_7
T_8_6_wire_logic_cluster/lc_0/out
T_5_6_sp12_h_l_0
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : w_DAC_data_out_3
T_7_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_1
T_4_5_lc_trk_g0_1
T_4_5_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.lut_value_9
T_8_5_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_47
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : w_DAC_data_out_2
T_6_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : dds_clk_counterZ0Z_0
T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_2/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : SineDDS_INST.lut_value_1_0_0_OLD_0
T_9_1_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_0/in_0

End 

Net : dds_clk_counterZ0Z_2
T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_6/in_3

End 

Net : SineDDS_INST.lut_value_1_0_1_OLD_0
T_9_3_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : SineDDS_INST.lut_value_1_0_1_OLD_1
T_9_3_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_3/in_1

End 

Net : dds_clk_counterZ0Z_1
T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : SineDDS_INST.lut_value_1_0_5_OLD_0
T_9_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : SineDDS_INST.lut_value_1_0_2_OLD_0
T_9_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : SineDDS_INST.lut_value_1_0_2_OLD_1
T_9_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.lut_value_1_0_3_OLD_0
T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : SineDDS_INST.lut_value_1_0_3_OLD_1
T_9_7_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : SineDDS_INST.lut_value_1_0_0_OLD_1
T_6_1_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g1_7
T_6_2_wire_logic_cluster/lc_5/in_1

End 

Net : SineDDS_INST.lut_value_1_0_4_OLD_0
T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : SineDDS_INST.lut_value_1_0_4_OLD_1
T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : w_DAC_data_out_0
T_5_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_1/in_3

End 

Net : w_DAC_data_out_1
T_5_2_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g0_5
T_4_3_wire_logic_cluster/lc_2/in_3

End 

Net : w_DAC_data_out_10
T_5_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_2/in_3

End 

Net : SineDDS_INST.lut_value_7
T_9_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : SineDDS_INST.lut_value_5
T_8_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_0/in_3

End 

Net : SineDDS_INST.lut_value_4
T_8_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : SineDDS_INST.lut_value_1
T_6_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_5/in_3

End 

Net : SineDDS_INST.lut_value_6
T_8_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : w_DAC_data_out_8
T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : fifo_wr_dataZ0Z_3
T_4_5_wire_logic_cluster/lc_2/out
T_3_6_lc_trk_g0_2
T_3_6_wire_bram/ram/WDATA_11

End 

Net : fifo_wr_dataZ0Z_5
T_4_7_wire_logic_cluster/lc_3/out
T_3_8_lc_trk_g1_3
T_3_8_wire_bram/ram/WDATA_11

End 

Net : fifo_wr_dataZ0Z_2
T_4_5_wire_logic_cluster/lc_1/out
T_3_5_lc_trk_g3_1
T_3_5_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_0
T_4_3_wire_logic_cluster/lc_1/out
T_3_3_lc_trk_g3_1
T_3_3_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_4
T_4_7_wire_logic_cluster/lc_5/out
T_3_7_lc_trk_g3_5
T_3_7_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_10
T_4_10_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_36
T_3_13_lc_trk_g1_1
T_3_13_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_8
T_4_10_wire_logic_cluster/lc_0/out
T_3_11_lc_trk_g0_0
T_3_11_wire_bram/ram/WDATA_3

End 

Net : fifo_wr_dataZ0Z_1
T_4_3_wire_logic_cluster/lc_2/out
T_3_4_lc_trk_g0_2
T_3_4_wire_bram/ram/WDATA_11

End 

Net : r_Clock_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : CONSTANT_ZERO_NET
T_11_7_wire_logic_cluster/lc_1/out
T_11_5_sp4_v_t_47
T_10_7_lc_trk_g2_2
T_10_7_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_1/out
T_11_3_sp4_v_t_39
T_10_5_lc_trk_g0_2
T_10_5_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_1/out
T_11_5_sp4_v_t_47
T_10_9_lc_trk_g2_2
T_10_9_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_1/out
T_11_5_sp4_v_t_47
T_11_9_sp4_v_t_47
T_10_11_lc_trk_g2_2
T_10_11_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_1/out
T_11_5_sp4_v_t_47
T_11_1_sp4_v_t_47
T_10_3_lc_trk_g2_2
T_10_3_wire_bram/ram/WCLKE

T_11_7_wire_logic_cluster/lc_1/out
T_11_3_sp4_v_t_39
T_11_0_span4_vert_26
T_10_1_lc_trk_g0_2
T_10_1_wire_bram/ram/WCLKE

End 

Net : CONSTANT_ONE_NET
T_7_13_wire_logic_cluster/lc_6/out
T_0_13_span12_horz_7
T_3_13_lc_trk_g0_4
T_3_13_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_5_13_sp4_h_l_1
T_4_13_sp4_v_t_36
T_3_14_lc_trk_g2_4
T_3_14_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_10_12_lc_trk_g2_4
T_10_12_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_5_13_sp4_h_l_1
T_4_13_sp4_v_t_36
T_4_9_sp4_v_t_41
T_3_11_lc_trk_g0_4
T_3_11_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_5
T_3_12_lc_trk_g1_5
T_3_12_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_5_13_sp4_h_l_1
T_4_13_sp4_v_t_36
T_3_15_lc_trk_g1_1
T_3_15_wire_bram/ram/WDATA_3

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_3_15_lc_trk_g3_5
T_3_15_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_5_13_sp4_h_l_1
T_4_13_sp4_v_t_36
T_3_16_lc_trk_g2_4
T_3_16_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_sp12_h_l_0
T_5_13_sp4_h_l_1
T_4_13_sp4_v_t_36
T_3_16_lc_trk_g2_4
T_3_16_wire_bram/ram/WDATA_11

T_7_13_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_41
T_7_7_sp4_v_t_41
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_5
T_3_8_sp4_v_t_40
T_3_10_lc_trk_g3_5
T_3_10_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_3_9_lc_trk_g3_5
T_3_9_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_5_sp4_v_t_36
T_10_8_lc_trk_g0_4
T_10_8_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_41
T_7_7_sp4_v_t_41
T_4_7_sp4_h_l_4
T_3_7_lc_trk_g0_4
T_3_7_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_0_8_span4_horz_8
T_3_8_lc_trk_g3_5
T_3_8_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_7_7_sp12_v_t_23
T_7_0_span12_vert_12
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_5_sp4_v_t_36
T_10_6_lc_trk_g2_4
T_10_6_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_4_4_sp4_v_t_45
T_3_5_lc_trk_g3_5
T_3_5_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_4_4_sp4_v_t_41
T_3_6_lc_trk_g0_4
T_3_6_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_5_sp4_v_t_36
T_10_1_sp4_v_t_36
T_10_4_lc_trk_g0_4
T_10_4_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_4_4_sp4_v_t_45
T_4_0_span4_vert_45
T_3_3_lc_trk_g3_5
T_3_3_wire_bram/ram/WE

T_7_13_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_41
T_7_7_sp4_v_t_41
T_4_7_sp4_h_l_4
T_3_3_sp4_v_t_44
T_3_4_lc_trk_g2_4
T_3_4_wire_bram/ram/RE

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_45
T_5_12_sp4_h_l_2
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_45
T_4_4_sp4_v_t_41
T_4_0_span4_vert_37
T_0_1_span4_vert_b_2
T_2_0_lc_trk_g1_2
T_6_0_wire_pll/RESET

T_7_13_wire_logic_cluster/lc_6/out
T_7_13_sp4_h_l_1
T_10_9_sp4_v_t_36
T_10_5_sp4_v_t_36
T_10_1_sp4_v_t_36
T_10_2_lc_trk_g2_4
T_10_2_wire_bram/ram/RE

End 

Net : r_PLL_DDS_Clk_g
T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_1_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_2_wire_bram/ram/RCLK

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_2_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_4_wire_bram/ram/RCLK

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_3_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_4_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_6_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_6_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_6_wire_bram/ram/RCLK

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_5_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_6_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_8_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_6_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_8_wire_bram/ram/RCLK

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_7_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_8_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_9_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_10_wire_bram/ram/RCLK

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_4_10_wire_logic_cluster/lc_3/clk

T_7_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_bram/ram/RCLK

End 

Net : FunctionGen_pll_inst.r_PLL_Clk
T_6_0_wire_io_cluster/io_1/D_IN_0
T_5_0_span4_horz_r_2
T_9_0_span4_horz_r_2
T_13_4_span4_vert_t_14
T_13_8_lc_trk_g1_2
T_13_8_wire_gbuf/in

End 

Net : FunctionGen_pll_inst.r_PLL_DDS_Clk
T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_7_0_lc_trk_g1_4
T_7_0_wire_gbuf/in

End 

Net : w_mosi_c
T_4_12_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_46
T_5_4_sp4_v_t_46
T_5_0_span4_vert_46
T_5_0_lc_trk_g0_6
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : w_rstb_c
T_5_0_wire_io_cluster/io_1/D_IN_0
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_2_8_sp4_h_l_5
T_1_8_lc_trk_g1_5
T_1_8_wire_logic_cluster/lc_1/in_3

T_5_0_wire_io_cluster/io_1/D_IN_0
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_6
T_10_8_sp4_h_l_2
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : w_rstb_c_i
T_12_8_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g0_7
T_13_9_wire_gbuf/in

End 

Net : w_rstb_c_i_g
T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_7_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_6_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_10_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_5_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_5_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_5_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_4_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_5_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_7_2_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_8_1_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_3_wire_logic_cluster/lc_5/s_r

T_13_9_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_5_2_wire_logic_cluster/lc_5/s_r

End 

Net : w_ss_c
T_4_9_wire_logic_cluster/lc_5/out
T_4_2_sp12_v_t_22
T_4_0_span12_vert_2
T_4_0_lc_trk_g1_2
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_PLL_Clk_g
T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_8_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_8_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_8_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_7_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_8_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_10_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_8_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_8_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_7_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_6_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_12_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_6_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_11_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_5_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_14_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_4_wire_bram/ram/RCLK

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_14_wire_logic_cluster/lc_3/clk

T_13_8_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_3_16_wire_bram/ram/RCLK

End 

