// Seed: 3757652644
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output uwire id_6,
    output supply1 id_7,
    output tri0 id_8
);
  assign id_8 = -1;
  wire id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd57,
    parameter id_3 = 32'd29
) (
    input uwire _id_0,
    output tri1 id_1[id_3 : id_0],
    input tri1 id_2,
    output supply0 _id_3
);
  wire [-1 : -1 'b0] id_5;
  wire id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
