# ðŸ§‘â€ðŸ’»ðŸ”§ RISC-V SoC Tapeout Program VSD | Week 0: Setup & Tools Installation

Welcome to the launch pad of your SoC journey! In Week 0, we set the foundation for transforming RTL designs into silicon by preparing your development environment with essential open-source Electronic Design Automation (EDA) tools. This crucial step ensures a smooth and robust experience as we dive deeper into chip design and tapeout phases.

## âš™ï¸ This Weekâ€™s Highlights
- **Installed and configured core EDA tools:**  
  - **Yosys:** RTL synthesis from Verilog to gate-level netlist ![Build Status](https://img.shields.io/badge/Yosys-âœ“-green)  
  - **Icarus Verilog (iverilog):** Reliable Verilog simulation and verification ![Build Status](https://img.shields.io/badge/IcarusVerilog-âœ“-green)  
  - **GTKWave:** Waveform viewer for analyzing RTL simulation outputs ![Build Status](https://img.shields.io/badge/GTKWave-âœ“-green)  
- **Prepared an environment** tailored for RTL-to-GDSII flows on Ubuntu 20.04+ (native or VM)
- **Built confidence** for moving forward into SoC integration and silicon tapeout

## ðŸŒŸ Why This Matters:
Building silicon is a complex journey requiring precise tools and workflows. Week 0 empowers you by setting up proven open-source software ecosystems essential to design, simulate, and synthesize your RISC-V SoC efficiently. These tools are cornerstones of industry-grade chip design, enabling innovation at a free of cost.

---

## ðŸ› ï¸ Tools & Setup Summary

| Tool           | Purpose                                  | Installation Summary                      |
|----------------|------------------------------------------|------------------------------------------|
| **Yosys**      | Verilog synthesis to gate-level netlist | Clone repo, build with dependencies      |
| **Icarus Verilog** | Verilog simulation                   | Install via apt package                   |
| **GTKWave**    | Waveform analysis GUI                   | Install via apt package                   |
| **Ubuntu 20.04+** | OS for supported design flow          | Recommended: native or VM installation   |

---

# ðŸ“… Week 0 â€” Setup & Tools

| Task | Description | Status |
|-------|-------------|---------|
| [Task 0](Week0/Task0/README.md) | ðŸ› ï¸ [Tools Installation](Week0/Task0/README.md) â€” Successfully installed and configured Icarus Verilog, Yosys, and GTKWave to establish a functional RTL design and simulation environment | âœ… Done |

## Key Achievements

- **Developed hands-on skills for environment setup:**  
  Navigated the Linux (Ubuntu 20.04) OS preparationâ€”whether native or in VMâ€”to ensure a stable platform for extensive RTL design, synthesis, and verification workflows.


Feel free to reach out or contribute as the adventure unfolds!

By completing this foundational week, I am deeply proud to contribute to the pioneering RISC-V SoC Tapeout Program by VSDâ€”a milestone propelling the open-source silicon ecosystem forward with innovation and collaboration.
---
## ðŸ™ Acknowledgments

Thanks to the collaborative visionaries fueling this initiative:[Kunal Ghosh](https://github.com/kunalg123),Mohammad Kaseem,Samir Patel.

---

## ðŸŽ¯ Task 0 Achieved!

> **Goal:** Environment fully configured; Yosys, Icarus Verilog, and GTKWave working seamlessly!  
>  
> This milestone means I'm officially set up to advance through the full SoC design and tapeout journeyâ€”starting strong, building my technical confidence, and adding another real skill to my VLSI toolkit.

Proud to set this marker in my learning journey, determined to excel in every step. The RISC-V SoC Tapeout Program by VSD inspires real innovation, and itâ€™s a privilege to contribute to this dynamic community shaping the future of open-source hardware in India and beyond.

---
## ðŸ“… Stay Tuned!

This is just the beginning. Follow along to learn how we progress from environment setup to RTL design, synthesis, physical layout, tapeout, and chip bring-up. Join the growing ecosystem of 3500+ innovators advancing the nation's semiconductor ambitions.

---

## ðŸ”— Program Links

[![Official Website](https://img.shields.io/badge/Official%20Website-0078D7?style=for-the-badge&logo=internet-explorer&logoColor=white)](https://vsdiat.vlsisystemdesign.com/) 
[![RISC-V](https://img.shields.io/badge/RISC--V-000000?style=for-the-badge&logo=risc-v&logoColor=white)](https://riscv.org/) 
[![Efabless](https://img.shields.io/badge/Efabless-0066CC?style=for-the-badge&logo=vercel&logoColor=white)](https://efabless.com/)

---

