Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan  3 20:31:47 2019
| Host         : justin-pev running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.452        0.000                      0                 1961        0.042        0.000                      0                 1961        4.020        0.000                       0                   828  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.452        0.000                      0                 1961        0.042        0.000                      0                 1961        4.020        0.000                       0                   828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 7.131ns (77.414%)  route 2.080ns (22.586%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.748 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/O[3]
                         net (fo=2, routed)           0.620    11.368    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_4
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.306    11.674 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_6/O
                         net (fo=1, routed)           0.568    12.242    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_6_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.471    12.650    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_4/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.031    12.694    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_4
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 7.053ns (77.141%)  route 2.090ns (22.859%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.674 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/O[2]
                         net (fo=2, routed)           0.629    11.303    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_5
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.302    11.605 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_7/O
                         net (fo=1, routed)           0.568    12.173    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_7_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.471    12.650    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_5/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.045    12.680    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_5
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_23/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 7.003ns (77.550%)  route 2.027ns (22.450%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.742     3.036    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.242 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.244    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.762 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1/P[0]
                         net (fo=2, routed)           0.858     9.619    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1_n_105
    SLICE_X36Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.743 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.743    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.276 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.591 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0/O[3]
                         net (fo=2, routed)           0.641    11.233    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0_n_4
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.307    11.540 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_9/O
                         net (fo=1, routed)           0.526    12.066    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_9_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.479    12.658    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_23/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)       -0.065    12.668    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_23
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 7.147ns (78.899%)  route 1.911ns (21.101%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.549 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.549    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2/O[0]
                         net (fo=2, routed)           0.640    11.411    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2_n_7
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.299    11.710 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_5/O
                         net (fo=1, routed)           0.379    12.089    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_5_n_0
    SLICE_X36Y83         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.472    12.651    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y83         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_3/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.028    12.698    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_3
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 7.149ns (78.938%)  route 1.907ns (21.062%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.769 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/O[1]
                         net (fo=2, routed)           0.636    11.405    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_6
    SLICE_X36Y82         LUT3 (Prop_lut3_I0_O)        0.303    11.708 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_8/O
                         net (fo=1, routed)           0.379    12.087    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_8_n_0
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.471    12.650    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_6/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.028    12.697    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_6
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_26/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 6.895ns (77.848%)  route 1.962ns (22.152%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.742     3.036    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.242 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.244    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.762 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1/P[0]
                         net (fo=2, routed)           0.858     9.619    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1_n_105
    SLICE_X36Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.743 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.743    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.276 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.495 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0/O[0]
                         net (fo=2, routed)           0.443    10.938    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0_n_7
    SLICE_X37Y92         LUT3 (Prop_lut3_I0_O)        0.295    11.233 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_12/O
                         net (fo=1, routed)           0.659    11.893    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_12_n_0
    SLICE_X36Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.479    12.658    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_26/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)       -0.059    12.674    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_26
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 7.244ns (81.779%)  route 1.614ns (18.221%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.742     3.036    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.242 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.244    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.762 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1/P[0]
                         net (fo=2, routed)           0.858     9.619    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1_n_105
    SLICE_X36Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.743 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.743    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.276 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.393 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.510 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.510    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__1_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.833 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__2/O[1]
                         net (fo=2, routed)           0.423    11.257    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__2_n_6
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.306    11.563 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_3/O
                         net (fo=1, routed)           0.331    11.893    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_3_n_0
    SLICE_X37Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.479    12.658    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_17/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)       -0.058    12.675    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_17
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 7.263ns (81.843%)  route 1.611ns (18.157%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.549 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.549    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.883 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2/O[1]
                         net (fo=2, routed)           0.719    11.602    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2_n_6
    SLICE_X37Y82         LUT3 (Prop_lut3_I0_O)        0.303    11.905 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_4/O
                         net (fo=1, routed)           0.000    11.905    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_i_4_n_0
    SLICE_X37Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.471    12.650    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_2/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDRE (Setup_fdre_C_D)        0.031    12.756    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_2
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -11.905    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 7.245ns (81.691%)  route 1.624ns (18.309%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.737     3.031    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y34          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.237 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.239    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__0_n_106
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.757 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1/P[0]
                         net (fo=2, routed)           0.891     9.647    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0__1_n_105
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_i_3_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.321 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.321    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.435 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.435    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__0_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.549 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.549    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.862 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2/O[3]
                         net (fo=2, routed)           0.731    11.593    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a0_carry__2_n_4
    SLICE_X37Y89         LUT2 (Prop_lut2_I1_O)        0.306    11.899 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a[31]_i_1/O
                         net (fo=1, routed)           0.000    11.899    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a[31]_i_1_n_0
    SLICE_X37Y89         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.477    12.656    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a_reg[31]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_22/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 7.012ns (79.213%)  route 1.840ns (20.787%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.742     3.036    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.242 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.244    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__0_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.762 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1/P[0]
                         net (fo=2, routed)           0.858     9.619    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0__1_n_105
    SLICE_X36Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.743 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.743    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_i_3_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.276 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.276    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.393 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__0_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.612 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__1/O[0]
                         net (fo=2, routed)           0.500    11.112    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_carry__1_n_7
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.295    11.407 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_8/O
                         net (fo=1, routed)           0.481    11.888    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/pow_b0_i_8_n_0
    SLICE_X34Y94         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         1.480    12.659    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/s00_axi_aclk
    SLICE_X34Y94         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_22/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)       -0.016    12.751    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/intrgration_inst/psdsp_22
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.556     0.892    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.117     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.512%)  route 0.207ns (59.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.207     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.433%)  route 0.217ns (60.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.217     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.030%)  route 0.306ns (56.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          0.171     1.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[3]
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2/O
                         net (fo=1, routed)           0.135     1.404    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2_n_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=8, routed)           0.000     1.449    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/D[1]
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.174    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X32Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.219 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.556     0.892    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.117     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.555     0.891    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.168     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.556     0.892    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.117     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.034    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.866     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.932    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.078     1.010    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.596     0.932    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=834, routed)         0.866     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.300     0.932    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.076     1.008    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y97    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y97    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y97    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y89    design_1_i/basic_integration_0/inst/basic_integration_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



