#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe4e4509590 .scope module, "regfile_tb" "regfile_tb" 2 2;
 .timescale 0 0;
v0x7fe4e4528f90_0 .var "clk", 0 0;
v0x7fe4e4529020_0 .var "en_w", 0 0;
v0x7fe4e45290b0_0 .var "rd", 4 0;
v0x7fe4e4529140_0 .var "rs1", 4 0;
v0x7fe4e45291d0_0 .net "rs1_out", 31 0, L_0x7fe4e4529f20;  1 drivers
v0x7fe4e45292a0_0 .var "rs2", 4 0;
v0x7fe4e4529350_0 .net "rs2_out", 31 0, L_0x7fe4e452aab0;  1 drivers
v0x7fe4e4529400_0 .var "val_w", 31 0;
S_0x7fe4e4509700 .scope module, "regfile_t" "regfile" 2 21, 3 1 0, S_0x7fe4e4509590;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1";
    .port_info 1 /INPUT 5 "rs2";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "write_val";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rs1_out";
    .port_info 7 /OUTPUT 32 "rs2_out";
L_0x7fe4e4529bb0 .functor AND 1, L_0x7fe4e4529740, L_0x7fe4e4529a90, C4<1>, C4<1>;
L_0x7fe4e452a470 .functor AND 1, L_0x7fe4e452a2f0, L_0x7fe4e452a640, C4<1>, C4<1>;
v0x7fe4e4512250_0 .net *"_ivl_0", 31 0, L_0x7fe4e45294b0;  1 drivers
v0x7fe4e45273a0_0 .net *"_ivl_10", 31 0, L_0x7fe4e4529860;  1 drivers
v0x7fe4e4527440_0 .net *"_ivl_12", 6 0, L_0x7fe4e4529920;  1 drivers
L_0x7fe4e4663098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e45274f0_0 .net *"_ivl_15", 1 0, L_0x7fe4e4663098;  1 drivers
L_0x7fe4e46630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4e45275a0_0 .net/2u *"_ivl_16", 31 0, L_0x7fe4e46630e0;  1 drivers
v0x7fe4e4527690_0 .net *"_ivl_18", 0 0, L_0x7fe4e4529a90;  1 drivers
v0x7fe4e4527730_0 .net *"_ivl_2", 6 0, L_0x7fe4e4529590;  1 drivers
v0x7fe4e45277e0_0 .net *"_ivl_21", 0 0, L_0x7fe4e4529bb0;  1 drivers
v0x7fe4e4527880_0 .net *"_ivl_22", 31 0, L_0x7fe4e4529ca0;  1 drivers
v0x7fe4e4527990_0 .net *"_ivl_24", 6 0, L_0x7fe4e4529d80;  1 drivers
L_0x7fe4e4663128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4527a40_0 .net *"_ivl_27", 1 0, L_0x7fe4e4663128;  1 drivers
v0x7fe4e4527af0_0 .net *"_ivl_30", 31 0, L_0x7fe4e452a090;  1 drivers
v0x7fe4e4527ba0_0 .net *"_ivl_32", 6 0, L_0x7fe4e452a130;  1 drivers
L_0x7fe4e4663170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4527c50_0 .net *"_ivl_35", 1 0, L_0x7fe4e4663170;  1 drivers
L_0x7fe4e46631b8 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4527d00_0 .net/2u *"_ivl_36", 31 0, L_0x7fe4e46631b8;  1 drivers
v0x7fe4e4527db0_0 .net *"_ivl_38", 0 0, L_0x7fe4e452a2f0;  1 drivers
v0x7fe4e4527e50_0 .net *"_ivl_40", 31 0, L_0x7fe4e452a3d0;  1 drivers
v0x7fe4e4527fe0_0 .net *"_ivl_42", 6 0, L_0x7fe4e452a4e0;  1 drivers
L_0x7fe4e4663200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4528070_0 .net *"_ivl_45", 1 0, L_0x7fe4e4663200;  1 drivers
L_0x7fe4e4663248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4528120_0 .net/2u *"_ivl_46", 31 0, L_0x7fe4e4663248;  1 drivers
v0x7fe4e45281d0_0 .net *"_ivl_48", 0 0, L_0x7fe4e452a640;  1 drivers
L_0x7fe4e4663008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4528270_0 .net *"_ivl_5", 1 0, L_0x7fe4e4663008;  1 drivers
v0x7fe4e4528320_0 .net *"_ivl_51", 0 0, L_0x7fe4e452a470;  1 drivers
v0x7fe4e45283c0_0 .net *"_ivl_52", 31 0, L_0x7fe4e452a820;  1 drivers
v0x7fe4e4528470_0 .net *"_ivl_54", 6 0, L_0x7fe4e452a8c0;  1 drivers
L_0x7fe4e4663290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe4e4528520_0 .net *"_ivl_57", 1 0, L_0x7fe4e4663290;  1 drivers
L_0x7fe4e4663050 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fe4e45285d0_0 .net/2u *"_ivl_6", 31 0, L_0x7fe4e4663050;  1 drivers
v0x7fe4e4528680_0 .net *"_ivl_8", 0 0, L_0x7fe4e4529740;  1 drivers
v0x7fe4e4528720_0 .net "clk", 0 0, v0x7fe4e4528f90_0;  1 drivers
v0x7fe4e45287c0_0 .var/i "i", 31 0;
v0x7fe4e4528870_0 .net "rd", 4 0, v0x7fe4e45290b0_0;  1 drivers
v0x7fe4e4528920 .array "registers", 0 31, 31 0;
v0x7fe4e45289c0_0 .net "rs1", 4 0, v0x7fe4e4529140_0;  1 drivers
v0x7fe4e4527f00_0 .net "rs1_out", 31 0, L_0x7fe4e4529f20;  alias, 1 drivers
v0x7fe4e4528c50_0 .net "rs2", 4 0, v0x7fe4e45292a0_0;  1 drivers
v0x7fe4e4528ce0_0 .net "rs2_out", 31 0, L_0x7fe4e452aab0;  alias, 1 drivers
v0x7fe4e4528d80_0 .net "write_enable", 0 0, v0x7fe4e4529020_0;  1 drivers
v0x7fe4e4528e20_0 .net "write_val", 31 0, v0x7fe4e4529400_0;  1 drivers
E_0x7fe4e4515600 .event posedge, v0x7fe4e4528720_0;
L_0x7fe4e45294b0 .array/port v0x7fe4e4528920, L_0x7fe4e4529590;
L_0x7fe4e4529590 .concat [ 5 2 0 0], v0x7fe4e4529140_0, L_0x7fe4e4663008;
L_0x7fe4e4529740 .cmp/gt 32, L_0x7fe4e4663050, L_0x7fe4e45294b0;
L_0x7fe4e4529860 .array/port v0x7fe4e4528920, L_0x7fe4e4529920;
L_0x7fe4e4529920 .concat [ 5 2 0 0], v0x7fe4e4529140_0, L_0x7fe4e4663098;
L_0x7fe4e4529a90 .cmp/ge 32, L_0x7fe4e4529860, L_0x7fe4e46630e0;
L_0x7fe4e4529ca0 .array/port v0x7fe4e4528920, L_0x7fe4e4529d80;
L_0x7fe4e4529d80 .concat [ 5 2 0 0], v0x7fe4e4529140_0, L_0x7fe4e4663128;
L_0x7fe4e4529f20 .functor MUXZ 32, L_0x7fe4e4529f20, L_0x7fe4e4529ca0, L_0x7fe4e4529bb0, C4<>;
L_0x7fe4e452a090 .array/port v0x7fe4e4528920, L_0x7fe4e452a130;
L_0x7fe4e452a130 .concat [ 5 2 0 0], v0x7fe4e45292a0_0, L_0x7fe4e4663170;
L_0x7fe4e452a2f0 .cmp/gt 32, L_0x7fe4e46631b8, L_0x7fe4e452a090;
L_0x7fe4e452a3d0 .array/port v0x7fe4e4528920, L_0x7fe4e452a4e0;
L_0x7fe4e452a4e0 .concat [ 5 2 0 0], v0x7fe4e45292a0_0, L_0x7fe4e4663200;
L_0x7fe4e452a640 .cmp/ge 32, L_0x7fe4e452a3d0, L_0x7fe4e4663248;
L_0x7fe4e452a820 .array/port v0x7fe4e4528920, L_0x7fe4e452a8c0;
L_0x7fe4e452a8c0 .concat [ 5 2 0 0], v0x7fe4e45292a0_0, L_0x7fe4e4663290;
L_0x7fe4e452aab0 .functor MUXZ 32, L_0x7fe4e452aab0, L_0x7fe4e452a820, L_0x7fe4e452a470, C4<>;
    .scope S_0x7fe4e4509700;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4e45287c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fe4e45287c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe4e45287c0_0;
    %store/vec4a v0x7fe4e4528920, 4, 0;
    %load/vec4 v0x7fe4e45287c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe4e45287c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fe4e4509700;
T_1 ;
    %wait E_0x7fe4e4515600;
    %load/vec4 v0x7fe4e4528d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x7fe4e4528e20_0;
    %load/vec4 v0x7fe4e4528870_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fe4e4528920, 4, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe4e4509590;
T_2 ;
    %vpi_call 2 9 "$monitor", "rs1 = %d\012 rs2 = %d\012 rd = %d\012 write_enable = %d\012 write_value = %d\012 rs1_out = %d\012 rs2_out = %d\012\012", v0x7fe4e4529140_0, v0x7fe4e45292a0_0, v0x7fe4e45290b0_0, v0x7fe4e4529020_0, v0x7fe4e4529400_0, v0x7fe4e45291d0_0, v0x7fe4e4529350_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e4529140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e45292a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e45290b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4e4529400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4e4529020_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fe4e4529140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e45292a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fe4e45290b0_0, 0, 5;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x7fe4e4529400_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe4e4529020_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fe4e4529140_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e45292a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe4e45290b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe4e4529400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe4e4529020_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fe4e4509590;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fe4e4528f90_0;
    %nor/r;
    %store/vec4 v0x7fe4e4528f90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_regfile.v";
    "./regfile.v";
