INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2.op2258646/bin/unwrapped/lnx64.o/xelab --initfile /opt/Xilinx/Vivado/2018.2.op2258646/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_11 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_hello_world_rz373 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cl_hello_world> not found while processing module instance <CL> [/home/centos/guide/aws-fpga/hdk/common/verif/models/fpga/fpga.sv:674]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
