# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/full_adder.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:54 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:02:54 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_RCA.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:54 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/four_bit_RCA.v 
# -- Compiling module four_bit_RCA
# 
# Top level modules:
# 	four_bit_RCA
# End time: 20:02:54 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/eight_bit_RCA.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:54 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/eight_bit_RCA.v 
# -- Compiling module eight_bit_RCA
# 
# Top level modules:
# 	eight_bit_RCA
# End time: 20:02:54 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_RCA.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:54 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_RCA.v 
# -- Compiling module sixteen_bit_RCA
# 
# Top level modules:
# 	sixteen_bit_RCA
# End time: 20:02:54 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:54 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_CSA.v 
# -- Compiling module thirty_two_bit_CSA
# 
# Top level modules:
# 	thirty_two_bit_CSA
# End time: 20:02:55 on Sep 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:55 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_two_one_mux.v 
# -- Compiling module sixteen_bit_two_one_mux
# 
# Top level modules:
# 	sixteen_bit_two_one_mux
# End time: 20:02:55 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_splitter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:55 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_splitter.v 
# -- Compiling module sixteen_bit_splitter
# 
# Top level modules:
# 	sixteen_bit_splitter
# End time: 20:02:55 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_and.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:55 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_and.v 
# -- Compiling module sixteen_bit_and
# 
# Top level modules:
# 	sixteen_bit_and
# End time: 20:02:55 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:55 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v 
# -- Compiling module sixteen_bit_or
# 
# Top level modules:
# 	sixteen_bit_or
# End time: 20:02:55 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:56 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v 
# -- Compiling module one_bit_two_one_mux
# 
# Top level modules:
# 	one_bit_two_one_mux
# End time: 20:02:56 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/alu.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:56 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:02:56 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_not.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:56 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_not.v 
# -- Compiling module thirty_two_bit_not
# 
# Top level modules:
# 	thirty_two_bit_not
# End time: 20:02:56 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_and.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:56 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_and.v 
# -- Compiling module thirty_two_bit_and
# 
# Top level modules:
# 	thirty_two_bit_and
# End time: 20:02:56 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_splitter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:56 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_splitter.v 
# -- Compiling module thirty_two_bit_splitter
# 
# Top level modules:
# 	thirty_two_bit_splitter
# End time: 20:02:56 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:57 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_two_one_mux.v 
# -- Compiling module thirty_two_bit_two_one_mux
# 
# Top level modules:
# 	thirty_two_bit_two_one_mux
# End time: 20:02:57 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_or.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:57 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_or.v 
# -- Compiling module thirty_two_bit_or
# 
# Top level modules:
# 	thirty_two_bit_or
# End time: 20:02:57 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SLL.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:57 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SLL.v 
# -- Compiling module thirty_two_bit_SLL
# 
# Top level modules:
# 	thirty_two_bit_SLL
# End time: 20:02:57 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SRA.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:57 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/thirty_two_bit_SRA.v 
# -- Compiling module thirty_two_bit_SRA
# 
# Top level modules:
# 	thirty_two_bit_SRA
# End time: 20:02:57 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Guoha/Documents/ece550/project/ece550 {C:/Users/Guoha/Documents/ece550/project/ece550/alu_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 20:02:57 on Sep 22,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Guoha/Documents/ece550/project/ece550" C:/Users/Guoha/Documents/ece550/project/ece550/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 20:02:57 on Sep 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 20:02:58 on Sep 22,2021
# Loading work.alu_tb
# Loading work.alu
# Loading work.thirty_two_bit_not
# Loading work.thirty_two_bit_two_one_mux
# Loading work.thirty_two_bit_splitter
# Loading work.thirty_two_bit_and
# Loading work.thirty_two_bit_or
# Loading work.thirty_two_bit_CSA
# Loading work.sixteen_bit_RCA
# Loading work.eight_bit_RCA
# Loading work.four_bit_RCA
# Loading work.full_adder
# Loading work.sixteen_bit_two_one_mux
# Loading work.sixteen_bit_splitter
# Loading work.sixteen_bit_and
# Loading work.sixteen_bit_or
# Loading work.one_bit_two_one_mux
# Loading work.thirty_two_bit_SLL
# Loading work.thirty_two_bit_SRA
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux1/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux1/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux1/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux2/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'A'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux2/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# ** Warning: (vsim-3015) C:/Users/Guoha/Documents/ece550/project/ece550/one_bit_two_one_mux.v(18): [PCDPC] - Port size (16) does not match connection size (1) for port 'B'. The port definition is at: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/firstadder/one_bit_two_one_mux2/first_or File: C:/Users/Guoha/Documents/ece550/project/ece550/sixteen_bit_or.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/Guoha/Documents/ece550/project/ece550/alu_tb.v(61)
#    Time: 2400 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/Users/Guoha/Documents/ece550/project/ece550/alu_tb.v line 61
