# riscv-core-systemverilog
A clean, from-scratch implementation of a basic RISC-V CPU core using SystemVerilog for FPGA prototyping.
