m255
K4
z2
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/21.1
vaddsub
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1714340785
!i10b 1
!s100 ^Gl=gcljL^PIZg:KLzAEo1
I[Z7I3`WTXz:8zM]@U6k:A3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 addsub_sv_unit
S1
Z3 dC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code
w1714340114
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/addsub.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/addsub.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1714340785.000000
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/addsub.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/addsub.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vcounter_down
R0
R1
!i10b 1
!s100 OLnoPl]41Q^aCjC8R:kFl2
I6zk:GW_Fj^Lll=LVRJTlJ2
R2
!s105 counter_down_sv_unit
S1
R3
Z8 w1714294365
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/counter_down.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/counter_down.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/counter_down.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/counter_down.sv|
!i113 1
R6
R7
vmux2
R0
R1
!i10b 1
!s100 bX2^iQn_<a2@^OWhG1VT62
Ik;2o7R]dd[XUNz@b9ff=j3
R2
!s105 mux2_sv_unit
S1
R3
w1714340190
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux2.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux2.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux2.sv|
!i113 1
R6
R7
vmux3
R0
R1
!i10b 1
!s100 Y47_O7c;T[5Qh21;B2<I<3
I<=GI1T]`Wh0_K0d4[>Pe:1
R2
!s105 mux3_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux3.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux3.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux3.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux3.sv|
!i113 1
R6
R7
vmux5
R0
R1
!i10b 1
!s100 VRWKFA1^azF=GIGP_<Z^a0
IO4egObE30h59Cm04^j9LU1
R2
!s105 mux5_sv_unit
S1
R3
w1714295217
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux5.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux5.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux5.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/mux5.sv|
!i113 1
R6
R7
vregister
R0
R1
!i10b 1
!s100 74:EMRBE30Wf6Ne?_a8D20
IK07F:d@;Ne;D;V7F]P3KY2
R2
!s105 register_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register.sv|
!i113 1
R6
R7
vregister_hl
R0
Z9 !s110 1714340786
!i10b 1
!s100 OT`^nSYN;4eAIaXM<>cJn1
IPHZ1LJIFf33?ZiaAz^ZhV2
R2
!s105 register_hl_sv_unit
S1
R3
w1714296598
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register_hl.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register_hl.sv
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register_hl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/register_hl.sv|
!i113 1
R6
R7
vright_shift_register
R0
R9
!i10b 1
!s100 =ajm`bBhfYmD_XOcVXCbS0
Iz6fD6[0z<GNdJk9ES5@C]1
R2
!s105 right_shift_register_sv_unit
S1
R3
w1714340349
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/right_shift_register.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/right_shift_register.sv
L0 2
R4
r1
!s85 0
31
Z10 !s108 1714340786.000000
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/right_shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/right_shift_register.sv|
!i113 1
R6
R7
vrobertsonstest
R0
R9
!i10b 1
!s100 GC`GSlEC`bihg=BYGOOD@3
IiW@hn<EgAgGbQC2c;Dlj23
R2
!s105 robertsonstest_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robertsonstest.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robertsonstest.sv
L0 7
R4
r1
!s85 0
31
R10
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robertsonstest.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robertsonstest.sv|
!i113 1
R6
R7
vrobs_control_unit_micro
R0
R9
!i10b 1
!s100 C35=@QcM[ec=U:f7=>o0W3
IWjOdXIKX62:iJLA5YIJLa0
R2
!s105 robs_control_unit_micro_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_control_unit_micro.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_control_unit_micro.sv
L0 4
R4
r1
!s85 0
31
R10
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_control_unit_micro.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_control_unit_micro.sv|
!i113 1
R6
R7
vrobs_datapath
R0
!s110 1714341133
!i10b 1
!s100 jnLNS<7n986ozIc0ff2<k3
IhjKJ^f;@1W:hIn9k0>W103
R2
!s105 robs_data_path_sv_unit
S1
R3
w1714341114
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_data_path.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_data_path.sv
L0 3
R4
r1
!s85 0
31
!s108 1714341133.000000
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_data_path.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robs_data_path.sv|
!i113 1
R6
R7
vrobsmult
R0
R9
!i10b 1
!s100 LN9VVkDknn]DFLYaNSoG11
IQ4C4eJS@kHNW^<68@zioU3
R2
!s105 robsmult_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robsmult.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robsmult.sv
L0 3
R4
r1
!s85 0
31
R10
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robsmult.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/robsmult.sv|
!i113 1
R6
R7
vrom
R0
R9
!i10b 1
!s100 jn3SWKXoEa::dW0:>@^TN1
Ii;d3NQMFo`C?=lHeh;Ahm2
R2
!s105 rom_sv_unit
S1
R3
R8
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/rom.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/rom.sv
L0 2
R4
r1
!s85 0
31
R10
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/rom.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/rom.sv|
!i113 1
R6
R7
vupcreg
R0
R1
!i10b 1
!s100 9doeIz:PCX6_F9ij=fRnK2
IAodL4H=UMKdzR=WBm78OS0
R2
!s105 upc_reg_sv_unit
S1
R3
w1714296591
8C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/upc_reg.sv
FC:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/upc_reg.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/upc_reg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Apple5005/Documents/GitHub/CSE-140L-sp24-groupDC/labs/lab1/Lab 1 Verilog starter code/upc_reg.sv|
!i113 1
R6
R7
