<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>CMSIS-Driver: NAND Interface</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="cmsis.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="stylsheetf" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 46px;">
  <td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">CMSIS-Driver
   &#160;<span id="projectnumber">Version 2.00</span>
   </div>
   <div id="projectbrief">Peripheral Interface for Middleware and Application Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
    <ul class="tablist">
      <li><a href="../../General/html/index.html"><span>CMSIS</span></a></li>
      <li><a href="../../Core/html/index.html"><span>CORE</span></a></li>
      <li class="current"><a href="../../Driver/html/index.html"><span>Driver</span></a></li>
      <li><a href="../../DSP/html/index.html"><span>DSP</span></a></li>
      <li><a href="../../RTOS/html/index.html"><span>RTOS API</span></a></li>
      <li><a href="../../Pack/html/index.html"><span>Pack</span></a></li>
      <li><a href="../../SVD/html/index.html"><span>SVD</span></a></li>
    </ul>
</div>
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Usage&#160;and&#160;Description</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__nand__interface__gr.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">NAND Interface</div>  </div>
</div><!--header-->
<div class="contents">

<p>Driver API for NAND Flash Device Interface (Driver_NAND.h)  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_r_m___d_r_i_v_e_r___n_a_n_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d">ARM_DRIVER_NAND</a></td></tr>
<tr class="memdesc:struct_a_r_m___d_r_i_v_e_r___n_a_n_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access structure of the NAND Driver.  <a href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d">More...</a><br/></td></tr>
<tr class="separator:struct_a_r_m___d_r_i_v_e_r___n_a_n_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a></td></tr>
<tr class="memdesc:struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Driver Capabilities.  <a href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">More...</a><br/></td></tr>
<tr class="separator:struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_r_m___n_a_n_d___d_e_v_i_c_e"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a></td></tr>
<tr class="memdesc:struct_a_r_m___n_a_n_d___d_e_v_i_c_e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Device information.  <a href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">More...</a><br/></td></tr>
<tr class="separator:struct_a_r_m___n_a_n_d___d_e_v_i_c_e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t">ARM_NAND_PAGE_LAYOUT</a></td></tr>
<tr class="memdesc:struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Page Layout configuration.  <a href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t">More...</a><br/></td></tr>
<tr class="separator:struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare">ARM_NAND_PAGE_LAYOUT.spare</a></td></tr>
<tr class="separator:struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf84fc990080e32f23605048feb55b65f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gaf84fc990080e32f23605048feb55b65f">ARM_NAND_SignalEvent_t</a> )(uint32_t dev_num)</td></tr>
<tr class="memdesc:gaf84fc990080e32f23605048feb55b65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> : Signal NAND Event.  <a href="#gaf84fc990080e32f23605048feb55b65f"></a><br/></td></tr>
<tr class="separator:gaf84fc990080e32f23605048feb55b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gabf4fda18c5170c5a809c02422700d81b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> { <br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81ba463305c8dd263918b88ccd9c19219aa9">ARM_NAND_OK</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81ba76f21d662c0e9fbae098b772a4270052">ARM_NAND_ECC_CORRECTED</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81ba7094edab198e82a624ec8c9ce9d3b905">ARM_NAND_ECC_FAILED</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81baf2885b8896b0eb36443c06e16330ed04">ARM_NAND_PROGRAM_FAILED</a> = 3, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81ba71e522485ade0caf0088f4a369f91a8e">ARM_NAND_ERASE_FAILED</a> = 4, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81bae77f41a4509dfb5313b6a89d68aa33c3">ARM_NAND_TIMEOUT</a> = 5, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81baf4649dc07d0913e1747a8cb1b44b5c59">ARM_NAND_UNSUPPORTED</a> = 6, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81baad5d3c3378c160cd59bf4dd4a5f8ed23">ARM_NAND_ERROR</a> = 7
<br/>
 }</td></tr>
<tr class="memdesc:gabf4fda18c5170c5a809c02422700d81b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Driver Status.  <a href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">More...</a><br/></td></tr>
<tr class="separator:gabf4fda18c5170c5a809c02422700d81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10168e1ac44a93d01c5ab95ea8413611"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611">ARM_NAND_TYPE</a> { <br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611a38f1d6d6b61182b8f2ca7544b45f9d85">ARM_NAND_TYPE_RAW_NAND</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611ad4c9ba94b84859ee534b841091a0655f">ARM_NAND_TYPE_EZ_NAND</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611ac6489c33837a068d77a8750452a68921">ARM_NAND_TYPE_ONENAND</a> = 2
<br/>
 }</td></tr>
<tr class="memdesc:ga10168e1ac44a93d01c5ab95ea8413611"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Flash Device Type.  <a href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611">More...</a><br/></td></tr>
<tr class="separator:ga10168e1ac44a93d01c5ab95ea8413611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c2c8c59f9f113bad89945b1119c592"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592">ARM_NAND_COMMAND</a> { <br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a28799fff20df3ab5b400a7268a3483cb">ARM_NAND_CMD_READ_1ST</a> = 0x00, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592ad810e95e7dfa806a70531bb1d82a9540">ARM_NAND_CMD_CHANGE_RD_COL_1ST</a> = 0x05, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592aabf3937eab9d1ca39e38f7fbc52b40ff">ARM_NAND_CMD_PROGRAM_2ND</a> = 0x10, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592adbf304ba5e6a8b657a410227ce8513d9">ARM_NAND_CMD_READ_2ND</a> = 0x30, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a7d5cdca0c1c6e52f67a7ea910d5559eb">ARM_NAND_CMD_ERASE_1ST</a> = 0x60, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a60f235f8da9e61a46abd873bc3638819">ARM_NAND_CMD_STATUS</a> = 0x70, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a1acbbcbccc954ac010af5c872a2a4bd5">ARM_NAND_CMD_PROGRAM_1ST</a> = 0x80, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592adac8f8c2e521e17fdacdc92ea5b60966">ARM_NAND_CMD_CHANGE_WR_COL</a> = 0x85, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592adf6f26452d2e4752a11a9c0e0fc32f08">ARM_NAND_CMD_READ_ID</a> = 0x90, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592aed48e76fff9a28d60e6664ca43008bde">ARM_NAND_CMD_ERASE_2ND</a> = 0xD0, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a4ee3fcffcb61047782daee4ff0da02d6">ARM_NAND_CMD_CHANGE_RD_COL_2ND</a> = 0xE0, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a74d6bbb826d34e6875b28fb91041e12c">ARM_NAND_CMD_READ_PARAM_PAGE</a> = 0xEC, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592a8d4521f093eddaa4da8da7ebcd9a4acd">ARM_NAND_CMD_RESET</a> = 0xFF
<br/>
 }</td></tr>
<tr class="memdesc:gac5c2c8c59f9f113bad89945b1119c592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mandatory NAND Flash Commands (ONFI V1.0 or higher)  <a href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592">More...</a><br/></td></tr>
<tr class="separator:gac5c2c8c59f9f113bad89945b1119c592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fda1b1eb3f1757e448bebd598b6a46b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46b">ARM_NAND_COMMAND_OPTIONAL</a> { <br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba2e80c86e556f66fe25b5e9d06518b503">ARM_NAND_CMD_COPYBACK_READ_1ST</a> = 0x00, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba675845baa8cce47dd25f0fb1e9e74754">ARM_NAND_CMD_COPYBACK_READ_2ND</a> = 0x35, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46babb45105456098ae126bc15639737fa06">ARM_NAND_CMD_READ_CACHE_SEQUENTIAL</a> = 0x31, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba10752d33313447221c6dd1614b0d284e">ARM_NAND_CMD_READ_CACHE_END</a> = 0x3F, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46bac6ac3bc3564492b9b34693df51f48c73">ARM_NAND_CMD_READ_STATUS_ENHANCED</a> = 0x78, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba6d46e2933b3bff38aab5a1ec0c2819c5">ARM_NAND_CMD_PAGE_CACHE_PROGRAM_1ST</a> = 0x80, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba3039af0a86e8f1d142a4970fc3a9195c">ARM_NAND_CMD_PAGE_CACHE_PROGRAM_2ND</a> = 0x15, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba3952c66ec4752d9c501cefd859704375">ARM_NAND_CMD_COPYBACK_PROGRAM_1ST</a> = 0x85, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba1db58b96c650290de21c09e82d81fb17">ARM_NAND_CMD_COPYBACK_PROGRAM_2ND</a> = 0x10, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba6ac202f4e6af2444d205953b51529a9f">ARM_NAND_CMD_READ_UNIQUE_ID</a> = 0xED, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba1a76f801194b81041e062c1f75ff4e25">ARM_NAND_CMD_GET_FEATURES</a> = 0xEE, 
<br/>
&#160;&#160;<a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46ba080c723db527e6bea084c94655b5565a">ARM_NAND_CMD_SET_FEATURES</a> = 0xEF
<br/>
 }</td></tr>
<tr class="memdesc:ga6fda1b1eb3f1757e448bebd598b6a46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optional NAND Flash Commands (ONFI V1.0 or higher)  <a href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46b">More...</a><br/></td></tr>
<tr class="separator:ga6fda1b1eb3f1757e448bebd598b6a46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga01255fd4f15e7fa4751c7ea59648ef5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga01255fd4f15e7fa4751c7ea59648ef5a">ARM_NAND_GetVersion</a> (void)</td></tr>
<tr class="memdesc:ga01255fd4f15e7fa4751c7ea59648ef5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get driver version.  <a href="#ga01255fd4f15e7fa4751c7ea59648ef5a"></a><br/></td></tr>
<tr class="separator:ga01255fd4f15e7fa4751c7ea59648ef5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2609975c2008d21b9ae28f15daf147"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga9f2609975c2008d21b9ae28f15daf147">ARM_NAND_GetCapabilities</a> (void)</td></tr>
<tr class="memdesc:ga9f2609975c2008d21b9ae28f15daf147"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get driver capabilities.  <a href="#ga9f2609975c2008d21b9ae28f15daf147"></a><br/></td></tr>
<tr class="separator:ga9f2609975c2008d21b9ae28f15daf147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d347741fc11b7804efa1222be61635"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a> (<a class="el" href="group__nand__interface__gr.html#gaf84fc990080e32f23605048feb55b65f">ARM_NAND_SignalEvent_t</a> cb_event, <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> *ptr_device, uint32_t num_devices)</td></tr>
<tr class="memdesc:ga14d347741fc11b7804efa1222be61635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize NAND Interface.  <a href="#ga14d347741fc11b7804efa1222be61635"></a><br/></td></tr>
<tr class="separator:ga14d347741fc11b7804efa1222be61635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e206caf05c23ca6013f4e3e653f9175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga8e206caf05c23ca6013f4e3e653f9175">ARM_NAND_Uninitialize</a> (void)</td></tr>
<tr class="memdesc:ga8e206caf05c23ca6013f4e3e653f9175"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize NAND Interface.  <a href="#ga8e206caf05c23ca6013f4e3e653f9175"></a><br/></td></tr>
<tr class="separator:ga8e206caf05c23ca6013f4e3e653f9175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb3ef28a4992d3469373a725416cede"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga0eb3ef28a4992d3469373a725416cede">ARM_NAND_PowerControl</a> (<a class="el" href="group__common__drv__gr.html#ga47d6d7c31f88f3b8ae4aaf9d8444afa5">ARM_POWER_STATE</a> state)</td></tr>
<tr class="memdesc:ga0eb3ef28a4992d3469373a725416cede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control the NAND interface power.  <a href="#ga0eb3ef28a4992d3469373a725416cede"></a><br/></td></tr>
<tr class="separator:ga0eb3ef28a4992d3469373a725416cede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fbc92621afebf6b9460bb0b98beebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gad5fbc92621afebf6b9460bb0b98beebb">ARM_NAND_ResetDevice</a> (uint32_t dev_num)</td></tr>
<tr class="memdesc:gad5fbc92621afebf6b9460bb0b98beebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset a NAND device.  <a href="#gad5fbc92621afebf6b9460bb0b98beebb"></a><br/></td></tr>
<tr class="separator:gad5fbc92621afebf6b9460bb0b98beebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b1d31d9cf6cb28b8bac26ed170f396"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gac3b1d31d9cf6cb28b8bac26ed170f396">ARM_NAND_ReadID</a> (uint32_t dev_num, uint8_t addr, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:gac3b1d31d9cf6cb28b8bac26ed170f396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read NAND device ID.  <a href="#gac3b1d31d9cf6cb28b8bac26ed170f396"></a><br/></td></tr>
<tr class="separator:gac3b1d31d9cf6cb28b8bac26ed170f396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd87bb8b003efe78cc9537f066083a94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gabd87bb8b003efe78cc9537f066083a94">ARM_NAND_ReadParamPage</a> (uint32_t dev_num, uint32_t col, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:gabd87bb8b003efe78cc9537f066083a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read NAND parameter page.  <a href="#gabd87bb8b003efe78cc9537f066083a94"></a><br/></td></tr>
<tr class="separator:gabd87bb8b003efe78cc9537f066083a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7476efa13deab7fa3a523ecdd028d228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga7476efa13deab7fa3a523ecdd028d228">ARM_NAND_ReadPage</a> (uint32_t dev_num, uint32_t row, uint32_t col, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:ga7476efa13deab7fa3a523ecdd028d228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data from NAND page.  <a href="#ga7476efa13deab7fa3a523ecdd028d228"></a><br/></td></tr>
<tr class="separator:ga7476efa13deab7fa3a523ecdd028d228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90480fc4556e519aa6e1779ec81734c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga90480fc4556e519aa6e1779ec81734c9">ARM_NAND_WritePage</a> (uint32_t dev_num, uint32_t row, uint32_t col, const uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:ga90480fc4556e519aa6e1779ec81734c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to NAND page.  <a href="#ga90480fc4556e519aa6e1779ec81734c9"></a><br/></td></tr>
<tr class="separator:ga90480fc4556e519aa6e1779ec81734c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d27788ea4ff432f638ea894cc9454a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gae4d27788ea4ff432f638ea894cc9454a">ARM_NAND_CopyPage</a> (uint32_t dev_num, uint32_t row_src, uint32_t row_dst, uint32_t row_cnt)</td></tr>
<tr class="memdesc:gae4d27788ea4ff432f638ea894cc9454a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy pages within NAND device.  <a href="#gae4d27788ea4ff432f638ea894cc9454a"></a><br/></td></tr>
<tr class="separator:gae4d27788ea4ff432f638ea894cc9454a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf634411fad72c8fded8a7d3b4d3cf6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#gaf634411fad72c8fded8a7d3b4d3cf6df">ARM_NAND_EraseBlock</a> (uint32_t dev_num, uint32_t row)</td></tr>
<tr class="memdesc:gaf634411fad72c8fded8a7d3b4d3cf6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase blocks in NAND device.  <a href="#gaf634411fad72c8fded8a7d3b4d3cf6df"></a><br/></td></tr>
<tr class="separator:gaf634411fad72c8fded8a7d3b4d3cf6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35135af14b1f0d114942e7ac2e083386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga35135af14b1f0d114942e7ac2e083386">ARM_NAND_ReadStatus</a> (uint32_t dev_num, uint8_t *stat)</td></tr>
<tr class="memdesc:ga35135af14b1f0d114942e7ac2e083386"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read NAND device status.  <a href="#ga35135af14b1f0d114942e7ac2e083386"></a><br/></td></tr>
<tr class="separator:ga35135af14b1f0d114942e7ac2e083386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00822f31895c5d373f5e3490c0b64a45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> (uint32_t dev_num)</td></tr>
<tr class="memdesc:ga00822f31895c5d373f5e3490c0b64a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal NAND event. Callback function.  <a href="#ga00822f31895c5d373f5e3490c0b64a45"></a><br/></td></tr>
<tr class="separator:ga00822f31895c5d373f5e3490c0b64a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Driver API for NAND Flash Device Interface (Driver_NAND.h) </p>
<hr/>
*** NOTE v1 driver that will be deprecated ***<hr/>
<p><b>NAND</b> devices are a type of non-volatile storage and do not require power to hold data. NAND devices, such as hard disks or memory cards, are accessed in blocks. Each block consists of a number of pages. Refer to <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t">ARM_NAND_PAGE_LAYOUT</a> for details. Wikipedia offers more information about the <a href="http://en.wikipedia.org/wiki/Flash_memory#ARM_NAND_memories" target="_blank"><b>Flash Memories</b></a>, including NAND.</p>
<h2>NAND Structure</h2>
<p>&#160;</p>
<div class="image">
<img src="NAND_Schematics.png" alt="NAND_Schematics.png"/>
<div class="caption">
Simplified NAND Flash Schematic</div></div>
<p>&#160;</p>
<h2>NAND API</h2>
<p>The following header files define the Application Programming Interface (API) for the NAND interface:</p>
<ul>
<li><b>Driver_NAND.h</b> : Driver API for NAND Flash Device Interface</li>
</ul>
<p>The driver implementation is a typical part of the Device Family Pack (DFP) that supports the peripherals of the microcontroller family.</p>
<h2>Driver Functions</h2>
<p>The driver functions are published in the access struct as explained in <a class="el" href="_access_struct.html#DriverFunctions">Driver Functions</a></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d">ARM_DRIVER_NAND</a> : access struct for NAND driver functions </li>
</ul>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_r_m___d_r_i_v_e_r___n_a_n_d" id="struct_a_r_m___d_r_i_v_e_r___n_a_n_d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_DRIVER_NAND</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Access structure of the NAND Driver. </p>
<p>The functions of the NAND driver are accessed by function pointers exposed by this structure. Refer to <a class="el" href="_access_struct.html#DriverFunctions">Driver Functions</a> for overview information.</p>
<p>Each instance of an NAND interface provides such an access structure. The instance is identified by a postfix number in the symbol name of the access structure, for example:</p>
<ul>
<li><b>ARM_DRIVER_NAND0</b> is the name of the access struct of the first instance (no. 0).</li>
<li><b>ARM_DRIVER_NAND1</b> is the name of the access struct of the second instance (no. 1).</li>
</ul>
<p>A middleware configuration setting allows connecting the middleware to a specific driver instance <b>ARM_DRIVER_NAND<em>n</em></b>. The default is <span class="XML-Token">0</span>, which connects a middleware to the first instance of a driver. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a8834b281da48583845c044a81566c1b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a8834b281da48583845c044a81566c1b3">GetVersion</a> )(void)</td></tr>
<tr class="memdesc:a8834b281da48583845c044a81566c1b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga01255fd4f15e7fa4751c7ea59648ef5a">ARM_NAND_GetVersion</a> : Get driver version.  <a href="#a8834b281da48583845c044a81566c1b3"></a><br/></td></tr>
<tr class="separator:a8834b281da48583845c044a81566c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab9d081aee3e5d1f83c6911e45ceaa6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#adab9d081aee3e5d1f83c6911e45ceaa6">GetCapabilities</a> )(void)</td></tr>
<tr class="memdesc:adab9d081aee3e5d1f83c6911e45ceaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga9f2609975c2008d21b9ae28f15daf147">ARM_NAND_GetCapabilities</a> : Get driver capabilities.  <a href="#adab9d081aee3e5d1f83c6911e45ceaa6"></a><br/></td></tr>
<tr class="separator:adab9d081aee3e5d1f83c6911e45ceaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca14ef91d597c582c124e2d70e1be7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a7ca14ef91d597c582c124e2d70e1be7b">Initialize</a> )(<a class="el" href="group__nand__interface__gr.html#gaf84fc990080e32f23605048feb55b65f">ARM_NAND_SignalEvent_t</a> cb_event, <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> *ptr_device, uint32_t num_devices)</td></tr>
<tr class="memdesc:a7ca14ef91d597c582c124e2d70e1be7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a> : Initialize NAND Interface.  <a href="#a7ca14ef91d597c582c124e2d70e1be7b"></a><br/></td></tr>
<tr class="separator:a7ca14ef91d597c582c124e2d70e1be7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5214509314c1bd326691e2696dbab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a6e5214509314c1bd326691e2696dbab7">Uninitialize</a> )(void)</td></tr>
<tr class="memdesc:a6e5214509314c1bd326691e2696dbab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga8e206caf05c23ca6013f4e3e653f9175">ARM_NAND_Uninitialize</a> : De-initialize NAND Interface.  <a href="#a6e5214509314c1bd326691e2696dbab7"></a><br/></td></tr>
<tr class="separator:a6e5214509314c1bd326691e2696dbab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b73599a66d635906c6073f10709562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a10b73599a66d635906c6073f10709562">PowerControl</a> )(<a class="el" href="group__common__drv__gr.html#ga47d6d7c31f88f3b8ae4aaf9d8444afa5">ARM_POWER_STATE</a> state)</td></tr>
<tr class="memdesc:a10b73599a66d635906c6073f10709562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga0eb3ef28a4992d3469373a725416cede">ARM_NAND_PowerControl</a> : Control NAND Interface Power.  <a href="#a10b73599a66d635906c6073f10709562"></a><br/></td></tr>
<tr class="separator:a10b73599a66d635906c6073f10709562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d118203c0434d7c846e337b984aad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a38d118203c0434d7c846e337b984aad2">ResetDevice</a> )(uint32_t dev_num)</td></tr>
<tr class="memdesc:a38d118203c0434d7c846e337b984aad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#gad5fbc92621afebf6b9460bb0b98beebb">ARM_NAND_ResetDevice</a> : Reset NAND Device.  <a href="#a38d118203c0434d7c846e337b984aad2"></a><br/></td></tr>
<tr class="separator:a38d118203c0434d7c846e337b984aad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e434401744f22276ff9c89470b08ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#af4e434401744f22276ff9c89470b08ba">ReadID</a> )(uint32_t dev_num, uint8_t addr, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:af4e434401744f22276ff9c89470b08ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#gac3b1d31d9cf6cb28b8bac26ed170f396">ARM_NAND_ReadID</a> : Read Device ID from NAND.  <a href="#af4e434401744f22276ff9c89470b08ba"></a><br/></td></tr>
<tr class="separator:af4e434401744f22276ff9c89470b08ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1cf97eaa244fd47a77ae008cce87f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ace1cf97eaa244fd47a77ae008cce87f2">ReadParamPage</a> )(uint32_t dev_num, uint32_t col, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:ace1cf97eaa244fd47a77ae008cce87f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#gabd87bb8b003efe78cc9537f066083a94">ARM_NAND_ReadParamPage</a> : Read parameter page from NAND.  <a href="#ace1cf97eaa244fd47a77ae008cce87f2"></a><br/></td></tr>
<tr class="separator:ace1cf97eaa244fd47a77ae008cce87f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f4981575b90bb59a5efc67c5e9c50c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a94f4981575b90bb59a5efc67c5e9c50c">ReadPage</a> )(uint32_t dev_num, uint32_t row, uint32_t col, uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:a94f4981575b90bb59a5efc67c5e9c50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga7476efa13deab7fa3a523ecdd028d228">ARM_NAND_ReadPage</a> : Read data from NAND Page.  <a href="#a94f4981575b90bb59a5efc67c5e9c50c"></a><br/></td></tr>
<tr class="separator:a94f4981575b90bb59a5efc67c5e9c50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1ea40a27081b4d2c5bd4fbf8fe0270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a7f1ea40a27081b4d2c5bd4fbf8fe0270">WritePage</a> )(uint32_t dev_num, uint32_t row, uint32_t col, const uint8_t *buf, uint32_t len)</td></tr>
<tr class="memdesc:a7f1ea40a27081b4d2c5bd4fbf8fe0270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga90480fc4556e519aa6e1779ec81734c9">ARM_NAND_WritePage</a> : Write data to NAND Page.  <a href="#a7f1ea40a27081b4d2c5bd4fbf8fe0270"></a><br/></td></tr>
<tr class="separator:a7f1ea40a27081b4d2c5bd4fbf8fe0270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bb17e05d9ea22a45ab81636210a6cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#af1bb17e05d9ea22a45ab81636210a6cb">CopyPage</a> )(uint32_t dev_num, uint32_t row_src, uint32_t row_dst, uint32_t row_cnt)</td></tr>
<tr class="memdesc:af1bb17e05d9ea22a45ab81636210a6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#gae4d27788ea4ff432f638ea894cc9454a">ARM_NAND_CopyPage</a> : Copy pages in NAND Device.  <a href="#af1bb17e05d9ea22a45ab81636210a6cb"></a><br/></td></tr>
<tr class="separator:af1bb17e05d9ea22a45ab81636210a6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2643231a040a19f7ea0ccaa305d1299f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#a2643231a040a19f7ea0ccaa305d1299f">EraseBlock</a> )(uint32_t dev_num, uint32_t row)</td></tr>
<tr class="memdesc:a2643231a040a19f7ea0ccaa305d1299f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#gaf634411fad72c8fded8a7d3b4d3cf6df">ARM_NAND_EraseBlock</a> : Erase block in NAND Device.  <a href="#a2643231a040a19f7ea0ccaa305d1299f"></a><br/></td></tr>
<tr class="separator:a2643231a040a19f7ea0ccaa305d1299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac090a4b0ab4266df188b12e1cbb87536"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nand__interface__gr.html#ac090a4b0ab4266df188b12e1cbb87536">ReadStatus</a> )(uint32_t dev_num, uint8_t *stat)</td></tr>
<tr class="memdesc:ac090a4b0ab4266df188b12e1cbb87536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to <a class="el" href="group__nand__interface__gr.html#ga35135af14b1f0d114942e7ac2e083386">ARM_NAND_ReadStatus</a> : Read Device status from NAND.  <a href="#ac090a4b0ab4266df188b12e1cbb87536"></a><br/></td></tr>
<tr class="separator:ac090a4b0ab4266df188b12e1cbb87536"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="af1bb17e05d9ea22a45ab81636210a6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* CopyPage)(uint32_t dev_num, uint32_t row_src, uint32_t row_dst, uint32_t row_cnt)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#gae4d27788ea4ff432f638ea894cc9454a">ARM_NAND_CopyPage</a> : Copy pages in NAND Device. </p>

</div>
</div>
<a class="anchor" id="a2643231a040a19f7ea0ccaa305d1299f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* EraseBlock)(uint32_t dev_num, uint32_t row)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#gaf634411fad72c8fded8a7d3b4d3cf6df">ARM_NAND_EraseBlock</a> : Erase block in NAND Device. </p>

</div>
</div>
<a class="anchor" id="adab9d081aee3e5d1f83c6911e45ceaa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a>(* GetCapabilities)(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga9f2609975c2008d21b9ae28f15daf147">ARM_NAND_GetCapabilities</a> : Get driver capabilities. </p>

</div>
</div>
<a class="anchor" id="a8834b281da48583845c044a81566c1b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a>(* GetVersion)(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga01255fd4f15e7fa4751c7ea59648ef5a">ARM_NAND_GetVersion</a> : Get driver version. </p>

</div>
</div>
<a class="anchor" id="a7ca14ef91d597c582c124e2d70e1be7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* Initialize)(<a class="el" href="group__nand__interface__gr.html#gaf84fc990080e32f23605048feb55b65f">ARM_NAND_SignalEvent_t</a> cb_event, <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> *ptr_device, uint32_t num_devices)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a> : Initialize NAND Interface. </p>

</div>
</div>
<a class="anchor" id="a10b73599a66d635906c6073f10709562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* PowerControl)(<a class="el" href="group__common__drv__gr.html#ga47d6d7c31f88f3b8ae4aaf9d8444afa5">ARM_POWER_STATE</a> state)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga0eb3ef28a4992d3469373a725416cede">ARM_NAND_PowerControl</a> : Control NAND Interface Power. </p>

</div>
</div>
<a class="anchor" id="af4e434401744f22276ff9c89470b08ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* ReadID)(uint32_t dev_num, uint8_t addr, uint8_t *buf, uint32_t len)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#gac3b1d31d9cf6cb28b8bac26ed170f396">ARM_NAND_ReadID</a> : Read Device ID from NAND. </p>

</div>
</div>
<a class="anchor" id="a94f4981575b90bb59a5efc67c5e9c50c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* ReadPage)(uint32_t dev_num, uint32_t row, uint32_t col, uint8_t *buf, uint32_t len)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga7476efa13deab7fa3a523ecdd028d228">ARM_NAND_ReadPage</a> : Read data from NAND Page. </p>

</div>
</div>
<a class="anchor" id="ace1cf97eaa244fd47a77ae008cce87f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* ReadParamPage)(uint32_t dev_num, uint32_t col, uint8_t *buf, uint32_t len)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#gabd87bb8b003efe78cc9537f066083a94">ARM_NAND_ReadParamPage</a> : Read parameter page from NAND. </p>

</div>
</div>
<a class="anchor" id="ac090a4b0ab4266df188b12e1cbb87536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* ReadStatus)(uint32_t dev_num, uint8_t *stat)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga35135af14b1f0d114942e7ac2e083386">ARM_NAND_ReadStatus</a> : Read Device status from NAND. </p>

</div>
</div>
<a class="anchor" id="a38d118203c0434d7c846e337b984aad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* ResetDevice)(uint32_t dev_num)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#gad5fbc92621afebf6b9460bb0b98beebb">ARM_NAND_ResetDevice</a> : Reset NAND Device. </p>

</div>
</div>
<a class="anchor" id="a6e5214509314c1bd326691e2696dbab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* Uninitialize)(void)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga8e206caf05c23ca6013f4e3e653f9175">ARM_NAND_Uninitialize</a> : De-initialize NAND Interface. </p>

</div>
</div>
<a class="anchor" id="a7f1ea40a27081b4d2c5bd4fbf8fe0270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a>(* WritePage)(uint32_t dev_num, uint32_t row, uint32_t col, const uint8_t *buf, uint32_t len)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga90480fc4556e519aa6e1779ec81734c9">ARM_NAND_WritePage</a> : Write data to NAND Page. </p>

</div>
</div>

</div>
</div>
<a name="struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s" id="struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_NAND_CAPABILITIES</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Driver Capabilities. </p>
<p>An NAND driver can be implemented with different capabilities. The bitfield members of this struct encode the capabilities implemented by this driver.</p>
<p><b>Returned by:</b></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#ga9f2609975c2008d21b9ae28f15daf147">ARM_NAND_GetCapabilities</a> </li>
</ul>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7566646f2839dd26417d4223f9342b9"></a>uint32_t</td>
<td class="fieldname">
ecc_mlc: 1</td>
<td class="fielddoc">
Supports ECC for MLC NAND. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9f86d19450f9fc45e1062127b4f63170"></a>uint32_t</td>
<td class="fieldname">
ecc_slc: 1</td>
<td class="fielddoc">
Supports ECC for SLC NAND. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a913e06cb1e923a53739d21d9e9e6f952"></a>uint32_t</td>
<td class="fieldname">
events: 1</td>
<td class="fielddoc">
Signals events. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afac76e305852a9c16c903dc4482b98f3"></a>uint32_t</td>
<td class="fieldname">
one_nand: 1</td>
<td class="fielddoc">
Supports OneNAND Interface. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acd416318ef267b7090e44fe23d369ac4"></a>uint32_t</td>
<td class="fieldname">
raw_nand: 1</td>
<td class="fielddoc">
Supports NAND Interface. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa43c4c21b173ada1b6b7568956f0d650"></a>uint32_t</td>
<td class="fieldname">
reserved: 27</td>
<td class="fielddoc">
reserved for future extension </td></tr>
</table>

</div>
</div>
<a name="struct_a_r_m___n_a_n_d___d_e_v_i_c_e" id="struct_a_r_m___n_a_n_d___d_e_v_i_c_e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_NAND_DEVICE</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Flash Device information. </p>
<p>Stores the characteristics of a NAND Flash device. This includes the page layout configuration, NAND type, device number (chip select), number of blocks, pages, sectors, and error correction code.</p>
<p><b>Parameter for:</b></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a> </li>
</ul>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a363d2f881a48a13506a9341784b7adf4"></a>uint32_t</td>
<td class="fieldname">
block_count</td>
<td class="fielddoc">
Number of Blocks in Device. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a149e7309e6a7e043d7eefccbae78be85"></a>uint16_t</td>
<td class="fieldname">
block_sectors</td>
<td class="fielddoc">
Number of Sectors per Block. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabcadd8512b7bad1934934770ca9f7f6"></a>uint8_t</td>
<td class="fieldname">
col_cycles</td>
<td class="fielddoc">
Number of Column address cycles. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a94a5b213a782dfaf7bc95f8ec314e8cd"></a>uint8_t</td>
<td class="fieldname">
device_number</td>
<td class="fielddoc">
Device number (chip select) </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad211b33fbc03fdbf0acac3b5a2fc21bb"></a>uint16_t</td>
<td class="fieldname">
page_count</td>
<td class="fielddoc">
Number of Pages per Block. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad51c50c816170077db851018bda845c6"></a><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t">ARM_NAND_PAGE_LAYOUT</a> *</td>
<td class="fieldname">
page_layout</td>
<td class="fielddoc">
Page Layout configuration. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5d691d37816b28f0f46f69991ed20d98"></a>uint8_t</td>
<td class="fieldname">
page_sectors</td>
<td class="fielddoc">
Number of Sectors per Page. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa8cb01d55a3737db45ba5b9991864677"></a>uint16_t</td>
<td class="fieldname">
page_size</td>
<td class="fielddoc">
Page Size in bytes. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a43697cbab96cec45072977987881914e"></a>uint8_t</td>
<td class="fieldname">
row_cycles</td>
<td class="fielddoc">
Number of Row address cycles. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab79c5bd161bfca7c986648ab39dd37d5"></a>uint8_t</td>
<td class="fieldname">
sw_ecc</td>
<td class="fielddoc">
value &gt; 0: error correction code (ECC) encoding/decoding enabled in software: <br/>
 value = 0: Software ECC disabled <br/>
 value = 1: Hamming ECC algorithm enabled in software. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1d127017fb298b889f4ba24752d08b8e"></a>uint8_t</td>
<td class="fieldname">
type</td>
<td class="fielddoc">
<a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611">ARM_NAND_TYPE</a> </td></tr>
</table>

</div>
</div>
<a name="struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t" id="struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_NAND_PAGE_LAYOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Page Layout configuration. </p>
<p>Stores the default NAND page layout definition (with <a class="el" href="group__nand__interface__gr.html#a4502dc6ac7500f615ffdae6600bbe479">sector_inc</a>, <a class="el" href="group__nand__interface__gr.html#a8c27b29ecc6c45a28f53801bbc679bf4">spare_inc</a>, and <a class="el" href="group__nand__interface__gr.html#ac2d16f58cc8bd9cade8c27f6e181387f">spare_ofs</a>), which contains a <b>Spare</b> area after each sector. The struct <a class="el" href="group__nand__interface__gr.html#aff2741587e9ab1daa12ce8b99ecd9e6e" title="Structure spare.">ARM_NAND_PAGE_LAYOUT.spare</a> defines the <b>Spare</b> area layout.</p>
<p>The page size is defined as the sum of <b>User</b> area plus <b>Spare</b> area. Each page has a small number of associated "spare" bytes (typically 1/32 of the data size) to store the Error Correction Algorithms (ECC).</p>
<p>The following standard page sizes are available:</p>
<table class="doxtable">
<tr>
<th>Page Size</th><th>User + Spare Area</th></tr>
<tr>
<td>528 </td><td>512 + 16 bytes </td></tr>
<tr>
<td>2112 </td><td>2048 + 64 bytes </td></tr>
<tr>
<td>4224 </td><td>4096 + 128 bytes </td></tr>
<tr>
<td>8448 </td><td>8192 + 256 bytes </td></tr>
</table>
<div class="image">
<img src="NAND_PageLayout.png" alt="NAND_PageLayout.png"/>
<div class="caption">
Default Page Layout</div></div>
 <p>&#160;</p>
<div class="image">
<img src="NAND_SpareArea.png" alt="NAND_SpareArea.png"/>
<div class="caption">
Organization of the default 16-byte Spare area</div></div>
<p> NAND devices require bad block management by the driver software or by a separate controller chip. For example, SD cards have mechanisms that execute wear leveling and bad block management. The memory capacity shrinks as more blocks are marked bad. The block size is a value specified as amount of flash pages.</p>
<p>The following block sizes are available:</p>
<table class="doxtable">
<tr>
<th>Block Size</th><th>Pages</th></tr>
<tr>
<td>8 </td><td>8 </td></tr>
<tr>
<td>16 </td><td>16 </td></tr>
<tr>
<td>32 </td><td>32 </td></tr>
<tr>
<td>64 </td><td>64 </td></tr>
<tr>
<td>128 </td><td>128 </td></tr>
<tr>
<td>256 </td><td>256 </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>NAND chip manufacturers document the order in which pages can be written. Typically, single pages of an erase block must be written in sequential order starting from the first. Random-order writes are prohibited or unspecified.</dd></dl>
<p><b>Parameter for:</b></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> structure </li>
</ul>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4502dc6ac7500f615ffdae6600bbe479"></a>uint16_t</td>
<td class="fieldname">
sector_inc</td>
<td class="fielddoc">
Column increment till next sector. If page contains multiple sectors, then the first sector always starts at the beginning of the page (byte zero). Second sector starts at sect_inc, third sector at (sect_inc + sect_inc) and so on. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aff2741587e9ab1daa12ce8b99ecd9e6e"></a>struct <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare">ARM_NAND_PAGE_LAYOUT</a></td>
<td class="fieldname">
spare</td>
<td class="fielddoc">
Structure spare. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8c27b29ecc6c45a28f53801bbc679bf4"></a>uint16_t</td>
<td class="fieldname">
spare_inc</td>
<td class="fielddoc">
Column increment till next spare. If page contains multiple sectors, then the first byte of the first spare area is determined by reading spare_ofs value. Location of the first byte of the second spare is (spare_inc + spare_ofs). </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2d16f58cc8bd9cade8c27f6e181387f"></a>uint16_t</td>
<td class="fieldname">
spare_ofs</td>
<td class="fielddoc">
Spare area offset from beginning of the page. </td></tr>
</table>

</div>
</div>
<a name="struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare" id="struct_a_r_m___n_a_n_d___p_a_g_e___l_a_y_o_u_t_8spare"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ARM_NAND_PAGE_LAYOUT.spare</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6be311435613cad10badd9bf46c01219"></a>uint8_t</td>
<td class="fieldname">
ofs_bbm</td>
<td class="fielddoc">
Bad Block marker position. Is usually placed as the 6-th byte of Spare and has the value 5. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a37d74cf51bc7937b6ffe5d27e697e1ea"></a>uint8_t</td>
<td class="fieldname">
ofs_dcm</td>
<td class="fielddoc">
Page Data corrupted marker. Usually, this byte is the 5-th byte of Spare and has the value 4. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a47d27fbfaa419820698ce8b9e3e18db9"></a>uint8_t</td>
<td class="fieldname">
ofs_ecc</td>
<td class="fielddoc">
Position of the first byte of Error Correction Code (ECC). Is usually the 7-th byte of Spare and has the value 6. This value is used by flash translation layer only if ECC is encoded and decoded in software. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa72ad2170acef897d431229055861ee7"></a>uint8_t</td>
<td class="fieldname">
ofs_lsn</td>
<td class="fielddoc">
LSN position, where logical sector number (LSN) is placed. Usually, this is the first byte of Spare and has the value 0. LSN is a 32-bit value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf84fc990080e32f23605048feb55b65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ARM_NAND_SignalEvent_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> : Signal NAND Event. </p>
<p>Provides the typedef for the callback function <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a>.</p>
<p><b>Parameter for:</b></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a> </li>
</ul>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nand__interface__gr.html#gac5c2c8c59f9f113bad89945b1119c592">ARM_NAND_COMMAND</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mandatory NAND Flash Commands (ONFI V1.0 or higher) </p>
<p>NAND Flash Commands (ONFI V1.0 and V2.2 mandatory) </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a28799fff20df3ab5b400a7268a3483cb"></a>ARM_NAND_CMD_READ_1ST</em>&nbsp;</td><td>
<p>Read 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592ad810e95e7dfa806a70531bb1d82a9540"></a>ARM_NAND_CMD_CHANGE_RD_COL_1ST</em>&nbsp;</td><td>
<p>Change Read Column 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592aabf3937eab9d1ca39e38f7fbc52b40ff"></a>ARM_NAND_CMD_PROGRAM_2ND</em>&nbsp;</td><td>
<p>Page Program 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592adbf304ba5e6a8b657a410227ce8513d9"></a>ARM_NAND_CMD_READ_2ND</em>&nbsp;</td><td>
<p>Read 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a7d5cdca0c1c6e52f67a7ea910d5559eb"></a>ARM_NAND_CMD_ERASE_1ST</em>&nbsp;</td><td>
<p>Block Erase 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a60f235f8da9e61a46abd873bc3638819"></a>ARM_NAND_CMD_STATUS</em>&nbsp;</td><td>
<p>Read Status. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a1acbbcbccc954ac010af5c872a2a4bd5"></a>ARM_NAND_CMD_PROGRAM_1ST</em>&nbsp;</td><td>
<p>Page Program 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592adac8f8c2e521e17fdacdc92ea5b60966"></a>ARM_NAND_CMD_CHANGE_WR_COL</em>&nbsp;</td><td>
<p>Change Write Column. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592adf6f26452d2e4752a11a9c0e0fc32f08"></a>ARM_NAND_CMD_READ_ID</em>&nbsp;</td><td>
<p>Read ID. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592aed48e76fff9a28d60e6664ca43008bde"></a>ARM_NAND_CMD_ERASE_2ND</em>&nbsp;</td><td>
<p>Block Erase 2nd cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a4ee3fcffcb61047782daee4ff0da02d6"></a>ARM_NAND_CMD_CHANGE_RD_COL_2ND</em>&nbsp;</td><td>
<p>Change Read Column 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a74d6bbb826d34e6875b28fb91041e12c"></a>ARM_NAND_CMD_READ_PARAM_PAGE</em>&nbsp;</td><td>
<p>Read Parameter Page. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gac5c2c8c59f9f113bad89945b1119c592a8d4521f093eddaa4da8da7ebcd9a4acd"></a>ARM_NAND_CMD_RESET</em>&nbsp;</td><td>
<p>Reset Command. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nand__interface__gr.html#ga6fda1b1eb3f1757e448bebd598b6a46b">ARM_NAND_COMMAND_OPTIONAL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Optional NAND Flash Commands (ONFI V1.0 or higher) </p>
<p>Provides standardized values for optional NAND commands. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba2e80c86e556f66fe25b5e9d06518b503"></a>ARM_NAND_CMD_COPYBACK_READ_1ST</em>&nbsp;</td><td>
<p>Copyback Read 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba675845baa8cce47dd25f0fb1e9e74754"></a>ARM_NAND_CMD_COPYBACK_READ_2ND</em>&nbsp;</td><td>
<p>Copyback Read 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46babb45105456098ae126bc15639737fa06"></a>ARM_NAND_CMD_READ_CACHE_SEQUENTIAL</em>&nbsp;</td><td>
<p>Read Cache Sequential. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba10752d33313447221c6dd1614b0d284e"></a>ARM_NAND_CMD_READ_CACHE_END</em>&nbsp;</td><td>
<p>Read Cache End. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46bac6ac3bc3564492b9b34693df51f48c73"></a>ARM_NAND_CMD_READ_STATUS_ENHANCED</em>&nbsp;</td><td>
<p>Read Status Enhanced. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba6d46e2933b3bff38aab5a1ec0c2819c5"></a>ARM_NAND_CMD_PAGE_CACHE_PROGRAM_1ST</em>&nbsp;</td><td>
<p>Page Cache Program 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba3039af0a86e8f1d142a4970fc3a9195c"></a>ARM_NAND_CMD_PAGE_CACHE_PROGRAM_2ND</em>&nbsp;</td><td>
<p>Page Cache Program 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba3952c66ec4752d9c501cefd859704375"></a>ARM_NAND_CMD_COPYBACK_PROGRAM_1ST</em>&nbsp;</td><td>
<p>Copyback Program 1st Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba1db58b96c650290de21c09e82d81fb17"></a>ARM_NAND_CMD_COPYBACK_PROGRAM_2ND</em>&nbsp;</td><td>
<p>Copyback Program 2nd Cycle. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba6ac202f4e6af2444d205953b51529a9f"></a>ARM_NAND_CMD_READ_UNIQUE_ID</em>&nbsp;</td><td>
<p>Read Unique ID. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba1a76f801194b81041e062c1f75ff4e25"></a>ARM_NAND_CMD_GET_FEATURES</em>&nbsp;</td><td>
<p>Get Features. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga6fda1b1eb3f1757e448bebd598b6a46ba080c723db527e6bea084c94655b5565a"></a>ARM_NAND_CMD_SET_FEATURES</em>&nbsp;</td><td>
<p>Set Features. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="gabf4fda18c5170c5a809c02422700d81b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash Driver Status. </p>
<p>Defines status and error codes returned by most of the NAND driver functions.</p>
<p><b>Returned by:</b></p>
<ul>
<li><a class="el" href="group__nand__interface__gr.html#gae4d27788ea4ff432f638ea894cc9454a">ARM_NAND_CopyPage</a>, <a class="el" href="group__nand__interface__gr.html#gaf634411fad72c8fded8a7d3b4d3cf6df">ARM_NAND_EraseBlock</a>, <a class="el" href="group__nand__interface__gr.html#ga14d347741fc11b7804efa1222be61635">ARM_NAND_Initialize</a>, <a class="el" href="group__nand__interface__gr.html#ga0eb3ef28a4992d3469373a725416cede">ARM_NAND_PowerControl</a>, <a class="el" href="group__nand__interface__gr.html#gac3b1d31d9cf6cb28b8bac26ed170f396">ARM_NAND_ReadID</a>, <a class="el" href="group__nand__interface__gr.html#ga7476efa13deab7fa3a523ecdd028d228">ARM_NAND_ReadPage</a>, <a class="el" href="group__nand__interface__gr.html#gabd87bb8b003efe78cc9537f066083a94">ARM_NAND_ReadParamPage</a>, <a class="el" href="group__nand__interface__gr.html#ga35135af14b1f0d114942e7ac2e083386">ARM_NAND_ReadStatus</a>, <a class="el" href="group__nand__interface__gr.html#gad5fbc92621afebf6b9460bb0b98beebb">ARM_NAND_ResetDevice</a>, <a class="el" href="group__nand__interface__gr.html#ga8e206caf05c23ca6013f4e3e653f9175">ARM_NAND_Uninitialize</a>, <a class="el" href="group__nand__interface__gr.html#ga90480fc4556e519aa6e1779ec81734c9">ARM_NAND_WritePage</a> </li>
</ul>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81ba463305c8dd263918b88ccd9c19219aa9"></a>ARM_NAND_OK</em>&nbsp;</td><td>
<p>No error. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81ba76f21d662c0e9fbae098b772a4270052"></a>ARM_NAND_ECC_CORRECTED</em>&nbsp;</td><td>
<p>ECC corrected the data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81ba7094edab198e82a624ec8c9ce9d3b905"></a>ARM_NAND_ECC_FAILED</em>&nbsp;</td><td>
<p>ECC could not correct the data. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81baf2885b8896b0eb36443c06e16330ed04"></a>ARM_NAND_PROGRAM_FAILED</em>&nbsp;</td><td>
<p>Programming failed. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81ba71e522485ade0caf0088f4a369f91a8e"></a>ARM_NAND_ERASE_FAILED</em>&nbsp;</td><td>
<p>Erase verify failed. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81bae77f41a4509dfb5313b6a89d68aa33c3"></a>ARM_NAND_TIMEOUT</em>&nbsp;</td><td>
<p>NAND hardware timeout. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81baf4649dc07d0913e1747a8cb1b44b5c59"></a>ARM_NAND_UNSUPPORTED</em>&nbsp;</td><td>
<p>Functionality not supported. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gabf4fda18c5170c5a809c02422700d81baad5d3c3378c160cd59bf4dd4a5f8ed23"></a>ARM_NAND_ERROR</em>&nbsp;</td><td>
<p>Unspecified error. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga10168e1ac44a93d01c5ab95ea8413611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nand__interface__gr.html#ga10168e1ac44a93d01c5ab95ea8413611">ARM_NAND_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NAND Flash Device Type. </p>
<p>Provides standardized values for defining the NAND type.</p>
<p><b>Parameter for</b> -<a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> structure </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ga10168e1ac44a93d01c5ab95ea8413611a38f1d6d6b61182b8f2ca7544b45f9d85"></a>ARM_NAND_TYPE_RAW_NAND</em>&nbsp;</td><td>
<p>Raw NAND Flash device. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga10168e1ac44a93d01c5ab95ea8413611ad4c9ba94b84859ee534b841091a0655f"></a>ARM_NAND_TYPE_EZ_NAND</em>&nbsp;</td><td>
<p>NAND Flash device with integrated ECC. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ga10168e1ac44a93d01c5ab95ea8413611ac6489c33837a068d77a8750452a68921"></a>ARM_NAND_TYPE_ONENAND</em>&nbsp;</td><td>
<p>OneNAND Flash device. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gae4d27788ea4ff432f638ea894cc9454a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_CopyPage </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row_dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row_cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy pages within NAND device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row_src</td><td>Source row address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row_dst</td><td>Destination row address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row_cnt</td><td>Number of pages (rows) to copy </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Copy pages in NAND Device. </p>

</div>
</div>
<a class="anchor" id="gaf634411fad72c8fded8a7d3b4d3cf6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_EraseBlock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Erase blocks in NAND device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row</td><td>Block start row address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Erase block in NAND device. </p>

</div>
</div>
<a class="anchor" id="ga9f2609975c2008d21b9ae28f15daf147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a> ARM_NAND_GetCapabilities </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get driver capabilities. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a></dd></dl>
<p>Retrieves information about capabilities in this driver implementation. The bitfield members of the struct <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s">ARM_NAND_CAPABILITIES</a> encode various capabilities, for example if a hardware supports OneNAND Interface or is able to create signal events using the <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> callback function.</p>
<p>Example: </p>
<div class="fragment"><div class="line"><span class="keyword">extern</span> <a class="code" href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d" title="Access structure of the NAND Driver.">ARM_DRIVER_NAND</a> Driver_NAND0;</div>
<div class="line"><a class="code" href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d" title="Access structure of the NAND Driver.">ARM_DRIVER_NAND</a> *drv_info;</div>
<div class="line">  </div>
<div class="line"><span class="keywordtype">void</span> read_capabilities (<span class="keywordtype">void</span>)  {</div>
<div class="line">  <a class="code" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s" title="NAND Driver Capabilities.">ARM_NAND_CAPABILITIES</a> drv_capabilities;</div>
<div class="line"> </div>
<div class="line">  drv_info = &amp;Driver_NAND0;  </div>
<div class="line">  drv_capabilities = drv_info-&gt;<a class="code" href="group__nand__interface__gr.html#adab9d081aee3e5d1f83c6911e45ceaa6" title="Pointer to ARM_NAND_GetCapabilities : Get driver capabilities.">GetCapabilities</a> ();</div>
<div class="line"><span class="comment">// interrogate capabilities</span></div>
<div class="line"> </div>
<div class="line">}</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ga01255fd4f15e7fa4751c7ea59648ef5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a> ARM_NAND_GetVersion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get driver version. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a></dd></dl>
<p>Returns version information of the driver implementation in <a class="el" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n">ARM_DRIVER_VERSION</a></p>
<ul>
<li>API version is the version of the CMSIS-Driver specification used to implement this driver.</li>
<li>Driver version is source code version of the actual driver implementation.</li>
</ul>
<p>Example: </p>
<div class="fragment"><div class="line"><span class="keyword">extern</span> <a class="code" href="group__i2c__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___i2_c" title="Access structure of the I2C Driver.">ARM_DRIVER_I2C</a> Driver_NAND0;</div>
<div class="line"><a class="code" href="group__nand__interface__gr.html#struct_a_r_m___d_r_i_v_e_r___n_a_n_d" title="Access structure of the NAND Driver.">ARM_DRIVER_NAND</a> *drv_info;</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> setup_nand (<span class="keywordtype">void</span>)  {</div>
<div class="line">  <a class="code" href="group__common__drv__gr.html#struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n" title="Driver Version.">ARM_DRIVER_VERSION</a>  version;</div>
<div class="line"> </div>
<div class="line">  drv_info = &amp;Driver_NAND0;  </div>
<div class="line">  version = drv_info-&gt;<a class="code" href="group__nand__interface__gr.html#a8834b281da48583845c044a81566c1b3" title="Pointer to ARM_NAND_GetVersion : Get driver version.">GetVersion</a> ();</div>
<div class="line">  <span class="keywordflow">if</span> (version.<a class="code" href="group__common__drv__gr.html#ad180da20fbde1d3dafc074af87c19540" title="API version.">api</a> &lt; 0x10A)   {      <span class="comment">// requires at minimum API version 1.10 or higher</span></div>
<div class="line">    <span class="comment">// error handling</span></div>
<div class="line">    <span class="keywordflow">return</span>;</div>
<div class="line">  }</div>
<div class="line">}</div>
</div><!-- fragment --> 
</div>
</div>
<a class="anchor" id="ga14d347741fc11b7804efa1222be61635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_Initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__nand__interface__gr.html#gaf84fc990080e32f23605048feb55b65f">ARM_NAND_SignalEvent_t</a>&#160;</td>
          <td class="paramname"><em>cb_event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> *&#160;</td>
          <td class="paramname"><em>ptr_device</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>num_devices</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize NAND Interface. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cb_event</td><td>Pointer to <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ptr_device</td><td>Pointer to device information </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">num_devices</td><td>Number of devices </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>The function initializes the NAND interface. It is called when the middleware component starts operation.</p>
<p>The function performs the following operations:</p>
<ul>
<li>Initializes the resources needed for the NAND interface.</li>
<li>Registers the <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> callback function.</li>
<li>Registers the NAND devices information.</li>
<li>Determines the amount of NAND devices.</li>
<li>Sets the peripheral to ARM_POWER_LOW power mode.</li>
</ul>
<p>The parameter <em>cb_event</em> is a pointer to the <a class="el" href="group__nand__interface__gr.html#ga00822f31895c5d373f5e3490c0b64a45">ARM_NAND_SignalEvent</a> callback function; use a NULL pointer when no callback signals are required.</p>
<p>The parameter <em>ptr_device</em> is a pointer to the <a class="el" href="group__nand__interface__gr.html#struct_a_r_m___n_a_n_d___d_e_v_i_c_e">ARM_NAND_DEVICE</a> structure that defines the NAND devices.</p>
<p>The parameter <em>num_devices</em> specifies the number of NAND devices.</p>
<p><b>Example:</b> </p>
<ul>
<li>see <a class="el" href="group__nand__interface__gr.html">NAND Interface</a> - Driver Functions </li>
</ul>

</div>
</div>
<a class="anchor" id="ga0eb3ef28a4992d3469373a725416cede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_PowerControl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__common__drv__gr.html#ga47d6d7c31f88f3b8ae4aaf9d8444afa5">ARM_POWER_STATE</a>&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control the NAND interface power. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">state</td><td>Power state </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Control NAND Interface Power. </p>

</div>
</div>
<a class="anchor" id="gac3b1d31d9cf6cb28b8bac26ed170f396"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_ReadID </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read NAND device ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>ID address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buf</td><td>Buffer for data read from NAND </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Number of bytes to read (buffer length) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Read Device ID from NAND. </p>

</div>
</div>
<a class="anchor" id="ga7476efa13deab7fa3a523ecdd028d228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_ReadPage </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>col</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data from NAND page. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row</td><td>Row address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">col</td><td>Column address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buf</td><td>Buffer for data read from NAND </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Number of bytes to read (buffer length) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Read data from NAND Page. </p>

</div>
</div>
<a class="anchor" id="gabd87bb8b003efe78cc9537f066083a94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_ReadParamPage </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>col</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read NAND parameter page. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">col</td><td>Column address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buf</td><td>Buffer for data read from NAND </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Number of bytes to read (buffer length) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Read parameter page from NAND. </p>

</div>
</div>
<a class="anchor" id="ga35135af14b1f0d114942e7ac2e083386"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_ReadStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>stat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read NAND device status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">stat</td><td>Pointer to store status read from NAND </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Read Device status from NAND. </p>

</div>
</div>
<a class="anchor" id="gad5fbc92621afebf6b9460bb0b98beebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_ResetDevice </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset a NAND device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Reset NAND Device. </p>

</div>
</div>
<a class="anchor" id="ga00822f31895c5d373f5e3490c0b64a45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARM_NAND_SignalEvent </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Signal NAND event. Callback function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number Occurs when Program/Erase (WritePage, CopyPage, EraseBlock) completes. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>Signal NAND Event. This callback function is invoked automatically after each read/write operation. </p>

</div>
</div>
<a class="anchor" id="ga8e206caf05c23ca6013f4e3e653f9175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_Uninitialize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initialize NAND Interface. </p>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>The function <a class="el" href="group__nand__interface__gr.html#ga8e206caf05c23ca6013f4e3e653f9175">ARM_NAND_Uninitialize</a> de-initializes the resources of NAND interface and sets the peripheral to ARM_POWER_OFF power mode.</p>
<p>It is called when the middleware component stops operation and releases the software resources used by the interface. </p>

</div>
</div>
<a class="anchor" id="ga90480fc4556e519aa6e1779ec81734c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a> ARM_NAND_WritePage </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dev_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>row</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>col</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to NAND page. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dev_num</td><td>Device number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">row</td><td>Row address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">col</td><td>Column address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">buf</td><td>Buffer with data to write to NAND </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Number of bytes to write (buffer length) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>execution status <a class="el" href="group__nand__interface__gr.html#gabf4fda18c5170c5a809c02422700d81b">ARM_NAND_STATUS</a></dd></dl>
<p>Write data to NAND Page. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Feb 24 2014 11:06:10 for CMSIS-Driver by ARM Ltd. All rights reserved.
	<!--
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 
	-->
	</li>
  </ul>
</div>
</body>
</html>
