tst r0, #11 
addeq r1, r2, r0 
mov r2, r1 
orr r0, r2, r3 
