11:01:54 INFO  : Registering command handlers for SDK TCF services
11:01:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
11:02:01 INFO  : XSCT server has started successfully.
11:02:07 INFO  : Successfully done setting XSCT server connection channel  
11:02:07 INFO  : Successfully done setting SDK workspace  
11:02:07 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
11:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:15 INFO  : 'jtag frequency' command is executed.
11:31:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:18 INFO  : Context for 'APU' is selected.
11:31:18 INFO  : 'stop' command is executed.
11:31:18 INFO  : 'ps7_init' command is executed.
11:31:18 INFO  : 'ps7_post_config' command is executed.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:19 INFO  : 'con' command is executed.
11:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:19 INFO  : Disconnected from the channel tcfchan#1.
12:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:24 INFO  : 'jtag frequency' command is executed.
12:40:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:27 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : 'stop' command is executed.
12:40:27 INFO  : 'ps7_init' command is executed.
12:40:27 INFO  : 'ps7_post_config' command is executed.
12:40:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:29 INFO  : 'con' command is executed.
12:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:29 INFO  : Disconnected from the channel tcfchan#2.
12:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:41:57 INFO  : 'jtag frequency' command is executed.
12:41:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:59 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
12:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:41:59 INFO  : Issued abort command to xsdb.
12:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:12 INFO  : 'jtag frequency' command is executed.
12:42:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:42:14 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:16 INFO  : Context for 'APU' is selected.
12:42:16 INFO  : 'stop' command is executed.
12:42:16 INFO  : 'ps7_init' command is executed.
12:42:16 INFO  : 'ps7_post_config' command is executed.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:18 INFO  : 'con' command is executed.
12:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:18 INFO  : Disconnected from the channel tcfchan#3.
12:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:21 INFO  : 'jtag frequency' command is executed.
12:43:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:43:23 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:23 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:25 INFO  : Context for 'APU' is selected.
12:43:25 INFO  : 'stop' command is executed.
12:43:25 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
12:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

12:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:54 INFO  : 'jtag frequency' command is executed.
12:58:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:58 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:58:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:21 INFO  : 'jtag frequency' command is executed.
12:59:21 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:24 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:59:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:46 INFO  : 'jtag frequency' command is executed.
12:59:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:49 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : 'stop' command is executed.
12:59:49 INFO  : 'ps7_init' command is executed.
12:59:49 INFO  : 'ps7_post_config' command is executed.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:51 INFO  : 'con' command is executed.
12:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:51 INFO  : Disconnected from the channel tcfchan#4.
14:22:35 INFO  : Registering command handlers for SDK TCF services
14:22:37 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:22:41 INFO  : XSCT server has started successfully.
14:22:43 INFO  : Successfully done setting XSCT server connection channel  
14:22:43 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:22:43 INFO  : Successfully done setting SDK workspace  
14:22:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:36:23 INFO  : Registering command handlers for SDK TCF services
14:36:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:36:29 INFO  : XSCT server has started successfully.
14:36:29 INFO  : Successfully done setting XSCT server connection channel  
14:36:34 INFO  : Successfully done setting SDK workspace  
14:36:34 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:36:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:38:01 INFO  : Refreshed build settings on project test
14:54:05 ERROR : Failed to closesw "D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss"
Reason: Cannot close sw design 'D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss'.
Design is not opened in the current session.


14:55:41 INFO  : No changes in MSS file content so not generating sources.
14:56:44 INFO  : No changes in MSS file content so not generating sources.
14:57:24 INFO  : Registering command handlers for SDK TCF services
14:57:24 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
14:57:29 INFO  : XSCT server has started successfully.
14:57:29 INFO  : Successfully done setting XSCT server connection channel  
14:57:31 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
14:57:31 INFO  : Successfully done setting SDK workspace  
14:57:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:00:07 INFO  : Refreshed build settings on project test2
15:00:27 ERROR : Failed to closesw "D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss"
Reason: Cannot close sw design 'D:/Vivado/project/hw6/hw6.sdk/test2_bsp/system.mss'.
Design is not opened in the current session.


15:04:31 INFO  : No changes in MSS file content so not generating sources.
15:22:00 INFO  : Registering command handlers for SDK TCF services
15:22:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
15:22:09 INFO  : XSCT server has started successfully.
15:22:10 INFO  : Successfully done setting XSCT server connection channel  
15:22:10 INFO  : Successfully done setting SDK workspace  
15:22:10 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:22:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:22:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1577603892183,  Project:1575296272361
15:22:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:22:14 INFO  : Copied contents of D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:22:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:22:27 INFO  : 
15:22:28 INFO  : Updating hardware inferred compiler options for test2.
15:22:28 INFO  : Clearing existing target manager status.
15:24:38 INFO  : No changes in MSS file content so not generating sources.
15:26:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
15:26:13 INFO  : XSCT server has started successfully.
15:26:16 INFO  : Successfully done setting XSCT server connection channel  
15:26:16 INFO  : Successfully done setting SDK workspace  
15:26:18 INFO  : Registering command handlers for SDK TCF services
15:26:18 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
15:26:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:27:01 INFO  : Refreshed build settings on project test
15:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:53 INFO  : 'jtag frequency' command is executed.
15:31:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:55 INFO  : Context for 'APU' is selected.
15:31:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:55 INFO  : Context for 'APU' is selected.
15:31:55 INFO  : 'stop' command is executed.
15:31:56 INFO  : 'ps7_init' command is executed.
15:31:56 INFO  : 'ps7_post_config' command is executed.
15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:56 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:57 INFO  : 'con' command is executed.
15:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:57 INFO  : Disconnected from the channel tcfchan#1.
16:05:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:48 INFO  : 'jtag frequency' command is executed.
16:05:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:52 INFO  : Context for 'APU' is selected.
16:05:52 INFO  : 'stop' command is executed.
16:05:53 INFO  : 'ps7_init' command is executed.
16:05:53 INFO  : 'ps7_post_config' command is executed.
16:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:05:53 INFO  : Disconnected from the channel tcfchan#2.
16:07:17 INFO  : Registering command handlers for SDK TCF services
16:07:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
16:07:20 INFO  : XSCT server has started successfully.
16:07:20 INFO  : Successfully done setting XSCT server connection channel  
16:07:20 INFO  : Successfully done setting SDK workspace  
16:07:20 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
16:07:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:08:14 INFO  : Refreshed build settings on project t1
16:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:05 INFO  : 'jtag frequency' command is executed.
16:09:05 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:05 INFO  : Context for 'APU' is selected.
16:09:05 INFO  : System reset is completed.
16:09:08 INFO  : 'after 3000' command is executed.
16:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:11 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:12 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:12 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : 'ps7_init' command is executed.
16:09:12 INFO  : 'ps7_post_config' command is executed.
16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : 'con' command is executed.
16:09:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:13 INFO  : Disconnected from the channel tcfchan#1.
16:37:30 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
16:37:36 INFO  : XSCT server has started successfully.
16:37:37 INFO  : Successfully done setting XSCT server connection channel  
16:37:40 INFO  : Successfully done setting SDK workspace  
16:37:42 INFO  : Registering command handlers for SDK TCF services
16:37:43 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
16:37:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:22 INFO  : 'jtag frequency' command is executed.
17:56:22 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:23 INFO  : System reset is completed.
17:56:26 INFO  : 'after 3000' command is executed.
17:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:56:28 INFO  : Context for 'APU' is selected.
17:56:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:56:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:28 INFO  : Context for 'APU' is selected.
17:56:29 INFO  : 'ps7_init' command is executed.
17:56:29 INFO  : 'ps7_post_config' command is executed.
17:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:29 INFO  : 'con' command is executed.
17:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:29 INFO  : Disconnected from the channel tcfchan#1.
17:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:41 INFO  : 'jtag frequency' command is executed.
17:57:41 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : System reset is completed.
17:57:44 INFO  : 'after 3000' command is executed.
17:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:57:47 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:50 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : 'ps7_init' command is executed.
17:57:50 INFO  : 'ps7_post_config' command is executed.
17:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : 'con' command is executed.
17:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:57:51 INFO  : Disconnected from the channel tcfchan#2.
18:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:43 INFO  : 'jtag frequency' command is executed.
18:01:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:43 INFO  : Context for 'APU' is selected.
18:01:43 INFO  : System reset is completed.
18:01:46 INFO  : 'after 3000' command is executed.
18:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:49 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:49 INFO  : Context for 'APU' is selected.
18:01:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:50 INFO  : Context for 'APU' is selected.
18:01:51 INFO  : 'ps7_init' command is executed.
18:01:51 INFO  : 'ps7_post_config' command is executed.
18:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:51 INFO  : 'con' command is executed.
18:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:51 INFO  : Disconnected from the channel tcfchan#3.
18:41:15 INFO  : Registering command handlers for SDK TCF services
18:41:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw6\hw6.sdk\temp_xsdb_launch_script.tcl
18:41:24 INFO  : XSCT server has started successfully.
18:41:24 INFO  : Successfully done setting XSCT server connection channel  
18:41:30 INFO  : Successfully done setting SDK workspace  
18:41:30 INFO  : Processing command line option -hwspec D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper.hdf.
18:41:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:37 INFO  : 'jtag frequency' command is executed.
18:47:37 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:37 INFO  : Context for 'APU' is selected.
18:47:37 INFO  : System reset is completed.
18:47:40 INFO  : 'after 3000' command is executed.
18:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:47:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:43 INFO  : Context for 'APU' is selected.
18:47:43 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:43 INFO  : Context for 'APU' is selected.
18:47:44 INFO  : 'ps7_init' command is executed.
18:47:44 INFO  : 'ps7_post_config' command is executed.
18:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:44 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:44 INFO  : 'con' command is executed.
18:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:47:44 INFO  : Disconnected from the channel tcfchan#1.
18:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:08 INFO  : 'jtag frequency' command is executed.
18:49:08 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:08 INFO  : Context for 'APU' is selected.
18:49:08 INFO  : System reset is completed.
18:49:11 INFO  : 'after 3000' command is executed.
18:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:14 INFO  : Context for 'APU' is selected.
18:49:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:17 INFO  : Context for 'APU' is selected.
18:49:18 INFO  : 'ps7_init' command is executed.
18:49:18 INFO  : 'ps7_post_config' command is executed.
18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:18 INFO  : 'con' command is executed.
18:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:18 INFO  : Disconnected from the channel tcfchan#2.
18:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:01 INFO  : 'jtag frequency' command is executed.
18:53:01 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:01 INFO  : Context for 'APU' is selected.
18:53:01 INFO  : System reset is completed.
18:53:04 INFO  : 'after 3000' command is executed.
18:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:07 INFO  : Context for 'APU' is selected.
18:53:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:09 INFO  : Context for 'APU' is selected.
18:53:09 INFO  : 'ps7_init' command is executed.
18:53:09 INFO  : 'ps7_post_config' command is executed.
18:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:10 INFO  : 'con' command is executed.
18:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:10 INFO  : Disconnected from the channel tcfchan#3.
18:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:39 INFO  : 'jtag frequency' command is executed.
18:53:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:39 INFO  : Context for 'APU' is selected.
18:53:39 INFO  : System reset is completed.
18:53:42 INFO  : 'after 3000' command is executed.
18:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:45 INFO  : Context for 'APU' is selected.
18:53:46 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:46 INFO  : Context for 'APU' is selected.
18:53:47 INFO  : 'ps7_init' command is executed.
18:53:47 INFO  : 'ps7_post_config' command is executed.
18:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:47 INFO  : 'con' command is executed.
18:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:47 INFO  : Disconnected from the channel tcfchan#4.
18:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:50 INFO  : 'jtag frequency' command is executed.
18:54:50 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : System reset is completed.
18:54:53 INFO  : 'after 3000' command is executed.
18:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:56 INFO  : Context for 'APU' is selected.
18:54:57 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:57 INFO  : Context for 'APU' is selected.
18:54:58 INFO  : 'ps7_init' command is executed.
18:54:58 INFO  : 'ps7_post_config' command is executed.
18:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:58 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:58 INFO  : 'con' command is executed.
18:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:54:58 INFO  : Disconnected from the channel tcfchan#5.
18:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:15 INFO  : 'jtag frequency' command is executed.
18:55:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:15 INFO  : Context for 'APU' is selected.
18:55:15 INFO  : System reset is completed.
18:55:18 INFO  : 'after 3000' command is executed.
18:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:21 INFO  : Context for 'APU' is selected.
18:55:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:55:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:22 INFO  : Context for 'APU' is selected.
18:55:23 INFO  : 'ps7_init' command is executed.
18:55:23 INFO  : 'ps7_post_config' command is executed.
18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:23 INFO  : 'con' command is executed.
18:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:55:23 INFO  : Disconnected from the channel tcfchan#6.
18:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:04 INFO  : 'jtag frequency' command is executed.
18:56:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:04 INFO  : Context for 'APU' is selected.
18:56:04 INFO  : System reset is completed.
18:56:07 INFO  : 'after 3000' command is executed.
18:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:10 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:11 INFO  : Context for 'APU' is selected.
18:56:11 INFO  : 'ps7_init' command is executed.
18:56:11 INFO  : 'ps7_post_config' command is executed.
18:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:12 INFO  : 'con' command is executed.
18:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:12 INFO  : Disconnected from the channel tcfchan#7.
19:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:20 INFO  : 'jtag frequency' command is executed.
19:00:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:20 INFO  : Context for 'APU' is selected.
19:00:20 INFO  : System reset is completed.
19:00:23 INFO  : 'after 3000' command is executed.
19:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:25 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:00:25 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:28 INFO  : Context for 'APU' is selected.
19:00:28 INFO  : 'ps7_init' command is executed.
19:00:28 INFO  : 'ps7_post_config' command is executed.
19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:28 INFO  : 'con' command is executed.
19:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:28 INFO  : Disconnected from the channel tcfchan#8.
19:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:25 INFO  : 'jtag frequency' command is executed.
19:02:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:25 INFO  : Context for 'APU' is selected.
19:02:25 INFO  : System reset is completed.
19:02:28 INFO  : 'after 3000' command is executed.
19:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:30 INFO  : Context for 'APU' is selected.
19:02:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:32 INFO  : Context for 'APU' is selected.
19:02:33 INFO  : 'ps7_init' command is executed.
19:02:33 INFO  : 'ps7_post_config' command is executed.
19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:33 INFO  : 'con' command is executed.
19:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:33 INFO  : Disconnected from the channel tcfchan#9.
19:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:15 INFO  : 'jtag frequency' command is executed.
19:03:15 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:15 INFO  : Context for 'APU' is selected.
19:03:15 INFO  : System reset is completed.
19:03:18 INFO  : 'after 3000' command is executed.
19:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:20 INFO  : Context for 'APU' is selected.
19:03:22 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:22 INFO  : Context for 'APU' is selected.
19:03:22 INFO  : 'ps7_init' command is executed.
19:03:22 INFO  : 'ps7_post_config' command is executed.
19:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:23 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:23 INFO  : 'con' command is executed.
19:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:23 INFO  : Disconnected from the channel tcfchan#10.
19:03:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:03:47 INFO  : 'jtag frequency' command is executed.
19:03:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:47 INFO  : Context for 'APU' is selected.
19:03:47 INFO  : System reset is completed.
19:03:50 INFO  : 'after 3000' command is executed.
19:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:52 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:03:52 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:54 INFO  : Context for 'APU' is selected.
19:03:54 INFO  : 'ps7_init' command is executed.
19:03:54 INFO  : 'ps7_post_config' command is executed.
19:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:55 INFO  : 'con' command is executed.
19:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:03:55 INFO  : Disconnected from the channel tcfchan#11.
19:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:18 INFO  : 'jtag frequency' command is executed.
19:07:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:18 INFO  : Context for 'APU' is selected.
19:07:18 INFO  : System reset is completed.
19:07:21 INFO  : 'after 3000' command is executed.
19:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:24 INFO  : Context for 'APU' is selected.
19:07:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:26 INFO  : Context for 'APU' is selected.
19:07:26 INFO  : 'ps7_init' command is executed.
19:07:26 INFO  : 'ps7_post_config' command is executed.
19:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:26 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:26 INFO  : 'con' command is executed.
19:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:26 INFO  : Disconnected from the channel tcfchan#12.
19:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:46 INFO  : 'jtag frequency' command is executed.
19:08:46 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:46 INFO  : Context for 'APU' is selected.
19:08:46 INFO  : System reset is completed.
19:08:49 INFO  : 'after 3000' command is executed.
19:08:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:52 INFO  : Context for 'APU' is selected.
19:08:53 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:53 INFO  : Context for 'APU' is selected.
19:08:54 INFO  : 'ps7_init' command is executed.
19:08:54 INFO  : 'ps7_post_config' command is executed.
19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:54 INFO  : 'con' command is executed.
19:08:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:54 INFO  : Disconnected from the channel tcfchan#13.
19:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:09:23 INFO  : 'jtag frequency' command is executed.
19:09:23 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:09:23 INFO  : Context for 'APU' is selected.
19:09:23 INFO  : System reset is completed.
19:09:26 INFO  : 'after 3000' command is executed.
19:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:09:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:09:29 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:30 INFO  : Context for 'APU' is selected.
19:09:30 INFO  : 'ps7_init' command is executed.
19:09:31 INFO  : 'ps7_post_config' command is executed.
19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:31 INFO  : 'con' command is executed.
19:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:09:31 INFO  : Disconnected from the channel tcfchan#14.
19:14:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:14:04 INFO  : 'jtag frequency' command is executed.
19:14:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:04 INFO  : Context for 'APU' is selected.
19:14:05 INFO  : System reset is completed.
19:14:08 INFO  : 'after 3000' command is executed.
19:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:14:10 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:14:10 INFO  : Context for 'APU' is selected.
19:14:12 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:14:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:12 INFO  : Context for 'APU' is selected.
19:14:12 INFO  : 'ps7_init' command is executed.
19:14:12 INFO  : 'ps7_post_config' command is executed.
19:14:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:13 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:13 INFO  : 'con' command is executed.
19:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:14:13 INFO  : Disconnected from the channel tcfchan#15.
19:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:13 INFO  : 'jtag frequency' command is executed.
19:15:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:13 INFO  : Context for 'APU' is selected.
19:15:14 INFO  : System reset is completed.
19:15:17 INFO  : 'after 3000' command is executed.
19:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:15:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:15:19 INFO  : Context for 'APU' is selected.
19:15:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:21 INFO  : Context for 'APU' is selected.
19:15:21 INFO  : 'ps7_init' command is executed.
19:15:21 INFO  : 'ps7_post_config' command is executed.
19:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:22 INFO  : 'con' command is executed.
19:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:15:22 INFO  : Disconnected from the channel tcfchan#16.
19:16:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:57 INFO  : 'jtag frequency' command is executed.
19:16:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:57 INFO  : Context for 'APU' is selected.
19:16:58 INFO  : System reset is completed.
19:17:01 INFO  : 'after 3000' command is executed.
19:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:03 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:05 INFO  : Context for 'APU' is selected.
19:17:05 INFO  : 'ps7_init' command is executed.
19:17:05 INFO  : 'ps7_post_config' command is executed.
19:17:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:06 INFO  : 'con' command is executed.
19:17:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:06 INFO  : Disconnected from the channel tcfchan#17.
19:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:17:41 INFO  : 'jtag frequency' command is executed.
19:17:41 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:41 INFO  : Context for 'APU' is selected.
19:17:41 INFO  : System reset is completed.
19:17:44 INFO  : 'after 3000' command is executed.
19:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:17:47 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:47 INFO  : Context for 'APU' is selected.
19:17:49 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:49 INFO  : Context for 'APU' is selected.
19:17:49 INFO  : 'ps7_init' command is executed.
19:17:49 INFO  : 'ps7_post_config' command is executed.
19:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:49 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:49 INFO  : 'con' command is executed.
19:17:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:49 INFO  : Disconnected from the channel tcfchan#18.
19:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:18:53 INFO  : 'jtag frequency' command is executed.
19:18:53 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:53 INFO  : Context for 'APU' is selected.
19:18:53 INFO  : System reset is completed.
19:18:56 INFO  : 'after 3000' command is executed.
19:18:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:18:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:18:58 INFO  : Context for 'APU' is selected.
19:19:00 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:00 INFO  : Context for 'APU' is selected.
19:19:00 INFO  : 'ps7_init' command is executed.
19:19:00 INFO  : 'ps7_post_config' command is executed.
19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : 'con' command is executed.
19:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:01 INFO  : Disconnected from the channel tcfchan#19.
19:32:22 INFO  : Refreshed build settings on project t1
19:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:26 INFO  : 'jtag frequency' command is executed.
19:47:26 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:26 INFO  : Context for 'APU' is selected.
19:47:26 INFO  : System reset is completed.
19:47:29 INFO  : 'after 3000' command is executed.
19:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:32 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:32 INFO  : Context for 'APU' is selected.
19:47:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:32 INFO  : Context for 'APU' is selected.
19:47:32 INFO  : 'ps7_init' command is executed.
19:47:32 INFO  : 'ps7_post_config' command is executed.
19:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:32 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:32 INFO  : 'con' command is executed.
19:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:47:33 INFO  : Disconnected from the channel tcfchan#20.
19:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:54 INFO  : 'jtag frequency' command is executed.
19:47:54 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:54 INFO  : Context for 'APU' is selected.
19:47:54 INFO  : System reset is completed.
19:47:57 INFO  : 'after 3000' command is executed.
19:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:47:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:59 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : 'ps7_init' command is executed.
19:48:02 INFO  : 'ps7_post_config' command is executed.
19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : 'con' command is executed.
19:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:48:02 INFO  : Disconnected from the channel tcfchan#21.
20:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:20:13 INFO  : 'jtag frequency' command is executed.
20:20:13 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:13 INFO  : Context for 'APU' is selected.
20:20:13 INFO  : System reset is completed.
20:20:17 INFO  : 'after 3000' command is executed.
20:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:20:19 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:19 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:21 INFO  : Context for 'APU' is selected.
20:20:21 INFO  : 'ps7_init' command is executed.
20:20:21 INFO  : 'ps7_post_config' command is executed.
20:20:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:22 INFO  : 'con' command is executed.
20:20:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:20:22 INFO  : Disconnected from the channel tcfchan#22.
20:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:36:38 INFO  : 'jtag frequency' command is executed.
20:36:38 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:38 INFO  : Context for 'APU' is selected.
20:36:38 INFO  : System reset is completed.
20:36:41 INFO  : 'after 3000' command is executed.
20:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:36:43 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:36:43 INFO  : Context for 'APU' is selected.
20:36:45 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:45 INFO  : Context for 'APU' is selected.
20:36:46 INFO  : 'ps7_init' command is executed.
20:36:46 INFO  : 'ps7_post_config' command is executed.
20:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:46 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:46 INFO  : 'con' command is executed.
20:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:36:46 INFO  : Disconnected from the channel tcfchan#23.
20:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:29 INFO  : 'jtag frequency' command is executed.
20:37:29 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:29 INFO  : Context for 'APU' is selected.
20:37:29 INFO  : System reset is completed.
20:37:32 INFO  : 'after 3000' command is executed.
20:37:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:34 ERROR : 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:37:34 INFO  : Issued abort command to xsdb.
20:37:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
20:37:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

20:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:38:00 INFO  : 'jtag frequency' command is executed.
20:38:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:00 INFO  : Context for 'APU' is selected.
20:38:00 INFO  : System reset is completed.
20:38:03 INFO  : 'after 3000' command is executed.
20:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:06 INFO  : Context for 'APU' is selected.
20:38:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:07 INFO  : Context for 'APU' is selected.
20:38:08 INFO  : 'ps7_init' command is executed.
20:38:08 INFO  : 'ps7_post_config' command is executed.
20:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:08 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:08 INFO  : 'con' command is executed.
20:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:38:08 INFO  : Disconnected from the channel tcfchan#24.
20:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:42:18 INFO  : 'jtag frequency' command is executed.
20:42:18 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:18 INFO  : Context for 'APU' is selected.
20:42:19 INFO  : System reset is completed.
20:42:22 INFO  : 'after 3000' command is executed.
20:42:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:42:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:24 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:26 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : 'ps7_init' command is executed.
20:42:26 INFO  : 'ps7_post_config' command is executed.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:27 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:27 INFO  : 'con' command is executed.
20:42:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:42:27 INFO  : Disconnected from the channel tcfchan#25.
20:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:20 INFO  : 'jtag frequency' command is executed.
20:46:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:20 INFO  : Context for 'APU' is selected.
20:46:20 INFO  : System reset is completed.
20:46:23 INFO  : 'after 3000' command is executed.
20:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:26 INFO  : Context for 'APU' is selected.
20:46:27 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:27 INFO  : Context for 'APU' is selected.
20:46:28 INFO  : 'ps7_init' command is executed.
20:46:28 INFO  : 'ps7_post_config' command is executed.
20:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:28 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:28 INFO  : 'con' command is executed.
20:46:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:28 INFO  : Disconnected from the channel tcfchan#26.
21:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:48 INFO  : 'jtag frequency' command is executed.
21:06:48 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:49 INFO  : Context for 'APU' is selected.
21:06:49 INFO  : System reset is completed.
21:06:52 INFO  : 'after 3000' command is executed.
21:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:54 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:54 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:56 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : 'ps7_init' command is executed.
21:06:56 INFO  : 'ps7_post_config' command is executed.
21:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:57 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:57 INFO  : 'con' command is executed.
21:06:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:57 INFO  : Disconnected from the channel tcfchan#27.
21:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:22 INFO  : 'jtag frequency' command is executed.
21:07:22 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:22 INFO  : Context for 'APU' is selected.
21:07:22 INFO  : System reset is completed.
21:07:25 INFO  : 'after 3000' command is executed.
21:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:28 INFO  : Context for 'APU' is selected.
21:07:29 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:29 INFO  : Context for 'APU' is selected.
21:07:30 INFO  : 'ps7_init' command is executed.
21:07:30 INFO  : 'ps7_post_config' command is executed.
21:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:30 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:30 INFO  : 'con' command is executed.
21:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:30 INFO  : Disconnected from the channel tcfchan#28.
21:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:39 INFO  : 'jtag frequency' command is executed.
21:13:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:39 INFO  : Context for 'APU' is selected.
21:13:39 INFO  : System reset is completed.
21:13:42 INFO  : 'after 3000' command is executed.
21:13:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:44 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:45 INFO  : Context for 'APU' is selected.
21:13:46 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:46 INFO  : Context for 'APU' is selected.
21:13:47 INFO  : 'ps7_init' command is executed.
21:13:47 INFO  : 'ps7_post_config' command is executed.
21:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:47 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:47 INFO  : 'con' command is executed.
21:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:47 INFO  : Disconnected from the channel tcfchan#29.
21:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:12 INFO  : 'jtag frequency' command is executed.
21:15:12 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:12 INFO  : Context for 'APU' is selected.
21:15:13 INFO  : System reset is completed.
21:15:16 INFO  : 'after 3000' command is executed.
21:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:18 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:18 INFO  : Context for 'APU' is selected.
21:15:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:20 INFO  : Context for 'APU' is selected.
21:15:20 INFO  : 'ps7_init' command is executed.
21:15:20 INFO  : 'ps7_post_config' command is executed.
21:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:21 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:21 INFO  : 'con' command is executed.
21:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:21 INFO  : Disconnected from the channel tcfchan#30.
21:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:57 INFO  : 'jtag frequency' command is executed.
21:20:57 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:57 INFO  : Context for 'APU' is selected.
21:20:58 INFO  : System reset is completed.
21:21:01 INFO  : 'after 3000' command is executed.
21:21:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:03 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:03 INFO  : Context for 'APU' is selected.
21:21:05 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:05 INFO  : Context for 'APU' is selected.
21:21:05 INFO  : 'ps7_init' command is executed.
21:21:05 INFO  : 'ps7_post_config' command is executed.
21:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:06 INFO  : 'con' command is executed.
21:21:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:06 INFO  : Disconnected from the channel tcfchan#31.
21:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:25 INFO  : 'jtag frequency' command is executed.
21:21:25 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:25 INFO  : Context for 'APU' is selected.
21:21:25 INFO  : System reset is completed.
21:21:28 INFO  : 'after 3000' command is executed.
21:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:30 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:30 INFO  : Context for 'APU' is selected.
21:21:32 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:32 INFO  : Context for 'APU' is selected.
21:21:33 INFO  : 'ps7_init' command is executed.
21:21:33 INFO  : 'ps7_post_config' command is executed.
21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:33 INFO  : 'con' command is executed.
21:21:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:33 INFO  : Disconnected from the channel tcfchan#32.
21:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:20 INFO  : 'jtag frequency' command is executed.
21:24:20 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:20 INFO  : Context for 'APU' is selected.
21:24:21 INFO  : System reset is completed.
21:24:24 INFO  : 'after 3000' command is executed.
21:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:26 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:24:26 INFO  : Context for 'APU' is selected.
21:24:28 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:28 INFO  : Context for 'APU' is selected.
21:24:28 INFO  : 'ps7_init' command is executed.
21:24:28 INFO  : 'ps7_post_config' command is executed.
21:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:29 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:29 INFO  : 'con' command is executed.
21:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:29 INFO  : Disconnected from the channel tcfchan#33.
21:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:02 INFO  : 'jtag frequency' command is executed.
21:26:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:02 INFO  : Context for 'APU' is selected.
21:26:03 INFO  : System reset is completed.
21:26:06 INFO  : 'after 3000' command is executed.
21:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:08 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:10 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : 'ps7_init' command is executed.
21:26:10 INFO  : 'ps7_post_config' command is executed.
21:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : 'con' command is executed.
21:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:11 INFO  : Disconnected from the channel tcfchan#34.
21:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:32 INFO  : 'jtag frequency' command is executed.
21:26:32 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : System reset is completed.
21:26:35 INFO  : 'after 3000' command is executed.
21:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:38 INFO  : Context for 'APU' is selected.
21:26:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:40 INFO  : Context for 'APU' is selected.
21:26:40 INFO  : 'ps7_init' command is executed.
21:26:40 INFO  : 'ps7_post_config' command is executed.
21:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:41 INFO  : 'con' command is executed.
21:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:41 INFO  : Disconnected from the channel tcfchan#35.
21:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:04 INFO  : 'jtag frequency' command is executed.
21:41:04 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:04 INFO  : Context for 'APU' is selected.
21:41:04 INFO  : System reset is completed.
21:41:07 INFO  : 'after 3000' command is executed.
21:41:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:09 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:09 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:11 INFO  : Context for 'APU' is selected.
21:41:11 INFO  : 'ps7_init' command is executed.
21:41:11 INFO  : 'ps7_post_config' command is executed.
21:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:12 INFO  : 'con' command is executed.
21:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:12 INFO  : Disconnected from the channel tcfchan#36.
21:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:47 INFO  : 'jtag frequency' command is executed.
21:47:47 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:47 INFO  : Context for 'APU' is selected.
21:47:48 INFO  : System reset is completed.
21:47:51 INFO  : 'after 3000' command is executed.
21:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:53 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:53 INFO  : Context for 'APU' is selected.
21:47:55 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:55 INFO  : Context for 'APU' is selected.
21:47:55 INFO  : 'ps7_init' command is executed.
21:47:55 INFO  : 'ps7_post_config' command is executed.
21:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:55 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:56 INFO  : 'con' command is executed.
21:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:56 INFO  : Disconnected from the channel tcfchan#37.
21:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:00 INFO  : 'jtag frequency' command is executed.
21:51:00 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : System reset is completed.
21:51:03 INFO  : 'after 3000' command is executed.
21:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:05 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:51:05 INFO  : Context for 'APU' is selected.
21:51:07 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:07 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : 'ps7_init' command is executed.
21:51:08 INFO  : 'ps7_post_config' command is executed.
21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:08 INFO  : 'con' command is executed.
21:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:08 INFO  : Disconnected from the channel tcfchan#38.
21:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:02 INFO  : 'jtag frequency' command is executed.
21:53:02 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:02 INFO  : Context for 'APU' is selected.
21:53:02 INFO  : System reset is completed.
21:53:05 INFO  : 'after 3000' command is executed.
21:53:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:07 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:09 INFO  : Context for 'APU' is selected.
21:53:09 INFO  : 'ps7_init' command is executed.
21:53:09 INFO  : 'ps7_post_config' command is executed.
21:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:10 INFO  : 'con' command is executed.
21:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:10 INFO  : Disconnected from the channel tcfchan#39.
21:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:33 INFO  : 'jtag frequency' command is executed.
21:55:33 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:33 INFO  : Context for 'APU' is selected.
21:55:33 INFO  : System reset is completed.
21:55:36 INFO  : 'after 3000' command is executed.
21:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:38 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:38 INFO  : Context for 'APU' is selected.
21:55:40 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:40 INFO  : Context for 'APU' is selected.
21:55:40 INFO  : 'ps7_init' command is executed.
21:55:40 INFO  : 'ps7_post_config' command is executed.
21:55:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:41 INFO  : 'con' command is executed.
21:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:41 INFO  : Disconnected from the channel tcfchan#40.
21:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:09 INFO  : 'jtag frequency' command is executed.
21:57:09 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:09 INFO  : Context for 'APU' is selected.
21:57:09 INFO  : System reset is completed.
21:57:12 INFO  : 'after 3000' command is executed.
21:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:15 INFO  : Context for 'APU' is selected.
21:57:17 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:17 INFO  : Context for 'APU' is selected.
21:57:17 INFO  : 'ps7_init' command is executed.
21:57:17 INFO  : 'ps7_post_config' command is executed.
21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:17 INFO  : 'con' command is executed.
21:57:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:17 INFO  : Disconnected from the channel tcfchan#41.
21:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:43 INFO  : 'jtag frequency' command is executed.
21:57:43 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:43 INFO  : Context for 'APU' is selected.
21:57:43 INFO  : System reset is completed.
21:57:46 INFO  : 'after 3000' command is executed.
21:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:48 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:48 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:50 INFO  : Context for 'APU' is selected.
21:57:50 INFO  : 'ps7_init' command is executed.
21:57:51 INFO  : 'ps7_post_config' command is executed.
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:51 INFO  : 'con' command is executed.
21:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:51 INFO  : Disconnected from the channel tcfchan#42.
21:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:39 INFO  : 'jtag frequency' command is executed.
21:58:39 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:39 INFO  : Context for 'APU' is selected.
21:58:40 INFO  : System reset is completed.
21:58:43 INFO  : 'after 3000' command is executed.
21:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:45 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:45 INFO  : Context for 'APU' is selected.
21:58:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:47 INFO  : Context for 'APU' is selected.
21:58:47 INFO  : 'ps7_init' command is executed.
21:58:47 INFO  : 'ps7_post_config' command is executed.
21:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:48 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:48 INFO  : 'con' command is executed.
21:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:48 INFO  : Disconnected from the channel tcfchan#43.
22:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:23 INFO  : 'jtag frequency' command is executed.
22:00:23 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:23 INFO  : Context for 'APU' is selected.
22:00:23 INFO  : System reset is completed.
22:00:26 INFO  : 'after 3000' command is executed.
22:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:29 INFO  : Context for 'APU' is selected.
22:00:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:31 INFO  : Context for 'APU' is selected.
22:00:31 INFO  : 'ps7_init' command is executed.
22:00:31 INFO  : 'ps7_post_config' command is executed.
22:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:31 INFO  : 'con' command is executed.
22:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:31 INFO  : Disconnected from the channel tcfchan#44.
22:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:01 INFO  : 'jtag frequency' command is executed.
22:04:01 INFO  : Sourcing of 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:01 INFO  : Context for 'APU' is selected.
22:04:01 INFO  : System reset is completed.
22:04:04 INFO  : 'after 3000' command is executed.
22:04:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:07 INFO  : Context for 'APU' is selected.
22:04:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:09 INFO  : Context for 'APU' is selected.
22:04:09 INFO  : 'ps7_init' command is executed.
22:04:09 INFO  : 'ps7_post_config' command is executed.
22:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:09 INFO  : The application 'D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw6/hw6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw6/hw6.sdk/t1/Debug/t1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:09 INFO  : 'con' command is executed.
22:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:10 INFO  : Disconnected from the channel tcfchan#45.
