// Seed: 418826798
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_5;
endmodule
module module_2 (
    output supply0 id_0,
    input  supply1 id_1
);
endmodule
module module_3 (
    input wor id_0,
    output wire id_1,
    output tri id_2,
    input supply1 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8,
    input wand id_9,
    output tri id_10,
    input tri id_11
    , id_18,
    input wor id_12
    , id_19,
    input wor id_13,
    input wand id_14,
    input wor id_15,
    input wand id_16
);
  wor id_20;
  module_2 modCall_1 (
      id_2,
      id_11
  );
  assign modCall_1.id_0 = 0;
  assign id_20 = -1 == -1 & -1;
  reg id_21;
  always_latch @(posedge id_11 or posedge 1) id_21 = 1;
  wire id_22;
endmodule
