
HeschDevBoard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< .mine
  0 .text         00001a96  00000000  00000000  000000b4  2**1
||||||| .r50
  0 .text         00001a92  00000000  00000000  000000b4  2**1
=======
  0 .text         000026c2  00000000  00000000  000000b4  2**1
>>>>>>> .r51
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
<<<<<<< .mine
  1 .data         00000372  00800060  00001a96  00001b4a  2**0
||||||| .r50
  1 .data         00000372  00800060  00001a92  00001b46  2**0
=======
  1 .data         000003a4  00800060  000026c2  00002776  2**0
>>>>>>> .r51
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  2 .bss          000001bf  008003d2  008003d2  00001ebc  2**0
||||||| .r50
  2 .bss          000001bf  008003d2  008003d2  00001eb8  2**0
=======
  2 .bss          000001e1  00800404  00800404  00002b1a  2**0
>>>>>>> .r51
                  ALLOC
<<<<<<< .mine
  3 .eeprom       0000001e  00810000  00810000  00001ebc  2**0
||||||| .r50
  3 .eeprom       0000001e  00810000  00810000  00001eb8  2**0
=======
  3 .eeprom       0000001e  00810000  00810000  00002b1a  2**0
>>>>>>> .r51
                  CONTENTS, ALLOC, LOAD, DATA
<<<<<<< .mine
  4 .stab         00000024  00000000  00000000  00001edc  2**2
||||||| .r50
  4 .stab         00000024  00000000  00000000  00001ed8  2**2
=======
  4 .stab         00000024  00000000  00000000  00002b38  2**2
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  5 .stabstr      0000002a  00000000  00000000  00001f00  2**0
||||||| .r50
  5 .stabstr      0000002a  00000000  00000000  00001efc  2**0
=======
  5 .stabstr      0000002a  00000000  00000000  00002b5c  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  6 .comment      00000030  00000000  00000000  00001f2a  2**0
||||||| .r50
  6 .comment      00000030  00000000  00000000  00001f26  2**0
=======
  6 .comment      00000060  00000000  00000000  00002b86  2**0
>>>>>>> .r51
                  CONTENTS, READONLY
<<<<<<< .mine
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001f5c  2**2
||||||| .r50
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001f58  2**2
=======
  7 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002be8  2**2
>>>>>>> .r51
                  CONTENTS, READONLY
  8 .debug_aranges 00000568  00000000  00000000  00002c28  2**3
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
  9 .debug_info   00006af3  00000000  00000000  00002458  2**0
||||||| .r50
  9 .debug_info   00006adf  00000000  00000000  00002458  2**0
=======
  9 .debug_info   00007744  00000000  00000000  00003190  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 10 .debug_abbrev 000013b6  00000000  00000000  00008f4b  2**0
||||||| .r50
 10 .debug_abbrev 000013b6  00000000  00000000  00008f37  2**0
=======
 10 .debug_abbrev 000016a6  00000000  00000000  0000a8d4  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 11 .debug_line   000034b1  00000000  00000000  0000a301  2**0
||||||| .r50
 11 .debug_line   000034ab  00000000  00000000  0000a2ed  2**0
=======
 11 .debug_line   00003c6d  00000000  00000000  0000bf7a  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 12 .debug_frame  00000cdc  00000000  00000000  0000d7b4  2**2
||||||| .r50
 12 .debug_frame  00000cdc  00000000  00000000  0000d798  2**2
=======
 12 .debug_frame  00000ee0  00000000  00000000  0000fbe8  2**2
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 13 .debug_str    000015eb  00000000  00000000  0000e490  2**0
||||||| .r50
 13 .debug_str    000015eb  00000000  00000000  0000e474  2**0
=======
 13 .debug_str    00001915  00000000  00000000  00010ac8  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 14 .debug_loc    00004826  00000000  00000000  0000fa7b  2**0
||||||| .r50
 14 .debug_loc    00004826  00000000  00000000  0000fa5f  2**0
=======
 14 .debug_loc    000058ac  00000000  00000000  000123dd  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING
<<<<<<< .mine
 15 .debug_ranges 00000470  00000000  00000000  000142a1  2**0
||||||| .r50
 15 .debug_ranges 00000470  00000000  00000000  00014285  2**0
=======
 15 .debug_ranges 00000528  00000000  00000000  00017c89  2**0
>>>>>>> .r51
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
<<<<<<< .mine
       0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__ctors_end>
       4:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
       8:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
       c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      10:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      14:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      18:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      1c:	0c 94 92 0a 	jmp	0x1524	; 0x1524 <__vector_7>
      20:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      24:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      28:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      2c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      30:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      34:	0c 94 d7 04 	jmp	0x9ae	; 0x9ae <__vector_13>
      38:	0c 94 03 05 	jmp	0xa06	; 0xa06 <__vector_14>
      3c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      40:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      44:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      48:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      4c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      50:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
||||||| .r50
       0:	0c 94 1e 01 	jmp	0x23c	; 0x23c <__ctors_end>
       4:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
       8:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
       c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      10:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      14:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      18:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      1c:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__vector_7>
      20:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      24:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      28:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      2c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      30:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      34:	0c 94 d8 04 	jmp	0x9b0	; 0x9b0 <__vector_13>
      38:	0c 94 04 05 	jmp	0xa08	; 0xa08 <__vector_14>
      3c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      40:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      44:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      48:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      4c:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
      50:	0c 94 3b 01 	jmp	0x276	; 0x276 <__bad_interrupt>
=======
       0:	0c 94 25 01 	jmp	0x24a	; 0x24a <__ctors_end>
       4:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
       8:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
       c:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      10:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      14:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      18:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      1c:	0c 94 1c 0e 	jmp	0x1c38	; 0x1c38 <__vector_7>
      20:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      24:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      28:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      2c:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      30:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      34:	0c 94 3f 06 	jmp	0xc7e	; 0xc7e <__vector_13>
      38:	0c 94 6b 06 	jmp	0xcd6	; 0xcd6 <__vector_14>
      3c:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      40:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      44:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      48:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      4c:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      50:	0c 94 42 01 	jmp	0x284	; 0x284 <__bad_interrupt>
      54:	1f 10       	cpse	r1, r15
      56:	26 10       	cpse	r2, r6
      58:	2d 10       	cpse	r2, r13
      5a:	34 10       	cpse	r3, r4
      5c:	3b 10       	cpse	r3, r11
      5e:	42 10       	cpse	r4, r2
      60:	49 10       	cpse	r4, r9
>>>>>>> .r51

00000062 <System5x7>:
      62:	00 00 05 07 20 7f 08 01 00 00 00 00 00 00 00 5f     .... .........._
      72:	00 00 00 07 00 07 00 14 7f 14 7f 14 24 2a 7f 2a     ............$*.*
      82:	12 23 13 08 64 62 36 49 55 22 50 00 05 03 00 00     .#..db6IU"P.....
      92:	00 1c 22 41 00 00 41 22 1c 00 08 2a 1c 2a 08 08     .."A..A"...*.*..
      a2:	08 3e 08 08 00 50 30 00 00 08 08 08 08 08 00 60     .>...P0........`
      b2:	60 00 00 20 10 08 04 02 3e 51 49 45 3e 00 42 7f     `.. ....>QIE>.B.
      c2:	40 00 42 61 51 49 46 21 41 45 4b 31 18 14 12 7f     @.BaQIF!AEK1....
      d2:	10 27 45 45 45 39 3c 4a 49 49 30 01 71 09 05 03     .'EEE9<JII0.q...
      e2:	36 49 49 49 36 06 49 49 29 1e 00 36 36 00 00 00     6III6.II)..66...
      f2:	56 36 00 00 00 08 14 22 41 14 14 14 14 14 41 22     V6....."A.....A"
     102:	14 08 00 02 01 51 09 06 32 49 79 41 3e 7e 11 11     .....Q..2IyA>~..
     112:	11 7e 7f 49 49 49 36 3e 41 41 41 22 7f 41 41 22     .~.III6>AAA".AA"
     122:	1c 7f 49 49 49 41 7f 09 09 01 01 3e 41 41 51 32     ..IIIA.....>AAQ2
     132:	7f 08 08 08 7f 00 41 7f 41 00 20 40 41 3f 01 7f     ......A.A. @A?..
     142:	08 14 22 41 7f 40 40 40 40 7f 02 04 02 7f 7f 04     .."A.@@@@.......
     152:	08 10 7f 3e 41 41 41 3e 7f 09 09 09 06 3e 41 51     ...>AAA>.....>AQ
     162:	21 5e 7f 09 19 29 46 46 49 49 49 31 01 01 7f 01     !^...)FFIII1....
     172:	01 3f 40 40 40 3f 1f 20 40 20 1f 7f 20 18 20 7f     .?@@@?. @ .. . .
     182:	63 14 08 14 63 03 04 78 04 03 61 51 49 45 43 00     c...c..x..aQIEC.
     192:	00 7f 41 41 02 04 08 10 20 41 41 7f 00 00 04 02     ..AA.... AA.....
     1a2:	01 02 04 40 40 40 40 40 00 01 02 04 00 20 54 54     ...@@@@@..... TT
     1b2:	54 78 7f 48 44 44 38 38 44 44 44 20 38 44 44 48     Tx.HDD88DDD 8DDH
     1c2:	7f 38 54 54 54 18 08 7e 09 01 02 08 14 54 54 3c     .8TTT..~.....TT<
     1d2:	7f 08 04 04 78 00 44 7d 40 00 20 40 44 3d 00 00     ....x.D}@. @D=..
     1e2:	7f 10 28 44 00 41 7f 40 00 7c 04 18 04 78 7c 08     ..(D.A.@.|...x|.
     1f2:	04 04 78 38 44 44 44 38 7c 14 14 14 08 08 14 14     ..x8DDD8|.......
     202:	18 7c 7c 08 04 04 08 48 54 54 54 20 04 3f 44 40     .||....HTTT .?D@
     212:	20 3c 40 40 20 7c 1c 20 40 20 1c 3c 40 30 40 3c      <@@ |. @ .<@0@<
     222:	44 28 10 28 44 0c 50 50 50 3c 44 64 54 4c 44 00     D(.(D.PPP<DdTLD.
     232:	08 36 41 00 00 00 7f 00 00 00 41 36 08 00 08 08     .6A.......A6....
     242:	2a 1c 08 08 1c 2a 08 08                             *....*..

0000024a <__ctors_end>:
     24a:	11 24       	eor	r1, r1
     24c:	1f be       	out	0x3f, r1	; 63
     24e:	cf e5       	ldi	r28, 0x5F	; 95
     250:	d8 e0       	ldi	r29, 0x08	; 8
     252:	de bf       	out	0x3e, r29	; 62
     254:	cd bf       	out	0x3d, r28	; 61

<<<<<<< .mine
00000248 <__do_copy_data>:
     248:	13 e0       	ldi	r17, 0x03	; 3
     24a:	a0 e6       	ldi	r26, 0x60	; 96
     24c:	b0 e0       	ldi	r27, 0x00	; 0
     24e:	e6 e9       	ldi	r30, 0x96	; 150
     250:	fa e1       	ldi	r31, 0x1A	; 26
     252:	02 c0       	rjmp	.+4      	; 0x258 <__do_copy_data+0x10>
     254:	05 90       	lpm	r0, Z+
     256:	0d 92       	st	X+, r0
     258:	a2 3d       	cpi	r26, 0xD2	; 210
     25a:	b1 07       	cpc	r27, r17
     25c:	d9 f7       	brne	.-10     	; 0x254 <__do_copy_data+0xc>
||||||| .r50
00000248 <__do_copy_data>:
     248:	13 e0       	ldi	r17, 0x03	; 3
     24a:	a0 e6       	ldi	r26, 0x60	; 96
     24c:	b0 e0       	ldi	r27, 0x00	; 0
     24e:	e2 e9       	ldi	r30, 0x92	; 146
     250:	fa e1       	ldi	r31, 0x1A	; 26
     252:	02 c0       	rjmp	.+4      	; 0x258 <__do_copy_data+0x10>
     254:	05 90       	lpm	r0, Z+
     256:	0d 92       	st	X+, r0
     258:	a2 3d       	cpi	r26, 0xD2	; 210
     25a:	b1 07       	cpc	r27, r17
     25c:	d9 f7       	brne	.-10     	; 0x254 <__do_copy_data+0xc>
=======
00000256 <__do_copy_data>:
     256:	14 e0       	ldi	r17, 0x04	; 4
     258:	a0 e6       	ldi	r26, 0x60	; 96
     25a:	b0 e0       	ldi	r27, 0x00	; 0
     25c:	e2 ec       	ldi	r30, 0xC2	; 194
     25e:	f6 e2       	ldi	r31, 0x26	; 38
     260:	02 c0       	rjmp	.+4      	; 0x266 <__do_copy_data+0x10>
     262:	05 90       	lpm	r0, Z+
     264:	0d 92       	st	X+, r0
     266:	a4 30       	cpi	r26, 0x04	; 4
     268:	b1 07       	cpc	r27, r17
     26a:	d9 f7       	brne	.-10     	; 0x262 <__do_copy_data+0xc>
>>>>>>> .r51

0000026c <__do_clear_bss>:
     26c:	25 e0       	ldi	r18, 0x05	; 5
     26e:	a4 e0       	ldi	r26, 0x04	; 4
     270:	b4 e0       	ldi	r27, 0x04	; 4
     272:	01 c0       	rjmp	.+2      	; 0x276 <.do_clear_bss_start>

00000274 <.do_clear_bss_loop>:
     274:	1d 92       	st	X+, r1

<<<<<<< .mine
00000268 <.do_clear_bss_start>:
     268:	a1 39       	cpi	r26, 0x91	; 145
     26a:	b2 07       	cpc	r27, r18
     26c:	e1 f7       	brne	.-8      	; 0x266 <.do_clear_bss_loop>
     26e:	0e 94 41 0a 	call	0x1482	; 0x1482 <main>
     272:	0c 94 49 0d 	jmp	0x1a92	; 0x1a92 <_exit>
||||||| .r50
00000268 <.do_clear_bss_start>:
     268:	a1 39       	cpi	r26, 0x91	; 145
     26a:	b2 07       	cpc	r27, r18
     26c:	e1 f7       	brne	.-8      	; 0x266 <.do_clear_bss_loop>
     26e:	0e 94 42 0a 	call	0x1484	; 0x1484 <main>
     272:	0c 94 47 0d 	jmp	0x1a8e	; 0x1a8e <_exit>
=======
00000276 <.do_clear_bss_start>:
     276:	a5 3e       	cpi	r26, 0xE5	; 229
     278:	b2 07       	cpc	r27, r18
     27a:	e1 f7       	brne	.-8      	; 0x274 <.do_clear_bss_loop>
     27c:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <main>
     280:	0c 94 5f 13 	jmp	0x26be	; 0x26be <_exit>
>>>>>>> .r51

00000284 <__bad_interrupt>:
     284:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000288 <i2c_delay_T2>:
;*************************************************************************
	.stabs	"",100,0,0,i2c_delay_T2
	.stabs	"i2cmaster.S",100,0,0,i2c_delay_T2
	.func i2c_delay_T2	; delay 5.0 microsec with 4 Mhz crystal	
i2c_delay_T2:        ; 4 cycles
	rjmp 1f      ; 2   "
     288:	00 c0       	rjmp	.+0      	; 0x28a <i2c_delay_T2+0x2>
1:	rjmp 2f      ; 2   "
     28a:	00 c0       	rjmp	.+0      	; 0x28c <i2c_delay_T2+0x4>
2:	rjmp 3f      ; 2   "
     28c:	00 c0       	rjmp	.+0      	; 0x28e <i2c_delay_T2+0x6>
3:	rjmp 4f      ; 2   "
     28e:	00 c0       	rjmp	.+0      	; 0x290 <i2c_delay_T2+0x8>
4:	rjmp 5f      ; 2   "
     290:	00 c0       	rjmp	.+0      	; 0x292 <i2c_delay_T2+0xa>
5: 	rjmp 6f      ; 2   "
     292:	00 c0       	rjmp	.+0      	; 0x294 <i2c_delay_T2+0xc>
6:	nop          ; 1   "
     294:	00 00       	nop
	ret          ; 3   "
     296:	08 95       	ret

00000298 <i2c_init>:
; extern void i2c_init(void)
;*************************************************************************
	.global i2c_init
	.func i2c_init
i2c_init:
	cbi SDA_DDR,SDA		;release SDA
     298:	a1 98       	cbi	0x14, 1	; 20
	cbi SCL_DDR,SCL		;release SCL
     29a:	a0 98       	cbi	0x14, 0	; 20
	cbi SDA_OUT,SDA
     29c:	a9 98       	cbi	0x15, 1	; 21
	cbi SCL_OUT,SCL
     29e:	a8 98       	cbi	0x15, 0	; 21
	ret
     2a0:	08 95       	ret

000002a2 <i2c_start>:
;*************************************************************************

	.global i2c_start
	.func   i2c_start
i2c_start:
	sbi 	SDA_DDR,SDA	;force SDA low
     2a2:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
     2a4:	f1 df       	rcall	.-30     	; 0x288 <i2c_delay_T2>
	
	rcall 	i2c_write	;write address
     2a6:	1d d0       	rcall	.+58     	; 0x2e2 <i2c_write>
	ret
     2a8:	08 95       	ret

000002aa <i2c_rep_start>:
;*************************************************************************

	.global i2c_rep_start
	.func	i2c_rep_start
i2c_rep_start:
	sbi	SCL_DDR,SCL	;force SCL low
     2aa:	a0 9a       	sbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
     2ac:	ed df       	rcall	.-38     	; 0x288 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     2ae:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     2b0:	eb df       	rcall	.-42     	; 0x288 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     2b2:	a0 98       	cbi	0x14, 0	; 20
	rcall 	i2c_delay_T2	;delay  T/2
     2b4:	e9 df       	rcall	.-46     	; 0x288 <i2c_delay_T2>
	sbi 	SDA_DDR,SDA	;force SDA low
     2b6:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay	T/2
     2b8:	e7 df       	rcall	.-50     	; 0x288 <i2c_delay_T2>
	
	rcall	i2c_write	;write address
     2ba:	13 d0       	rcall	.+38     	; 0x2e2 <i2c_write>
	ret
     2bc:	08 95       	ret

000002be <i2c_start_wait>:
;*************************************************************************

	.global i2c_start_wait
	.func   i2c_start_wait
i2c_start_wait:
	mov	__tmp_reg__,r24
     2be:	08 2e       	mov	r0, r24

000002c0 <i2c_start_wait1>:
i2c_start_wait1:
	sbi 	SDA_DDR,SDA	;force SDA low
     2c0:	a1 9a       	sbi	0x14, 1	; 20
	rcall 	i2c_delay_T2	;delay T/2
     2c2:	e2 df       	rcall	.-60     	; 0x288 <i2c_delay_T2>
	mov	r24,__tmp_reg__
     2c4:	80 2d       	mov	r24, r0
	rcall 	i2c_write	;write address
     2c6:	0d d0       	rcall	.+26     	; 0x2e2 <i2c_write>
	tst	r24		;if device not busy -> done
     2c8:	88 23       	and	r24, r24
	breq	i2c_start_wait_done
     2ca:	11 f0       	breq	.+4      	; 0x2d0 <i2c_start_wait_done>
	rcall	i2c_stop	;terminate write operation
     2cc:	02 d0       	rcall	.+4      	; 0x2d2 <i2c_stop>
	rjmp	i2c_start_wait1	;device busy, poll ack again
     2ce:	f8 cf       	rjmp	.-16     	; 0x2c0 <i2c_start_wait1>

000002d0 <i2c_start_wait_done>:
i2c_start_wait_done:
	ret
     2d0:	08 95       	ret

000002d2 <i2c_stop>:
;*************************************************************************

	.global	i2c_stop
	.func	i2c_stop
i2c_stop:
	sbi	SCL_DDR,SCL	;force SCL low
     2d2:	a0 9a       	sbi	0x14, 0	; 20
	sbi	SDA_DDR,SDA	;force SDA low
     2d4:	a1 9a       	sbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     2d6:	d8 df       	rcall	.-80     	; 0x288 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     2d8:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     2da:	d6 df       	rcall	.-84     	; 0x288 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     2dc:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     2de:	d4 df       	rcall	.-88     	; 0x288 <i2c_delay_T2>
	ret
     2e0:	08 95       	ret

000002e2 <i2c_write>:
;	data = r24,  return = r25(=0):r24
;*************************************************************************
	.global i2c_write
	.func	i2c_write
i2c_write:
	sec			;set carry flag
     2e2:	08 94       	sec
	rol 	r24		;shift in carry and out bit one
     2e4:	88 1f       	adc	r24, r24
	rjmp	i2c_write_first
     2e6:	01 c0       	rjmp	.+2      	; 0x2ea <i2c_write_first>

000002e8 <i2c_write_bit>:
i2c_write_bit:
	lsl	r24		;if transmit register empty
     2e8:	88 0f       	add	r24, r24

000002ea <i2c_write_first>:
i2c_write_first:
	breq	i2c_get_ack
     2ea:	59 f0       	breq	.+22     	; 0x302 <i2c_get_ack>
	sbi	SCL_DDR,SCL	;force SCL low
     2ec:	a0 9a       	sbi	0x14, 0	; 20
	brcc	i2c_write_low
     2ee:	18 f4       	brcc	.+6      	; 0x2f6 <i2c_write_low>
	nop
     2f0:	00 00       	nop
	cbi	SDA_DDR,SDA	;release SDA
     2f2:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_write_high
     2f4:	02 c0       	rjmp	.+4      	; 0x2fa <i2c_write_high>

000002f6 <i2c_write_low>:
i2c_write_low:
	sbi	SDA_DDR,SDA	;force SDA low
     2f6:	a1 9a       	sbi	0x14, 1	; 20
	rjmp	i2c_write_high
     2f8:	00 c0       	rjmp	.+0      	; 0x2fa <i2c_write_high>

000002fa <i2c_write_high>:
i2c_write_high:
	rcall 	i2c_delay_T2	;delay T/2
     2fa:	c6 df       	rcall	.-116    	; 0x288 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     2fc:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     2fe:	c4 df       	rcall	.-120    	; 0x288 <i2c_delay_T2>
	rjmp	i2c_write_bit
     300:	f3 cf       	rjmp	.-26     	; 0x2e8 <i2c_write_bit>

00000302 <i2c_get_ack>:
	
i2c_get_ack:
	sbi	SCL_DDR,SCL	;force SCL low
     302:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA
     304:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     306:	c0 df       	rcall	.-128    	; 0x288 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     308:	a0 98       	cbi	0x14, 0	; 20

0000030a <i2c_ack_wait>:
i2c_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high (in case wait states are inserted)
     30a:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_ack_wait
     30c:	fe cf       	rjmp	.-4      	; 0x30a <i2c_ack_wait>
	
	clr	r24		;return 0
     30e:	88 27       	eor	r24, r24
	sbic	SDA_IN,SDA	;if SDA high -> return 1
     310:	99 99       	sbic	0x13, 1	; 19
	ldi	r24,1
     312:	81 e0       	ldi	r24, 0x01	; 1
	rcall	i2c_delay_T2	;delay T/2
     314:	b9 df       	rcall	.-142    	; 0x288 <i2c_delay_T2>
	clr	r25
     316:	99 27       	eor	r25, r25
	ret
     318:	08 95       	ret

0000031a <i2c_readNak>:
	.global i2c_readAck
	.global i2c_readNak
	.global i2c_read		
	.func	i2c_read
i2c_readNak:
	clr	r24
     31a:	88 27       	eor	r24, r24
	rjmp	i2c_read
     31c:	01 c0       	rjmp	.+2      	; 0x320 <i2c_read>

0000031e <i2c_readAck>:
i2c_readAck:
	ldi	r24,0x01
     31e:	81 e0       	ldi	r24, 0x01	; 1

00000320 <i2c_read>:
i2c_read:
	ldi	r23,0x01	;data = 0x01
     320:	71 e0       	ldi	r23, 0x01	; 1

00000322 <i2c_read_bit>:
i2c_read_bit:
	sbi	SCL_DDR,SCL	;force SCL low
     322:	a0 9a       	sbi	0x14, 0	; 20
	cbi	SDA_DDR,SDA	;release SDA (from previous ACK)
     324:	a1 98       	cbi	0x14, 1	; 20
	rcall	i2c_delay_T2	;delay T/2
     326:	b0 df       	rcall	.-160    	; 0x288 <i2c_delay_T2>
	
	cbi	SCL_DDR,SCL	;release SCL
     328:	a0 98       	cbi	0x14, 0	; 20
	rcall	i2c_delay_T2	;delay T/2
     32a:	ae df       	rcall	.-164    	; 0x288 <i2c_delay_T2>

0000032c <i2c_read_stretch>:
	
i2c_read_stretch:
    sbis SCL_IN, SCL        ;loop until SCL is high (allow slave to stretch SCL)
     32c:	98 9b       	sbis	0x13, 0	; 19
    rjmp	i2c_read_stretch
     32e:	fe cf       	rjmp	.-4      	; 0x32c <i2c_read_stretch>
    	
	clc			;clear carry flag
     330:	88 94       	clc
	sbic	SDA_IN,SDA	;if SDA is high
     332:	99 99       	sbic	0x13, 1	; 19
	sec			;  set carry flag
     334:	08 94       	sec
	
	rol	r23		;store bit
     336:	77 1f       	adc	r23, r23
	brcc	i2c_read_bit	;while receive register not full
     338:	a0 f7       	brcc	.-24     	; 0x322 <i2c_read_bit>

0000033a <i2c_put_ack>:
	
i2c_put_ack:
	sbi	SCL_DDR,SCL	;force SCL low	
     33a:	a0 9a       	sbi	0x14, 0	; 20
	cpi	r24,1
     33c:	81 30       	cpi	r24, 0x01	; 1
	breq	i2c_put_ack_low	;if (ack=0)
     33e:	11 f0       	breq	.+4      	; 0x344 <i2c_put_ack_low>
	cbi	SDA_DDR,SDA	;      release SDA
     340:	a1 98       	cbi	0x14, 1	; 20
	rjmp	i2c_put_ack_high
     342:	01 c0       	rjmp	.+2      	; 0x346 <i2c_put_ack_high>

00000344 <i2c_put_ack_low>:
i2c_put_ack_low:                ;else
	sbi	SDA_DDR,SDA	;      force SDA low
     344:	a1 9a       	sbi	0x14, 1	; 20

00000346 <i2c_put_ack_high>:
i2c_put_ack_high:
	rcall	i2c_delay_T2	;delay T/2
     346:	a0 df       	rcall	.-192    	; 0x288 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     348:	a0 98       	cbi	0x14, 0	; 20

0000034a <i2c_put_ack_wait>:
i2c_put_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high
     34a:	98 9b       	sbis	0x13, 0	; 19
	rjmp	i2c_put_ack_wait
     34c:	fe cf       	rjmp	.-4      	; 0x34a <i2c_put_ack_wait>
	rcall	i2c_delay_T2	;delay T/2
     34e:	9c df       	rcall	.-200    	; 0x288 <i2c_delay_T2>
	mov	r24,r23
     350:	87 2f       	mov	r24, r23
	clr	r25
     352:	99 27       	eor	r25, r25
	ret
     354:	08 95       	ret

<<<<<<< .mine
00000348 <buildVer>:
	static char build[14] = "00000000000000";
	
	/*
	*	major and minor version
	*/
	build[0] = verMajor;
     348:	e0 e6       	ldi	r30, 0x60	; 96
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	80 e3       	ldi	r24, 0x30	; 48
     34e:	80 83       	st	Z, r24
	build[1] = '.';
     350:	9e e2       	ldi	r25, 0x2E	; 46
     352:	91 83       	std	Z+1, r25	; 0x01
	build[2] = verMinor;
     354:	82 83       	std	Z+2, r24	; 0x02
	build[3] = '.';
     356:	93 83       	std	Z+3, r25	; 0x03
	
	/*
	*	time.: hour|min
	*/
	build[4] = __TIME__[0];
     358:	21 e3       	ldi	r18, 0x31	; 49
     35a:	24 83       	std	Z+4, r18	; 0x04
	build[5] = __TIME__[1];
     35c:	26 e3       	ldi	r18, 0x36	; 54
     35e:	25 83       	std	Z+5, r18	; 0x05
	build[6] = __TIME__[3];
     360:	25 e3       	ldi	r18, 0x35	; 53
     362:	26 83       	std	Z+6, r18	; 0x06
	build[7] = __TIME__[4];
     364:	27 83       	std	Z+7, r18	; 0x07
	
	build[8] = '.';
     366:	90 87       	std	Z+8, r25	; 0x08
	
	/*
	*	day
	*/
	build[9] = ((__DATE__[4] >= '0') ? (__DATE__[4]) : '0');
     368:	81 87       	std	Z+9, r24	; 0x09
	build[10] = (__DATE__[ 5]);
     36a:	84 e3       	ldi	r24, 0x34	; 52
     36c:	82 87       	std	Z+10, r24	; 0x0a
	
	if(__DATE__[0] == 'M' && __DATE__[1] == 'a' && __DATE__[2] == 'r')
	build[12] = '3'; // MÃ¤rz
	
	if(__DATE__[0] == 'A' && __DATE__[1] == 'p')
	build[12] = '4'; // April
     36e:	84 87       	std	Z+12, r24	; 0x0c
	if(__DATE__[0] == 'D'){
		build[11] = '1';
		build[12] = '2'; // Dezember
	}
||||||| .r50
00000348 <buildVer>:
	static char build[14] = "00000000000000";
	
	/*
	*	major and minor version
	*/
	build[0] = verMajor;
     348:	e0 e6       	ldi	r30, 0x60	; 96
     34a:	f0 e0       	ldi	r31, 0x00	; 0
     34c:	80 e3       	ldi	r24, 0x30	; 48
     34e:	80 83       	st	Z, r24
	build[1] = '.';
     350:	9e e2       	ldi	r25, 0x2E	; 46
     352:	91 83       	std	Z+1, r25	; 0x01
	build[2] = verMinor;
     354:	82 83       	std	Z+2, r24	; 0x02
	build[3] = '.';
     356:	93 83       	std	Z+3, r25	; 0x03
	
	/*
	*	time.: hour|min
	*/
	build[4] = __TIME__[0];
     358:	21 e3       	ldi	r18, 0x31	; 49
     35a:	24 83       	std	Z+4, r18	; 0x04
	build[5] = __TIME__[1];
     35c:	29 e3       	ldi	r18, 0x39	; 57
     35e:	25 83       	std	Z+5, r18	; 0x05
	build[6] = __TIME__[3];
     360:	24 e3       	ldi	r18, 0x34	; 52
     362:	26 83       	std	Z+6, r18	; 0x06
	build[7] = __TIME__[4];
     364:	28 e3       	ldi	r18, 0x38	; 56
     366:	27 83       	std	Z+7, r18	; 0x07
	
	build[8] = '.';
     368:	90 87       	std	Z+8, r25	; 0x08
	
	/*
	*	day
	*/
	build[9] = ((__DATE__[4] >= '0') ? (__DATE__[4]) : '0');
     36a:	81 87       	std	Z+9, r24	; 0x09
	build[10] = (__DATE__[ 5]);
     36c:	83 e3       	ldi	r24, 0x33	; 51
     36e:	82 87       	std	Z+10, r24	; 0x0a
	
	if(__DATE__[0] == 'J' && __DATE__[1] == 'u' && __DATE__[2] == 'l')
	build[12] = '7'; // Juli
	
	if(__DATE__[0] == 'A' && __DATE__[1] == 'u')
	build[12] = '8'; // August
     370:	24 87       	std	Z+12, r18	; 0x0c
	if(__DATE__[0] == 'D'){
		build[11] = '1';
		build[12] = '2'; // Dezember
	}
=======
00000356 <buildVer>:
     356:	e0 e6       	ldi	r30, 0x60	; 96
     358:	f0 e0       	ldi	r31, 0x00	; 0
     35a:	80 e3       	ldi	r24, 0x30	; 48
     35c:	80 83       	st	Z, r24
     35e:	9e e2       	ldi	r25, 0x2E	; 46
     360:	91 83       	std	Z+1, r25	; 0x01
     362:	82 83       	std	Z+2, r24	; 0x02
     364:	93 83       	std	Z+3, r25	; 0x03
     366:	21 e3       	ldi	r18, 0x31	; 49
     368:	24 83       	std	Z+4, r18	; 0x04
     36a:	29 e3       	ldi	r18, 0x39	; 57
     36c:	25 83       	std	Z+5, r18	; 0x05
     36e:	24 e3       	ldi	r18, 0x34	; 52
     370:	26 83       	std	Z+6, r18	; 0x06
     372:	28 e3       	ldi	r18, 0x38	; 56
     374:	27 83       	std	Z+7, r18	; 0x07
     376:	90 87       	std	Z+8, r25	; 0x08
     378:	81 87       	std	Z+9, r24	; 0x09
     37a:	83 e3       	ldi	r24, 0x33	; 51
     37c:	82 87       	std	Z+10, r24	; 0x0a
     37e:	24 87       	std	Z+12, r18	; 0x0c
     380:	15 86       	std	Z+13, r1	; 0x0d
     382:	cf 01       	movw	r24, r30
     384:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
	build[13] = '\0';
     370:	15 86       	std	Z+13, r1	; 0x0d
	
	return build;
}
     372:	cf 01       	movw	r24, r30
     374:	08 95       	ret

00000376 <srchCmd>:
||||||| .r50
	build[13] = '\0';
     372:	15 86       	std	Z+13, r1	; 0x0d
	
	return build;
}
     374:	cf 01       	movw	r24, r30
     376:	08 95       	ret

00000378 <srchCmd>:
=======
00000386 <srchCmd>:
>>>>>>> .r51
#include <stdlib.h>

#include "cmd.h"

int8_t srchCmd(char *inBuff, char *srchCmd, uint8_t rawData)
{
<<<<<<< .mine
     376:	ef 92       	push	r14
     378:	ff 92       	push	r15
     37a:	1f 93       	push	r17
     37c:	cf 93       	push	r28
     37e:	df 93       	push	r29
     380:	cd b7       	in	r28, 0x3d	; 61
     382:	de b7       	in	r29, 0x3e	; 62
     384:	6a 97       	sbiw	r28, 0x1a	; 26
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	f8 94       	cli
     38a:	de bf       	out	0x3e, r29	; 62
     38c:	0f be       	out	0x3f, r0	; 63
     38e:	cd bf       	out	0x3d, r28	; 61
||||||| .r50
     378:	ef 92       	push	r14
     37a:	ff 92       	push	r15
     37c:	1f 93       	push	r17
     37e:	cf 93       	push	r28
     380:	df 93       	push	r29
     382:	cd b7       	in	r28, 0x3d	; 61
     384:	de b7       	in	r29, 0x3e	; 62
     386:	6a 97       	sbiw	r28, 0x1a	; 26
     388:	0f b6       	in	r0, 0x3f	; 63
     38a:	f8 94       	cli
     38c:	de bf       	out	0x3e, r29	; 62
     38e:	0f be       	out	0x3f, r0	; 63
     390:	cd bf       	out	0x3d, r28	; 61
=======
     386:	ef 92       	push	r14
     388:	ff 92       	push	r15
     38a:	1f 93       	push	r17
     38c:	cf 93       	push	r28
     38e:	df 93       	push	r29
     390:	cd b7       	in	r28, 0x3d	; 61
     392:	de b7       	in	r29, 0x3e	; 62
     394:	6a 97       	sbiw	r28, 0x1a	; 26
     396:	0f b6       	in	r0, 0x3f	; 63
     398:	f8 94       	cli
     39a:	de bf       	out	0x3e, r29	; 62
     39c:	0f be       	out	0x3f, r0	; 63
     39e:	cd bf       	out	0x3d, r28	; 61
>>>>>>> .r51
	
	/*
	*	Bestimmt die Länge unseres zweiten Parameters (srchCmd).
	*	Damit wir später unseren "gefundenen" Kommando String terminieren können.
	*/
	uint8_t srchCmdStrLen = strlen(srchCmd)+rawData;
<<<<<<< .mine
     390:	fb 01       	movw	r30, r22
     392:	01 90       	ld	r0, Z+
     394:	00 20       	and	r0, r0
     396:	e9 f7       	brne	.-6      	; 0x392 <srchCmd+0x1c>
     398:	31 97       	sbiw	r30, 0x01	; 1
     39a:	e6 1b       	sub	r30, r22
     39c:	f7 0b       	sbc	r31, r23
     39e:	14 2f       	mov	r17, r20
     3a0:	1e 0f       	add	r17, r30
||||||| .r50
     392:	fb 01       	movw	r30, r22
     394:	01 90       	ld	r0, Z+
     396:	00 20       	and	r0, r0
     398:	e9 f7       	brne	.-6      	; 0x394 <srchCmd+0x1c>
     39a:	31 97       	sbiw	r30, 0x01	; 1
     39c:	e6 1b       	sub	r30, r22
     39e:	f7 0b       	sbc	r31, r23
     3a0:	14 2f       	mov	r17, r20
     3a2:	1e 0f       	add	r17, r30
=======
     3a0:	fb 01       	movw	r30, r22
     3a2:	01 90       	ld	r0, Z+
     3a4:	00 20       	and	r0, r0
     3a6:	e9 f7       	brne	.-6      	; 0x3a2 <srchCmd+0x1c>
     3a8:	31 97       	sbiw	r30, 0x01	; 1
     3aa:	e6 1b       	sub	r30, r22
     3ac:	f7 0b       	sbc	r31, r23
     3ae:	14 2f       	mov	r17, r20
     3b0:	1e 0f       	add	r17, r30
>>>>>>> .r51
	
	/*
	*	Wurde als Parameter ein "NULL" Zeiger übergeben,
	*	so beenden wir die Funktion vorzeitig.
	*/
	if (inBuff == NULL || srchCmd == NULL)
<<<<<<< .mine
     3a2:	00 97       	sbiw	r24, 0x00	; 0
     3a4:	19 f1       	breq	.+70     	; 0x3ec <srchCmd+0x76>
     3a6:	61 15       	cp	r22, r1
     3a8:	71 05       	cpc	r23, r1
     3aa:	11 f1       	breq	.+68     	; 0x3f0 <srchCmd+0x7a>
     3ac:	7c 01       	movw	r14, r24
||||||| .r50
     3a4:	00 97       	sbiw	r24, 0x00	; 0
     3a6:	19 f1       	breq	.+70     	; 0x3ee <srchCmd+0x76>
     3a8:	61 15       	cp	r22, r1
     3aa:	71 05       	cpc	r23, r1
     3ac:	11 f1       	breq	.+68     	; 0x3f2 <srchCmd+0x7a>
     3ae:	7c 01       	movw	r14, r24
=======
     3b2:	00 97       	sbiw	r24, 0x00	; 0
     3b4:	19 f1       	breq	.+70     	; 0x3fc <srchCmd+0x76>
     3b6:	61 15       	cp	r22, r1
     3b8:	71 05       	cpc	r23, r1
     3ba:	11 f1       	breq	.+68     	; 0x400 <__LOCK_REGION_LENGTH__>
     3bc:	7c 01       	movw	r14, r24
>>>>>>> .r51
         
	/*
	*    Aktuelles Kommando was gesucht wird, erst einmal zwischen speichern
	*	 damit wir später genau diesen Puffer bearbeiten können.
	*/
	char cmdBuff[26] = "";
<<<<<<< .mine
     3ae:	1a 82       	std	Y+2, r1	; 0x02
     3b0:	19 82       	std	Y+1, r1	; 0x01
     3b2:	fe 01       	movw	r30, r28
     3b4:	33 96       	adiw	r30, 0x03	; 3
     3b6:	88 e1       	ldi	r24, 0x18	; 24
     3b8:	df 01       	movw	r26, r30
     3ba:	1d 92       	st	X+, r1
     3bc:	8a 95       	dec	r24
     3be:	e9 f7       	brne	.-6      	; 0x3ba <srchCmd+0x44>
||||||| .r50
     3b0:	1a 82       	std	Y+2, r1	; 0x02
     3b2:	19 82       	std	Y+1, r1	; 0x01
     3b4:	fe 01       	movw	r30, r28
     3b6:	33 96       	adiw	r30, 0x03	; 3
     3b8:	88 e1       	ldi	r24, 0x18	; 24
     3ba:	df 01       	movw	r26, r30
     3bc:	1d 92       	st	X+, r1
     3be:	8a 95       	dec	r24
     3c0:	e9 f7       	brne	.-6      	; 0x3bc <srchCmd+0x44>
=======
     3be:	1a 82       	std	Y+2, r1	; 0x02
     3c0:	19 82       	std	Y+1, r1	; 0x01
     3c2:	fe 01       	movw	r30, r28
     3c4:	33 96       	adiw	r30, 0x03	; 3
     3c6:	88 e1       	ldi	r24, 0x18	; 24
     3c8:	df 01       	movw	r26, r30
     3ca:	1d 92       	st	X+, r1
     3cc:	8a 95       	dec	r24
     3ce:	e9 f7       	brne	.-6      	; 0x3ca <srchCmd+0x44>
>>>>>>> .r51
	strcpy(cmdBuff,srchCmd);
<<<<<<< .mine
     3c0:	ce 01       	movw	r24, r28
     3c2:	01 96       	adiw	r24, 0x01	; 1
     3c4:	0e 94 c5 0c 	call	0x198a	; 0x198a <strcpy>
||||||| .r50
     3c2:	ce 01       	movw	r24, r28
     3c4:	01 96       	adiw	r24, 0x01	; 1
     3c6:	0e 94 c3 0c 	call	0x1986	; 0x1986 <strcpy>
=======
     3d0:	ce 01       	movw	r24, r28
     3d2:	01 96       	adiw	r24, 0x01	; 1
     3d4:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
>>>>>>> .r51
	*	Suchen wir nun nach unserem Kommando in unserem Empfangspuffer (inBuff)..
	*	Hierzu wird der String der aktuell als Parameter "srchCmd"
	*	übergeben wurde im Empfangspuffer (inBuff) gesucht.
	*
	*/      
	cmdBeginncrcBeginnPtr = strstr(inBuff,cmdBuff);
<<<<<<< .mine
     3c8:	be 01       	movw	r22, r28
     3ca:	6f 5f       	subi	r22, 0xFF	; 255
     3cc:	7f 4f       	sbci	r23, 0xFF	; 255
     3ce:	c7 01       	movw	r24, r14
     3d0:	0e 94 cc 0c 	call	0x1998	; 0x1998 <strstr>
||||||| .r50
     3ca:	be 01       	movw	r22, r28
     3cc:	6f 5f       	subi	r22, 0xFF	; 255
     3ce:	7f 4f       	sbci	r23, 0xFF	; 255
     3d0:	c7 01       	movw	r24, r14
     3d2:	0e 94 ca 0c 	call	0x1994	; 0x1994 <strstr>
=======
     3d8:	be 01       	movw	r22, r28
     3da:	6f 5f       	subi	r22, 0xFF	; 255
     3dc:	7f 4f       	sbci	r23, 0xFF	; 255
     3de:	c7 01       	movw	r24, r14
     3e0:	0e 94 e2 12 	call	0x25c4	; 0x25c4 <strstr>
>>>>>>> .r51
	if(cmdBeginncrcBeginnPtr == NULL)
<<<<<<< .mine
     3d4:	00 97       	sbiw	r24, 0x00	; 0
     3d6:	71 f0       	breq	.+28     	; 0x3f4 <srchCmd+0x7e>
||||||| .r50
     3d6:	00 97       	sbiw	r24, 0x00	; 0
     3d8:	71 f0       	breq	.+28     	; 0x3f6 <srchCmd+0x7e>
=======
     3e4:	00 97       	sbiw	r24, 0x00	; 0
     3e6:	71 f0       	breq	.+28     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
>>>>>>> .r51
	/*
	*    Zum Schluss, terminieren wir noch das Ende von unserem Kommandopuffer.
	*	 Damit bezwecken wir das die nachfolgenden Zeichen abgeschnittenc
	*	 und nicht weiter mit verarbeitet werden.
	*/
	cmdBeginncrcBeginnPtr[srchCmdStrLen] = '\0';
<<<<<<< .mine
     3d8:	fc 01       	movw	r30, r24
     3da:	e1 0f       	add	r30, r17
     3dc:	f1 1d       	adc	r31, r1
     3de:	10 82       	st	Z, r1
||||||| .r50
     3da:	fc 01       	movw	r30, r24
     3dc:	e1 0f       	add	r30, r17
     3de:	f1 1d       	adc	r31, r1
     3e0:	10 82       	st	Z, r1
=======
     3e8:	fc 01       	movw	r30, r24
     3ea:	e1 0f       	add	r30, r17
     3ec:	f1 1d       	adc	r31, r1
     3ee:	10 82       	st	Z, r1
>>>>>>> .r51
	*
	*	Sollte kein Kommdo mit "srchCmd" übereinstimmen, wird der Eingangspuffer(inBuff)
	*	unbearbeitet zurück gelassen.
	*
	*/
	strcpy(inBuff,cmdBeginncrcBeginnPtr);
<<<<<<< .mine
     3e0:	bc 01       	movw	r22, r24
     3e2:	c7 01       	movw	r24, r14
     3e4:	0e 94 c5 0c 	call	0x198a	; 0x198a <strcpy>
||||||| .r50
     3e2:	bc 01       	movw	r22, r24
     3e4:	c7 01       	movw	r24, r14
     3e6:	0e 94 c3 0c 	call	0x1986	; 0x1986 <strcpy>
=======
     3f0:	bc 01       	movw	r22, r24
     3f2:	c7 01       	movw	r24, r14
     3f4:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
>>>>>>> .r51
     
	return 0;
<<<<<<< .mine
     3e8:	80 e0       	ldi	r24, 0x00	; 0
     3ea:	05 c0       	rjmp	.+10     	; 0x3f6 <srchCmd+0x80>
||||||| .r50
     3ea:	80 e0       	ldi	r24, 0x00	; 0
     3ec:	05 c0       	rjmp	.+10     	; 0x3f8 <srchCmd+0x80>
=======
     3f8:	80 e0       	ldi	r24, 0x00	; 0
     3fa:	05 c0       	rjmp	.+10     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
>>>>>>> .r51
	/*
	*	Wurde als Parameter ein "NULL" Zeiger übergeben,
	*	so beenden wir die Funktion vorzeitig.
	*/
	if (inBuff == NULL || srchCmd == NULL)
	return -1;
<<<<<<< .mine
     3ec:	8f ef       	ldi	r24, 0xFF	; 255
     3ee:	03 c0       	rjmp	.+6      	; 0x3f6 <srchCmd+0x80>
     3f0:	8f ef       	ldi	r24, 0xFF	; 255
     3f2:	01 c0       	rjmp	.+2      	; 0x3f6 <srchCmd+0x80>
||||||| .r50
     3ee:	8f ef       	ldi	r24, 0xFF	; 255
     3f0:	03 c0       	rjmp	.+6      	; 0x3f8 <srchCmd+0x80>
     3f2:	8f ef       	ldi	r24, 0xFF	; 255
     3f4:	01 c0       	rjmp	.+2      	; 0x3f8 <srchCmd+0x80>
=======
     3fc:	8f ef       	ldi	r24, 0xFF	; 255
     3fe:	03 c0       	rjmp	.+6      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     400:	8f ef       	ldi	r24, 0xFF	; 255
     402:	01 c0       	rjmp	.+2      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
>>>>>>> .r51
	*	übergeben wurde im Empfangspuffer (inBuff) gesucht.
	*
	*/      
	cmdBeginncrcBeginnPtr = strstr(inBuff,cmdBuff);
	if(cmdBeginncrcBeginnPtr == NULL)
	return -1;
<<<<<<< .mine
     3f4:	8f ef       	ldi	r24, 0xFF	; 255
||||||| .r50
     3f6:	8f ef       	ldi	r24, 0xFF	; 255
=======
     404:	8f ef       	ldi	r24, 0xFF	; 255
>>>>>>> .r51
	*
	*/
	strcpy(inBuff,cmdBeginncrcBeginnPtr);
     
	return 0;
}
<<<<<<< .mine
     3f6:	6a 96       	adiw	r28, 0x1a	; 26
     3f8:	0f b6       	in	r0, 0x3f	; 63
     3fa:	f8 94       	cli
     3fc:	de bf       	out	0x3e, r29	; 62
     3fe:	0f be       	out	0x3f, r0	; 63
     400:	cd bf       	out	0x3d, r28	; 61
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	1f 91       	pop	r17
     408:	ff 90       	pop	r15
     40a:	ef 90       	pop	r14
     40c:	08 95       	ret
||||||| .r50
     3f8:	6a 96       	adiw	r28, 0x1a	; 26
     3fa:	0f b6       	in	r0, 0x3f	; 63
     3fc:	f8 94       	cli
     3fe:	de bf       	out	0x3e, r29	; 62
     400:	0f be       	out	0x3f, r0	; 63
     402:	cd bf       	out	0x3d, r28	; 61
     404:	df 91       	pop	r29
     406:	cf 91       	pop	r28
     408:	1f 91       	pop	r17
     40a:	ff 90       	pop	r15
     40c:	ef 90       	pop	r14
     40e:	08 95       	ret
=======
     406:	6a 96       	adiw	r28, 0x1a	; 26
     408:	0f b6       	in	r0, 0x3f	; 63
     40a:	f8 94       	cli
     40c:	de bf       	out	0x3e, r29	; 62
     40e:	0f be       	out	0x3f, r0	; 63
     410:	cd bf       	out	0x3d, r28	; 61
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	1f 91       	pop	r17
     418:	ff 90       	pop	r15
     41a:	ef 90       	pop	r14
     41c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000040e <hardware_init>:
||||||| .r50
00000410 <hardware_init>:
=======
0000041e <decHex16>:
	
    return b;
}

char *decHex16(uint16_t dec, char *b)
{	
     41e:	cf 93       	push	r28
     420:	df 93       	push	r29
     422:	cd b7       	in	r28, 0x3d	; 61
     424:	de b7       	in	r29, 0x3e	; 62
     426:	61 97       	sbiw	r28, 0x11	; 17
     428:	0f b6       	in	r0, 0x3f	; 63
     42a:	f8 94       	cli
     42c:	de bf       	out	0x3e, r29	; 62
     42e:	0f be       	out	0x3f, r0	; 63
     430:	cd bf       	out	0x3d, r28	; 61
	/* hex char set */
	char hexchars[] = "0123456789ABCDEF";
     432:	21 e1       	ldi	r18, 0x11	; 17
     434:	e5 eb       	ldi	r30, 0xB5	; 181
     436:	f0 e0       	ldi	r31, 0x00	; 0
     438:	de 01       	movw	r26, r28
     43a:	11 96       	adiw	r26, 0x01	; 1
     43c:	01 90       	ld	r0, Z+
     43e:	0d 92       	st	X+, r0
     440:	2a 95       	dec	r18
     442:	e1 f7       	brne	.-8      	; 0x43c <decHex16+0x1e>
  	b[0] = '0';	
     444:	20 e3       	ldi	r18, 0x30	; 48
     446:	fb 01       	movw	r30, r22
     448:	20 83       	st	Z, r18
   	b[1] = 'x'; 	
     44a:	28 e7       	ldi	r18, 0x78	; 120
     44c:	21 83       	std	Z+1, r18	; 0x01
    b[2] = hexchars[dec >> 12 & 0xF];  	
     44e:	fc 01       	movw	r30, r24
     450:	ef 2f       	mov	r30, r31
     452:	ff 27       	eor	r31, r31
     454:	e2 95       	swap	r30
     456:	ef 70       	andi	r30, 0x0F	; 15
     458:	21 e0       	ldi	r18, 0x01	; 1
     45a:	30 e0       	ldi	r19, 0x00	; 0
     45c:	2c 0f       	add	r18, r28
     45e:	3d 1f       	adc	r19, r29
     460:	e2 0f       	add	r30, r18
     462:	f3 1f       	adc	r31, r19
     464:	20 81       	ld	r18, Z
     466:	fb 01       	movw	r30, r22
     468:	22 83       	std	Z+2, r18	; 0x02
    b[3] = hexchars[dec >>  8 & 0xF];     
     46a:	e9 2f       	mov	r30, r25
     46c:	ff 27       	eor	r31, r31
     46e:	ef 70       	andi	r30, 0x0F	; 15
     470:	ff 27       	eor	r31, r31
     472:	21 e0       	ldi	r18, 0x01	; 1
     474:	30 e0       	ldi	r19, 0x00	; 0
     476:	2c 0f       	add	r18, r28
     478:	3d 1f       	adc	r19, r29
     47a:	e2 0f       	add	r30, r18
     47c:	f3 1f       	adc	r31, r19
     47e:	20 81       	ld	r18, Z
     480:	fb 01       	movw	r30, r22
     482:	23 83       	std	Z+3, r18	; 0x03
    b[4] = hexchars[dec >>  4 & 0xF];          
     484:	fc 01       	movw	r30, r24
     486:	f2 95       	swap	r31
     488:	e2 95       	swap	r30
     48a:	ef 70       	andi	r30, 0x0F	; 15
     48c:	ef 27       	eor	r30, r31
     48e:	ff 70       	andi	r31, 0x0F	; 15
     490:	ef 27       	eor	r30, r31
     492:	ef 70       	andi	r30, 0x0F	; 15
     494:	ff 27       	eor	r31, r31
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	30 e0       	ldi	r19, 0x00	; 0
     49a:	2c 0f       	add	r18, r28
     49c:	3d 1f       	adc	r19, r29
     49e:	e2 0f       	add	r30, r18
     4a0:	f3 1f       	adc	r31, r19
     4a2:	20 81       	ld	r18, Z
     4a4:	fb 01       	movw	r30, r22
     4a6:	24 83       	std	Z+4, r18	; 0x04
    b[5] = hexchars[dec       & 0xF];
     4a8:	8f 70       	andi	r24, 0x0F	; 15
     4aa:	99 27       	eor	r25, r25
     4ac:	e1 e0       	ldi	r30, 0x01	; 1
     4ae:	f0 e0       	ldi	r31, 0x00	; 0
     4b0:	ec 0f       	add	r30, r28
     4b2:	fd 1f       	adc	r31, r29
     4b4:	e8 0f       	add	r30, r24
     4b6:	f9 1f       	adc	r31, r25
     4b8:	80 81       	ld	r24, Z
     4ba:	fb 01       	movw	r30, r22
     4bc:	85 83       	std	Z+5, r24	; 0x05
	b[6] = '\0';
     4be:	16 82       	std	Z+6, r1	; 0x06
	
    return b;
}
     4c0:	cb 01       	movw	r24, r22
     4c2:	61 96       	adiw	r28, 0x11	; 17
     4c4:	0f b6       	in	r0, 0x3f	; 63
     4c6:	f8 94       	cli
     4c8:	de bf       	out	0x3e, r29	; 62
     4ca:	0f be       	out	0x3f, r0	; 63
     4cc:	cd bf       	out	0x3d, r28	; 61
     4ce:	df 91       	pop	r29
     4d0:	cf 91       	pop	r28
     4d2:	08 95       	ret

000004d4 <hardware_init>:
>>>>>>> .r51
#include "hard_def.h"

void hardware_init(void)
{
	/* gpios as output */
	DDR(GLCD_PORT) 	 			|= ((1<<GLCD_CS1_bp) | (1<<GLCD_RES_bp) | (1<<GLCD_A0_bp) | (1<<GLCD_SCL_bp) | (1<<GLCD_DATA_bp));
<<<<<<< .mine
     40e:	8a b3       	in	r24, 0x1a	; 26
     410:	88 6f       	ori	r24, 0xF8	; 248
     412:	8a bb       	out	0x1a, r24	; 26
||||||| .r50
     410:	8a b3       	in	r24, 0x1a	; 26
     412:	88 6f       	ori	r24, 0xF8	; 248
     414:	8a bb       	out	0x1a, r24	; 26
=======
     4d4:	8a b3       	in	r24, 0x1a	; 26
     4d6:	88 6f       	ori	r24, 0xF8	; 248
     4d8:	8a bb       	out	0x1a, r24	; 26
>>>>>>> .r51
	DDR(GLCD_LED_PORT) 			|= ((1<<GLCD_LED_BLUE_bp) | (1<<GLCD_LED_GREEN_bp) | (1<<GLCD_LED_RED_bp));
<<<<<<< .mine
     414:	84 b3       	in	r24, 0x14	; 20
     416:	80 6e       	ori	r24, 0xE0	; 224
     418:	84 bb       	out	0x14, r24	; 20
||||||| .r50
     416:	84 b3       	in	r24, 0x14	; 20
     418:	80 6e       	ori	r24, 0xE0	; 224
     41a:	84 bb       	out	0x14, r24	; 20
=======
     4da:	84 b3       	in	r24, 0x14	; 20
     4dc:	80 6e       	ori	r24, 0xE0	; 224
     4de:	84 bb       	out	0x14, r24	; 20
>>>>>>> .r51
	DDR(LED_HEARTBEAT_PORT) 	|= ( 1<<LED_HEARTBEAT_bp);
<<<<<<< .mine
     41a:	bf 9a       	sbi	0x17, 7	; 23
||||||| .r50
     41c:	bf 9a       	sbi	0x17, 7	; 23
=======
     4e0:	bf 9a       	sbi	0x17, 7	; 23
>>>>>>> .r51
	DDR(VIBRATION_MOTOR_PORT)	|= ( 1<<VIBRATION_MOTOR_bp);
<<<<<<< .mine
     41c:	be 9a       	sbi	0x17, 6	; 23
||||||| .r50
     41e:	be 9a       	sbi	0x17, 6	; 23
=======
     4e2:	be 9a       	sbi	0x17, 6	; 23
>>>>>>> .r51
	DDR(SOUND_PORT)				|= ( 1<<SOUND_bp);
<<<<<<< .mine
     41e:	a4 9a       	sbi	0x14, 4	; 20
||||||| .r50
     420:	a4 9a       	sbi	0x14, 4	; 20
=======
     4e4:	a4 9a       	sbi	0x14, 4	; 20
>>>>>>> .r51
	DDR(RELAIS_PORT1_PORT)		|= ((RELAIS_1_PORT1) | (RELAIS_2_PORT1) | (RELAIS_3_PORT1) | (RELAIS_4_PORT1) | (RELAIS_5_PORT1) | (RELAIS_6_PORT1));
<<<<<<< .mine
     420:	81 b3       	in	r24, 0x11	; 17
     422:	8c 6f       	ori	r24, 0xFC	; 252
     424:	81 bb       	out	0x11, r24	; 17
||||||| .r50
     422:	81 b3       	in	r24, 0x11	; 17
     424:	8c 6f       	ori	r24, 0xFC	; 252
     426:	81 bb       	out	0x11, r24	; 17
=======
     4e6:	81 b3       	in	r24, 0x11	; 17
     4e8:	8c 6f       	ori	r24, 0xFC	; 252
     4ea:	81 bb       	out	0x11, r24	; 17
>>>>>>> .r51
	DDR(RELAIS_PORT2_PORT)		|= ((RELAIS_7_PORT2) | (RELAIS_8_PORT2));
<<<<<<< .mine
     426:	84 b3       	in	r24, 0x14	; 20
     428:	8c 60       	ori	r24, 0x0C	; 12
     42a:	84 bb       	out	0x14, r24	; 20
||||||| .r50
     428:	84 b3       	in	r24, 0x14	; 20
     42a:	8c 60       	ori	r24, 0x0C	; 12
     42c:	84 bb       	out	0x14, r24	; 20
=======
     4ec:	84 b3       	in	r24, 0x14	; 20
     4ee:	8c 60       	ori	r24, 0x0C	; 12
     4f0:	84 bb       	out	0x14, r24	; 20
>>>>>>> .r51

	/* gpios as input */
	DDR(SWITCH_PORT)			&= ~((1<<SWITCH_ENTER_bp) | (1<<SWITCH_UP_bp) | (1<<SWITCH_DOWN_bp) | (1<<SWITCH_RETURN_bp));
<<<<<<< .mine
     42c:	87 b3       	in	r24, 0x17	; 23
     42e:	80 7f       	andi	r24, 0xF0	; 240
     430:	87 bb       	out	0x17, r24	; 23
||||||| .r50
     42e:	87 b3       	in	r24, 0x17	; 23
     430:	80 7f       	andi	r24, 0xF0	; 240
     432:	87 bb       	out	0x17, r24	; 23
=======
     4f2:	87 b3       	in	r24, 0x17	; 23
     4f4:	80 7f       	andi	r24, 0xF0	; 240
     4f6:	87 bb       	out	0x17, r24	; 23
>>>>>>> .r51
	DDR(MEASURE_VCC_PORT) 		&= ~( 1<<MEASURE_VCC_bp);
<<<<<<< .mine
     432:	d0 98       	cbi	0x1a, 0	; 26
||||||| .r50
     434:	d0 98       	cbi	0x1a, 0	; 26
=======
     4f8:	d0 98       	cbi	0x1a, 0	; 26
>>>>>>> .r51
	DDR(ENC_SWITCH_PORT)  		&= ~( 1<<ENC_SWITCH_bp);
<<<<<<< .mine
     434:	ac 98       	cbi	0x15, 4	; 21
||||||| .r50
     436:	ac 98       	cbi	0x15, 4	; 21
=======
     4fa:	ac 98       	cbi	0x15, 4	; 21
>>>>>>> .r51
	DDR(ENC_PORT)		 		&= ~((1<<ENC_A) | (1<<ENC_B));
<<<<<<< .mine
     436:	8a b3       	in	r24, 0x1a	; 26
     438:	89 7f       	andi	r24, 0xF9	; 249
     43a:	8a bb       	out	0x1a, r24	; 26
     43c:	08 95       	ret
||||||| .r50
     438:	8a b3       	in	r24, 0x1a	; 26
     43a:	89 7f       	andi	r24, 0xF9	; 249
     43c:	8a bb       	out	0x1a, r24	; 26
     43e:	08 95       	ret
=======
     4fc:	8a b3       	in	r24, 0x1a	; 26
     4fe:	89 7f       	andi	r24, 0xF9	; 249
     500:	8a bb       	out	0x1a, r24	; 26
     502:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000043e <rtcInit>:
    i2c_write(decToBcd(minutes)); 
    i2c_write(decToBcd(hour)); 
    i2c_write(decToBcd(day));
    i2c_write(decToBcd(week_day));
    i2c_stop();  
||||||| .r50
00000440 <rtcInit>:
    i2c_write(decToBcd(minutes)); 
    i2c_write(decToBcd(hour)); 
    i2c_write(decToBcd(day));
    i2c_write(decToBcd(week_day));
    i2c_stop();  
=======
00000504 <rtcInit>:
	buff[1] = rtcDecToBcd( minutes );
	buff[2] = rtcDecToBcd( hour );
	buff[3] = rtcDecToBcd( day );
	buff[4] = rtcDecToBcd( weekDay );
	rtcWrite( buff , 5 );
>>>>>>> .r51
 }
<<<<<<< .mine
     43e:	82 ea       	ldi	r24, 0xA2	; 162
     440:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     444:	80 e0       	ldi	r24, 0x00	; 0
     446:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     44a:	80 e0       	ldi	r24, 0x00	; 0
     44c:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     450:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     454:	08 95       	ret
||||||| .r50
     440:	82 ea       	ldi	r24, 0xA2	; 162
     442:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     452:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     456:	08 95       	ret
=======
     504:	cf 93       	push	r28
     506:	df 93       	push	r29
     508:	c4 e0       	ldi	r28, 0x04	; 4
     50a:	d4 e0       	ldi	r29, 0x04	; 4
     50c:	18 82       	st	Y, r1
     50e:	19 82       	std	Y+1, r1	; 0x01
     510:	82 ea       	ldi	r24, 0xA2	; 162
     512:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
     516:	88 81       	ld	r24, Y
     518:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     51c:	89 81       	ldd	r24, Y+1	; 0x01
     51e:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     522:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000456 <rtcSetTime>:
     456:	0f 93       	push	r16
     458:	1f 93       	push	r17
     45a:	cf 93       	push	r28
     45c:	df 93       	push	r29
     45e:	d8 2f       	mov	r29, r24
     460:	16 2f       	mov	r17, r22
     462:	04 2f       	mov	r16, r20
     464:	82 ea       	ldi	r24, 0xA2	; 162
     466:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     46a:	82 e0       	ldi	r24, 0x02	; 2
     46c:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     470:	cd ec       	ldi	r28, 0xCD	; 205
     472:	0c 9f       	mul	r16, r28
     474:	91 2d       	mov	r25, r1
     476:	11 24       	eor	r1, r1
     478:	96 95       	lsr	r25
     47a:	96 95       	lsr	r25
     47c:	96 95       	lsr	r25
     47e:	20 e1       	ldi	r18, 0x10	; 16
     480:	92 9f       	mul	r25, r18
     482:	a0 01       	movw	r20, r0
     484:	11 24       	eor	r1, r1
     486:	99 0f       	add	r25, r25
     488:	29 2f       	mov	r18, r25
     48a:	22 0f       	add	r18, r18
     48c:	22 0f       	add	r18, r18
     48e:	92 0f       	add	r25, r18
     490:	80 2f       	mov	r24, r16
     492:	89 1b       	sub	r24, r25
     494:	84 2b       	or	r24, r20
     496:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     49a:	1c 9f       	mul	r17, r28
     49c:	91 2d       	mov	r25, r1
     49e:	11 24       	eor	r1, r1
     4a0:	96 95       	lsr	r25
     4a2:	96 95       	lsr	r25
     4a4:	96 95       	lsr	r25
     4a6:	80 e1       	ldi	r24, 0x10	; 16
     4a8:	98 9f       	mul	r25, r24
     4aa:	a0 01       	movw	r20, r0
     4ac:	11 24       	eor	r1, r1
     4ae:	99 0f       	add	r25, r25
     4b0:	29 2f       	mov	r18, r25
     4b2:	22 0f       	add	r18, r18
     4b4:	22 0f       	add	r18, r18
     4b6:	92 0f       	add	r25, r18
     4b8:	81 2f       	mov	r24, r17
     4ba:	89 1b       	sub	r24, r25
     4bc:	84 2b       	or	r24, r20
     4be:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     4c2:	dc 9f       	mul	r29, r28
     4c4:	c1 2d       	mov	r28, r1
     4c6:	11 24       	eor	r1, r1
     4c8:	c6 95       	lsr	r28
     4ca:	c6 95       	lsr	r28
     4cc:	c6 95       	lsr	r28
     4ce:	20 e1       	ldi	r18, 0x10	; 16
     4d0:	c2 9f       	mul	r28, r18
     4d2:	c0 01       	movw	r24, r0
     4d4:	11 24       	eor	r1, r1
     4d6:	cc 0f       	add	r28, r28
     4d8:	9c 2f       	mov	r25, r28
     4da:	99 0f       	add	r25, r25
     4dc:	99 0f       	add	r25, r25
     4de:	c9 0f       	add	r28, r25
     4e0:	dc 1b       	sub	r29, r28
     4e2:	8d 2b       	or	r24, r29
     4e4:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     4e8:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     4ec:	df 91       	pop	r29
     4ee:	cf 91       	pop	r28
     4f0:	1f 91       	pop	r17
     4f2:	0f 91       	pop	r16
     4f4:	08 95       	ret
||||||| .r50
00000458 <rtcSetTime>:
     458:	0f 93       	push	r16
     45a:	1f 93       	push	r17
     45c:	cf 93       	push	r28
     45e:	df 93       	push	r29
     460:	d8 2f       	mov	r29, r24
     462:	16 2f       	mov	r17, r22
     464:	04 2f       	mov	r16, r20
     466:	82 ea       	ldi	r24, 0xA2	; 162
     468:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     46c:	82 e0       	ldi	r24, 0x02	; 2
     46e:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     472:	cd ec       	ldi	r28, 0xCD	; 205
     474:	0c 9f       	mul	r16, r28
     476:	91 2d       	mov	r25, r1
     478:	11 24       	eor	r1, r1
     47a:	96 95       	lsr	r25
     47c:	96 95       	lsr	r25
     47e:	96 95       	lsr	r25
     480:	20 e1       	ldi	r18, 0x10	; 16
     482:	92 9f       	mul	r25, r18
     484:	a0 01       	movw	r20, r0
     486:	11 24       	eor	r1, r1
     488:	99 0f       	add	r25, r25
     48a:	29 2f       	mov	r18, r25
     48c:	22 0f       	add	r18, r18
     48e:	22 0f       	add	r18, r18
     490:	92 0f       	add	r25, r18
     492:	80 2f       	mov	r24, r16
     494:	89 1b       	sub	r24, r25
     496:	84 2b       	or	r24, r20
     498:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     49c:	1c 9f       	mul	r17, r28
     49e:	91 2d       	mov	r25, r1
     4a0:	11 24       	eor	r1, r1
     4a2:	96 95       	lsr	r25
     4a4:	96 95       	lsr	r25
     4a6:	96 95       	lsr	r25
     4a8:	80 e1       	ldi	r24, 0x10	; 16
     4aa:	98 9f       	mul	r25, r24
     4ac:	a0 01       	movw	r20, r0
     4ae:	11 24       	eor	r1, r1
     4b0:	99 0f       	add	r25, r25
     4b2:	29 2f       	mov	r18, r25
     4b4:	22 0f       	add	r18, r18
     4b6:	22 0f       	add	r18, r18
     4b8:	92 0f       	add	r25, r18
     4ba:	81 2f       	mov	r24, r17
     4bc:	89 1b       	sub	r24, r25
     4be:	84 2b       	or	r24, r20
     4c0:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     4c4:	dc 9f       	mul	r29, r28
     4c6:	c1 2d       	mov	r28, r1
     4c8:	11 24       	eor	r1, r1
     4ca:	c6 95       	lsr	r28
     4cc:	c6 95       	lsr	r28
     4ce:	c6 95       	lsr	r28
     4d0:	20 e1       	ldi	r18, 0x10	; 16
     4d2:	c2 9f       	mul	r28, r18
     4d4:	c0 01       	movw	r24, r0
     4d6:	11 24       	eor	r1, r1
     4d8:	cc 0f       	add	r28, r28
     4da:	9c 2f       	mov	r25, r28
     4dc:	99 0f       	add	r25, r25
     4de:	99 0f       	add	r25, r25
     4e0:	c9 0f       	add	r28, r25
     4e2:	dc 1b       	sub	r29, r28
     4e4:	8d 2b       	or	r24, r29
     4e6:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     4ea:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     4ee:	df 91       	pop	r29
     4f0:	cf 91       	pop	r28
     4f2:	1f 91       	pop	r17
     4f4:	0f 91       	pop	r16
     4f6:	08 95       	ret
=======
0000052c <rtcSetTime>:
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
     530:	c4 e0       	ldi	r28, 0x04	; 4
     532:	d4 e0       	ldi	r29, 0x04	; 4
     534:	92 e0       	ldi	r25, 0x02	; 2
     536:	98 83       	st	Y, r25
     538:	9d ec       	ldi	r25, 0xCD	; 205
     53a:	49 9f       	mul	r20, r25
     53c:	21 2d       	mov	r18, r1
     53e:	11 24       	eor	r1, r1
     540:	26 95       	lsr	r18
     542:	26 95       	lsr	r18
     544:	26 95       	lsr	r18
     546:	30 e1       	ldi	r19, 0x10	; 16
     548:	23 9f       	mul	r18, r19
     54a:	f0 01       	movw	r30, r0
     54c:	11 24       	eor	r1, r1
     54e:	22 0f       	add	r18, r18
     550:	32 2f       	mov	r19, r18
     552:	33 0f       	add	r19, r19
     554:	33 0f       	add	r19, r19
     556:	23 0f       	add	r18, r19
     558:	42 1b       	sub	r20, r18
     55a:	4e 2b       	or	r20, r30
     55c:	49 83       	std	Y+1, r20	; 0x01
     55e:	69 9f       	mul	r22, r25
     560:	21 2d       	mov	r18, r1
     562:	11 24       	eor	r1, r1
     564:	26 95       	lsr	r18
     566:	26 95       	lsr	r18
     568:	26 95       	lsr	r18
     56a:	30 e1       	ldi	r19, 0x10	; 16
     56c:	23 9f       	mul	r18, r19
     56e:	a0 01       	movw	r20, r0
     570:	11 24       	eor	r1, r1
     572:	22 0f       	add	r18, r18
     574:	32 2f       	mov	r19, r18
     576:	33 0f       	add	r19, r19
     578:	33 0f       	add	r19, r19
     57a:	23 0f       	add	r18, r19
     57c:	62 1b       	sub	r22, r18
     57e:	64 2b       	or	r22, r20
     580:	6a 83       	std	Y+2, r22	; 0x02
     582:	89 9f       	mul	r24, r25
     584:	91 2d       	mov	r25, r1
     586:	11 24       	eor	r1, r1
     588:	96 95       	lsr	r25
     58a:	96 95       	lsr	r25
     58c:	96 95       	lsr	r25
     58e:	40 e1       	ldi	r20, 0x10	; 16
     590:	94 9f       	mul	r25, r20
     592:	90 01       	movw	r18, r0
     594:	11 24       	eor	r1, r1
     596:	99 0f       	add	r25, r25
     598:	39 2f       	mov	r19, r25
     59a:	33 0f       	add	r19, r19
     59c:	33 0f       	add	r19, r19
     59e:	93 0f       	add	r25, r19
     5a0:	89 1b       	sub	r24, r25
     5a2:	82 2b       	or	r24, r18
     5a4:	8b 83       	std	Y+3, r24	; 0x03
     5a6:	82 ea       	ldi	r24, 0xA2	; 162
     5a8:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
     5ac:	88 81       	ld	r24, Y
     5ae:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     5b2:	89 81       	ldd	r24, Y+1	; 0x01
     5b4:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     5b8:	8a 81       	ldd	r24, Y+2	; 0x02
     5ba:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     5be:	8b 81       	ldd	r24, Y+3	; 0x03
     5c0:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     5c4:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000004f6 <rtcSetDate>:
     4f6:	ff 92       	push	r15
     4f8:	0f 93       	push	r16
     4fa:	1f 93       	push	r17
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	f8 2e       	mov	r15, r24
     502:	06 2f       	mov	r16, r22
     504:	14 2f       	mov	r17, r20
     506:	d2 2f       	mov	r29, r18
     508:	82 ea       	ldi	r24, 0xA2	; 162
     50a:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     50e:	85 e0       	ldi	r24, 0x05	; 5
     510:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     514:	cd ec       	ldi	r28, 0xCD	; 205
     516:	fc 9e       	mul	r15, r28
     518:	91 2d       	mov	r25, r1
     51a:	11 24       	eor	r1, r1
     51c:	96 95       	lsr	r25
     51e:	96 95       	lsr	r25
     520:	96 95       	lsr	r25
     522:	30 e1       	ldi	r19, 0x10	; 16
     524:	93 9f       	mul	r25, r19
     526:	a0 01       	movw	r20, r0
     528:	11 24       	eor	r1, r1
     52a:	99 0f       	add	r25, r25
     52c:	29 2f       	mov	r18, r25
     52e:	22 0f       	add	r18, r18
     530:	22 0f       	add	r18, r18
     532:	92 0f       	add	r25, r18
     534:	8f 2d       	mov	r24, r15
     536:	89 1b       	sub	r24, r25
     538:	84 2b       	or	r24, r20
     53a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     53e:	0c 9f       	mul	r16, r28
     540:	91 2d       	mov	r25, r1
     542:	11 24       	eor	r1, r1
     544:	96 95       	lsr	r25
     546:	96 95       	lsr	r25
     548:	96 95       	lsr	r25
     54a:	80 e1       	ldi	r24, 0x10	; 16
     54c:	98 9f       	mul	r25, r24
     54e:	a0 01       	movw	r20, r0
     550:	11 24       	eor	r1, r1
     552:	99 0f       	add	r25, r25
     554:	29 2f       	mov	r18, r25
     556:	22 0f       	add	r18, r18
     558:	22 0f       	add	r18, r18
     55a:	92 0f       	add	r25, r18
     55c:	80 2f       	mov	r24, r16
     55e:	89 1b       	sub	r24, r25
     560:	84 2b       	or	r24, r20
     562:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     566:	1c 9f       	mul	r17, r28
     568:	91 2d       	mov	r25, r1
     56a:	11 24       	eor	r1, r1
     56c:	96 95       	lsr	r25
     56e:	96 95       	lsr	r25
     570:	96 95       	lsr	r25
     572:	30 e1       	ldi	r19, 0x10	; 16
     574:	93 9f       	mul	r25, r19
     576:	a0 01       	movw	r20, r0
     578:	11 24       	eor	r1, r1
     57a:	99 0f       	add	r25, r25
     57c:	29 2f       	mov	r18, r25
     57e:	22 0f       	add	r18, r18
     580:	22 0f       	add	r18, r18
     582:	92 0f       	add	r25, r18
     584:	81 2f       	mov	r24, r17
     586:	89 1b       	sub	r24, r25
     588:	84 2b       	or	r24, r20
     58a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     58e:	20 e3       	ldi	r18, 0x30	; 48
     590:	2d 0f       	add	r18, r29
     592:	2c 9f       	mul	r18, r28
     594:	c1 2d       	mov	r28, r1
     596:	11 24       	eor	r1, r1
     598:	c6 95       	lsr	r28
     59a:	c6 95       	lsr	r28
     59c:	c6 95       	lsr	r28
     59e:	30 e1       	ldi	r19, 0x10	; 16
     5a0:	c3 9f       	mul	r28, r19
     5a2:	c0 01       	movw	r24, r0
     5a4:	11 24       	eor	r1, r1
     5a6:	cc 0f       	add	r28, r28
     5a8:	9c 2f       	mov	r25, r28
     5aa:	99 0f       	add	r25, r25
     5ac:	99 0f       	add	r25, r25
     5ae:	c9 0f       	add	r28, r25
     5b0:	2c 1b       	sub	r18, r28
     5b2:	82 2b       	or	r24, r18
     5b4:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     5b8:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     5bc:	df 91       	pop	r29
     5be:	cf 91       	pop	r28
     5c0:	1f 91       	pop	r17
     5c2:	0f 91       	pop	r16
     5c4:	ff 90       	pop	r15
     5c6:	08 95       	ret
||||||| .r50
000004f8 <rtcSetDate>:
     4f8:	ff 92       	push	r15
     4fa:	0f 93       	push	r16
     4fc:	1f 93       	push	r17
     4fe:	cf 93       	push	r28
     500:	df 93       	push	r29
     502:	f8 2e       	mov	r15, r24
     504:	06 2f       	mov	r16, r22
     506:	14 2f       	mov	r17, r20
     508:	d2 2f       	mov	r29, r18
     50a:	82 ea       	ldi	r24, 0xA2	; 162
     50c:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
     510:	85 e0       	ldi	r24, 0x05	; 5
     512:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     516:	cd ec       	ldi	r28, 0xCD	; 205
     518:	fc 9e       	mul	r15, r28
     51a:	91 2d       	mov	r25, r1
     51c:	11 24       	eor	r1, r1
     51e:	96 95       	lsr	r25
     520:	96 95       	lsr	r25
     522:	96 95       	lsr	r25
     524:	30 e1       	ldi	r19, 0x10	; 16
     526:	93 9f       	mul	r25, r19
     528:	a0 01       	movw	r20, r0
     52a:	11 24       	eor	r1, r1
     52c:	99 0f       	add	r25, r25
     52e:	29 2f       	mov	r18, r25
     530:	22 0f       	add	r18, r18
     532:	22 0f       	add	r18, r18
     534:	92 0f       	add	r25, r18
     536:	8f 2d       	mov	r24, r15
     538:	89 1b       	sub	r24, r25
     53a:	84 2b       	or	r24, r20
     53c:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     540:	0c 9f       	mul	r16, r28
     542:	91 2d       	mov	r25, r1
     544:	11 24       	eor	r1, r1
     546:	96 95       	lsr	r25
     548:	96 95       	lsr	r25
     54a:	96 95       	lsr	r25
     54c:	80 e1       	ldi	r24, 0x10	; 16
     54e:	98 9f       	mul	r25, r24
     550:	a0 01       	movw	r20, r0
     552:	11 24       	eor	r1, r1
     554:	99 0f       	add	r25, r25
     556:	29 2f       	mov	r18, r25
     558:	22 0f       	add	r18, r18
     55a:	22 0f       	add	r18, r18
     55c:	92 0f       	add	r25, r18
     55e:	80 2f       	mov	r24, r16
     560:	89 1b       	sub	r24, r25
     562:	84 2b       	or	r24, r20
     564:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     568:	1c 9f       	mul	r17, r28
     56a:	91 2d       	mov	r25, r1
     56c:	11 24       	eor	r1, r1
     56e:	96 95       	lsr	r25
     570:	96 95       	lsr	r25
     572:	96 95       	lsr	r25
     574:	30 e1       	ldi	r19, 0x10	; 16
     576:	93 9f       	mul	r25, r19
     578:	a0 01       	movw	r20, r0
     57a:	11 24       	eor	r1, r1
     57c:	99 0f       	add	r25, r25
     57e:	29 2f       	mov	r18, r25
     580:	22 0f       	add	r18, r18
     582:	22 0f       	add	r18, r18
     584:	92 0f       	add	r25, r18
     586:	81 2f       	mov	r24, r17
     588:	89 1b       	sub	r24, r25
     58a:	84 2b       	or	r24, r20
     58c:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     590:	20 e3       	ldi	r18, 0x30	; 48
     592:	2d 0f       	add	r18, r29
     594:	2c 9f       	mul	r18, r28
     596:	c1 2d       	mov	r28, r1
     598:	11 24       	eor	r1, r1
     59a:	c6 95       	lsr	r28
     59c:	c6 95       	lsr	r28
     59e:	c6 95       	lsr	r28
     5a0:	30 e1       	ldi	r19, 0x10	; 16
     5a2:	c3 9f       	mul	r28, r19
     5a4:	c0 01       	movw	r24, r0
     5a6:	11 24       	eor	r1, r1
     5a8:	cc 0f       	add	r28, r28
     5aa:	9c 2f       	mov	r25, r28
     5ac:	99 0f       	add	r25, r25
     5ae:	99 0f       	add	r25, r25
     5b0:	c9 0f       	add	r28, r25
     5b2:	2c 1b       	sub	r18, r28
     5b4:	82 2b       	or	r24, r18
     5b6:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
     5ba:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     5be:	df 91       	pop	r29
     5c0:	cf 91       	pop	r28
     5c2:	1f 91       	pop	r17
     5c4:	0f 91       	pop	r16
     5c6:	ff 90       	pop	r15
     5c8:	08 95       	ret
=======
000005ce <rtcSetDate>:
     5ce:	0f 93       	push	r16
     5d0:	1f 93       	push	r17
     5d2:	cf 93       	push	r28
     5d4:	df 93       	push	r29
     5d6:	e4 e0       	ldi	r30, 0x04	; 4
     5d8:	f4 e0       	ldi	r31, 0x04	; 4
     5da:	95 e0       	ldi	r25, 0x05	; 5
     5dc:	90 83       	st	Z, r25
     5de:	9d ec       	ldi	r25, 0xCD	; 205
     5e0:	89 9f       	mul	r24, r25
     5e2:	31 2d       	mov	r19, r1
     5e4:	11 24       	eor	r1, r1
     5e6:	36 95       	lsr	r19
     5e8:	36 95       	lsr	r19
     5ea:	36 95       	lsr	r19
     5ec:	50 e1       	ldi	r21, 0x10	; 16
     5ee:	35 9f       	mul	r19, r21
     5f0:	d0 01       	movw	r26, r0
     5f2:	11 24       	eor	r1, r1
     5f4:	33 0f       	add	r19, r19
     5f6:	53 2f       	mov	r21, r19
     5f8:	55 0f       	add	r21, r21
     5fa:	55 0f       	add	r21, r21
     5fc:	35 0f       	add	r19, r21
     5fe:	83 1b       	sub	r24, r19
     600:	8a 2b       	or	r24, r26
     602:	81 83       	std	Z+1, r24	; 0x01
     604:	69 9f       	mul	r22, r25
     606:	81 2d       	mov	r24, r1
     608:	11 24       	eor	r1, r1
     60a:	86 95       	lsr	r24
     60c:	86 95       	lsr	r24
     60e:	86 95       	lsr	r24
     610:	30 e1       	ldi	r19, 0x10	; 16
     612:	83 9f       	mul	r24, r19
     614:	d0 01       	movw	r26, r0
     616:	11 24       	eor	r1, r1
     618:	88 0f       	add	r24, r24
     61a:	38 2f       	mov	r19, r24
     61c:	33 0f       	add	r19, r19
     61e:	33 0f       	add	r19, r19
     620:	83 0f       	add	r24, r19
     622:	68 1b       	sub	r22, r24
     624:	6a 2b       	or	r22, r26
     626:	62 83       	std	Z+2, r22	; 0x02
     628:	49 9f       	mul	r20, r25
     62a:	81 2d       	mov	r24, r1
     62c:	11 24       	eor	r1, r1
     62e:	86 95       	lsr	r24
     630:	86 95       	lsr	r24
     632:	86 95       	lsr	r24
     634:	50 e1       	ldi	r21, 0x10	; 16
     636:	85 9f       	mul	r24, r21
     638:	b0 01       	movw	r22, r0
     63a:	11 24       	eor	r1, r1
     63c:	88 0f       	add	r24, r24
     63e:	38 2f       	mov	r19, r24
     640:	33 0f       	add	r19, r19
     642:	33 0f       	add	r19, r19
     644:	83 0f       	add	r24, r19
     646:	48 1b       	sub	r20, r24
     648:	46 2b       	or	r20, r22
     64a:	43 83       	std	Z+3, r20	; 0x03
     64c:	20 5d       	subi	r18, 0xD0	; 208
     64e:	29 9f       	mul	r18, r25
     650:	91 2d       	mov	r25, r1
     652:	11 24       	eor	r1, r1
     654:	96 95       	lsr	r25
     656:	96 95       	lsr	r25
     658:	96 95       	lsr	r25
     65a:	80 e1       	ldi	r24, 0x10	; 16
     65c:	98 9f       	mul	r25, r24
     65e:	a0 01       	movw	r20, r0
     660:	11 24       	eor	r1, r1
     662:	99 0f       	add	r25, r25
     664:	89 2f       	mov	r24, r25
     666:	88 0f       	add	r24, r24
     668:	88 0f       	add	r24, r24
     66a:	98 0f       	add	r25, r24
     66c:	29 1b       	sub	r18, r25
     66e:	24 2b       	or	r18, r20
     670:	24 83       	std	Z+4, r18	; 0x04
     672:	82 ea       	ldi	r24, 0xA2	; 162
     674:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
     678:	c4 e0       	ldi	r28, 0x04	; 4
     67a:	d4 e0       	ldi	r29, 0x04	; 4
     67c:	09 e0       	ldi	r16, 0x09	; 9
     67e:	14 e0       	ldi	r17, 0x04	; 4
     680:	89 91       	ld	r24, Y+
     682:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     686:	c0 17       	cp	r28, r16
     688:	d1 07       	cpc	r29, r17
     68a:	d1 f7       	brne	.-12     	; 0x680 <rtcSetDate+0xb2>
     68c:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
     690:	df 91       	pop	r29
     692:	cf 91       	pop	r28
     694:	1f 91       	pop	r17
     696:	0f 91       	pop	r16
     698:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000005c8 <rtcSetClkOut>:
||||||| .r50
000005ca <rtcSetClkOut>:
=======
0000069a <rtcSetClkOut>:
>>>>>>> .r51
  
void					rtcSetClkOut			( uint8_t frequency )	
{    
<<<<<<< .mine
     5c8:	cf 93       	push	r28
     5ca:	c8 2f       	mov	r28, r24
    i2c_start_wait(RX8564+I2C_WRITE);
     5cc:	82 ea       	ldi	r24, 0xA2	; 162
     5ce:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
    i2c_write(clkout_frequency_register);
     5d2:	8d e0       	ldi	r24, 0x0D	; 13
     5d4:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
    i2c_write(frequency);
     5d8:	8c 2f       	mov	r24, r28
     5da:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
    i2c_stop();
     5de:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
||||||| .r50
     5ca:	cf 93       	push	r28
     5cc:	c8 2f       	mov	r28, r24
    i2c_start_wait(RX8564+I2C_WRITE);
     5ce:	82 ea       	ldi	r24, 0xA2	; 162
     5d0:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
    i2c_write(clkout_frequency_register);
     5d4:	8d e0       	ldi	r24, 0x0D	; 13
     5d6:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
    i2c_write(frequency);
     5da:	8c 2f       	mov	r24, r28
     5dc:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
    i2c_stop();
     5e0:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
=======
     69a:	cf 93       	push	r28
     69c:	df 93       	push	r29
	buff[0] = RX8564_CLKOUT_FREQUENCY;
     69e:	c4 e0       	ldi	r28, 0x04	; 4
     6a0:	d4 e0       	ldi	r29, 0x04	; 4
     6a2:	9d e0       	ldi	r25, 0x0D	; 13
     6a4:	98 83       	st	Y, r25
	buff[1] = frequency;
     6a6:	89 83       	std	Y+1, r24	; 0x01
	return 0;
>>>>>>> .r51
}
<<<<<<< .mine
     5e2:	cf 91       	pop	r28
     5e4:	08 95       	ret
||||||| .r50
     5e4:	cf 91       	pop	r28
     5e6:	08 95       	ret
=======
>>>>>>> .r51

<<<<<<< .mine
000005e6 <calcXWidth>:
||||||| .r50
000005e8 <calcXWidth>:
=======
static inline uint8_t	rtcWrite				( uint8_t *buff , uint8_t leng )	
{
	i2c_start_wait( RX8564_ADDR + I2C_WRITE );
     6a8:	82 ea       	ldi	r24, 0xA2	; 162
     6aa:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
			
			return 0;
		}
		else
>>>>>>> .r51
		{
			if ( i2c_write( *buff++ ) )
     6ae:	88 81       	ld	r24, Y
     6b0:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
     6b4:	89 81       	ldd	r24, Y+1	; 0x01
     6b6:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
				#endif
			}
		}
	}
	
	i2c_stop();
     6ba:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
void					rtcSetClkOut			( uint8_t frequency )	
{    
	buff[0] = RX8564_CLKOUT_FREQUENCY;
	buff[1] = frequency;
	rtcWrite( buff , 2 );	
}
<<<<<<< .mine
     5e6:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <font+0x3>
     5ea:	f0 91 5e 04 	lds	r31, 0x045E	; 0x80045e <font+0x4>
     5ee:	32 96       	adiw	r30, 0x02	; 2
     5f0:	94 91       	lpm	r25, Z
     5f2:	89 9f       	mul	r24, r25
     5f4:	80 2d       	mov	r24, r0
     5f6:	11 24       	eor	r1, r1
     5f8:	08 95       	ret
||||||| .r50
     5e8:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <font+0x3>
     5ec:	f0 91 5e 04 	lds	r31, 0x045E	; 0x80045e <font+0x4>
     5f0:	32 96       	adiw	r30, 0x02	; 2
     5f2:	94 91       	lpm	r25, Z
     5f4:	89 9f       	mul	r24, r25
     5f6:	80 2d       	mov	r24, r0
     5f8:	11 24       	eor	r1, r1
     5fa:	08 95       	ret
=======
     6be:	df 91       	pop	r29
     6c0:	cf 91       	pop	r28
     6c2:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000005fa <glcdSendData>:
     5fa:	df 98       	cbi	0x1b, 7	; 27
     5fc:	dd 9a       	sbi	0x1b, 5	; 27
     5fe:	98 e0       	ldi	r25, 0x08	; 8
     600:	dc 98       	cbi	0x1b, 4	; 27
     602:	88 23       	and	r24, r24
     604:	14 f4       	brge	.+4      	; 0x60a <glcdSendData+0x10>
     606:	db 9a       	sbi	0x1b, 3	; 27
     608:	01 c0       	rjmp	.+2      	; 0x60c <glcdSendData+0x12>
     60a:	db 98       	cbi	0x1b, 3	; 27
     60c:	88 0f       	add	r24, r24
     60e:	dc 9a       	sbi	0x1b, 4	; 27
     610:	91 50       	subi	r25, 0x01	; 1
     612:	b1 f7       	brne	.-20     	; 0x600 <glcdSendData+0x6>
     614:	df 9a       	sbi	0x1b, 7	; 27
     616:	08 95       	ret
||||||| .r50
000005fc <glcdSendData>:
     5fc:	df 98       	cbi	0x1b, 7	; 27
     5fe:	dd 9a       	sbi	0x1b, 5	; 27
     600:	98 e0       	ldi	r25, 0x08	; 8
     602:	dc 98       	cbi	0x1b, 4	; 27
     604:	88 23       	and	r24, r24
     606:	14 f4       	brge	.+4      	; 0x60c <glcdSendData+0x10>
     608:	db 9a       	sbi	0x1b, 3	; 27
     60a:	01 c0       	rjmp	.+2      	; 0x60e <glcdSendData+0x12>
     60c:	db 98       	cbi	0x1b, 3	; 27
     60e:	88 0f       	add	r24, r24
     610:	dc 9a       	sbi	0x1b, 4	; 27
     612:	91 50       	subi	r25, 0x01	; 1
     614:	b1 f7       	brne	.-20     	; 0x602 <glcdSendData+0x6>
     616:	df 9a       	sbi	0x1b, 7	; 27
     618:	08 95       	ret
=======
000006c4 <rtcGetData>:
 
void					rtcGetData				( rx8564_t *buffer )	
{   
     6c4:	ef 92       	push	r14
     6c6:	ff 92       	push	r15
     6c8:	0f 93       	push	r16
     6ca:	1f 93       	push	r17
     6cc:	cf 93       	push	r28
     6ce:	df 93       	push	r29
     6d0:	8c 01       	movw	r16, r24
	buff[0] = RX8564_SECONDS;
     6d2:	c4 e0       	ldi	r28, 0x04	; 4
     6d4:	d4 e0       	ldi	r29, 0x04	; 4
     6d6:	82 e0       	ldi	r24, 0x02	; 2
     6d8:	88 83       	st	Y, r24
>>>>>>> .r51

<<<<<<< .mine
00000618 <glcdSendCmd>:
     618:	df 98       	cbi	0x1b, 7	; 27
     61a:	dd 98       	cbi	0x1b, 5	; 27
     61c:	98 e0       	ldi	r25, 0x08	; 8
     61e:	dc 98       	cbi	0x1b, 4	; 27
     620:	88 23       	and	r24, r24
     622:	14 f4       	brge	.+4      	; 0x628 <glcdSendCmd+0x10>
     624:	db 9a       	sbi	0x1b, 3	; 27
     626:	01 c0       	rjmp	.+2      	; 0x62a <glcdSendCmd+0x12>
     628:	db 98       	cbi	0x1b, 3	; 27
     62a:	88 0f       	add	r24, r24
     62c:	dc 9a       	sbi	0x1b, 4	; 27
     62e:	91 50       	subi	r25, 0x01	; 1
     630:	b1 f7       	brne	.-20     	; 0x61e <glcdSendCmd+0x6>
     632:	df 9a       	sbi	0x1b, 7	; 27
     634:	08 95       	ret

00000636 <glcdSetPageColumn>:
     636:	cf 93       	push	r28
     638:	c6 2f       	mov	r28, r22
     63a:	8f 70       	andi	r24, 0x0F	; 15
     63c:	80 6b       	ori	r24, 0xB0	; 176
     63e:	0e 94 0c 03 	call	0x618	; 0x618 <glcdSendCmd>
     642:	8c 2f       	mov	r24, r28
     644:	82 95       	swap	r24
     646:	8f 70       	andi	r24, 0x0F	; 15
     648:	80 61       	ori	r24, 0x10	; 16
     64a:	0e 94 0c 03 	call	0x618	; 0x618 <glcdSendCmd>
     64e:	8c 2f       	mov	r24, r28
     650:	8f 70       	andi	r24, 0x0F	; 15
     652:	0e 94 0c 03 	call	0x618	; 0x618 <glcdSendCmd>
     656:	cf 91       	pop	r28
     658:	08 95       	ret

0000065a <glcdClear>:
     65a:	cf 93       	push	r28
     65c:	df 93       	push	r29
     65e:	d0 e0       	ldi	r29, 0x00	; 0
     660:	60 e0       	ldi	r22, 0x00	; 0
     662:	8d 2f       	mov	r24, r29
     664:	0e 94 1b 03 	call	0x636	; 0x636 <glcdSetPageColumn>
     668:	c0 e0       	ldi	r28, 0x00	; 0
     66a:	80 e0       	ldi	r24, 0x00	; 0
     66c:	0e 94 fd 02 	call	0x5fa	; 0x5fa <glcdSendData>
     670:	cf 5f       	subi	r28, 0xFF	; 255
     672:	c0 38       	cpi	r28, 0x80	; 128
     674:	d1 f7       	brne	.-12     	; 0x66a <glcdClear+0x10>
     676:	df 5f       	subi	r29, 0xFF	; 255
     678:	d8 30       	cpi	r29, 0x08	; 8
     67a:	91 f7       	brne	.-28     	; 0x660 <glcdClear+0x6>
     67c:	df 91       	pop	r29
     67e:	cf 91       	pop	r28
     680:	08 95       	ret

00000682 <glcdInit>:
     682:	1f 93       	push	r17
     684:	cf 93       	push	r28
     686:	df 93       	push	r29
     688:	18 2f       	mov	r17, r24
     68a:	d5 9a       	sbi	0x1a, 5	; 26
     68c:	d7 9a       	sbi	0x1a, 7	; 26
     68e:	d4 9a       	sbi	0x1a, 4	; 26
     690:	d3 9a       	sbi	0x1a, 3	; 26
     692:	d6 9a       	sbi	0x1a, 6	; 26
     694:	df 98       	cbi	0x1b, 7	; 27
     696:	de 98       	cbi	0x1b, 6	; 27
     698:	de 9a       	sbi	0x1b, 6	; 27
     69a:	d1 e0       	ldi	r29, 0x01	; 1
     69c:	c0 e0       	ldi	r28, 0x00	; 0
     69e:	02 c0       	rjmp	.+4      	; 0x6a4 <glcdInit+0x22>
     6a0:	cf 5f       	subi	r28, 0xFF	; 255
     6a2:	df 5f       	subi	r29, 0xFF	; 255
     6a4:	ca 30       	cpi	r28, 0x0A	; 10
     6a6:	31 f4       	brne	.+12     	; 0x6b4 <glcdInit+0x32>
     6a8:	11 23       	and	r17, r17
     6aa:	21 f0       	breq	.+8      	; 0x6b4 <glcdInit+0x32>
     6ac:	81 2f       	mov	r24, r17
     6ae:	0e 94 0c 03 	call	0x618	; 0x618 <glcdSendCmd>
     6b2:	f6 cf       	rjmp	.-20     	; 0x6a0 <glcdInit+0x1e>
     6b4:	ec 2f       	mov	r30, r28
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
     6b8:	e4 56       	subi	r30, 0x64	; 100
     6ba:	ff 4f       	sbci	r31, 0xFF	; 255
     6bc:	80 81       	ld	r24, Z
     6be:	0e 94 0c 03 	call	0x618	; 0x618 <glcdSendCmd>
     6c2:	de 30       	cpi	r29, 0x0E	; 14
     6c4:	68 f3       	brcs	.-38     	; 0x6a0 <glcdInit+0x1e>
     6c6:	0e 94 2d 03 	call	0x65a	; 0x65a <glcdClear>
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	1f 91       	pop	r17
     6d0:	08 95       	ret

000006d2 <glcdSetFont>:

void glcdSetFont(const uint8_t __flash *chooseFontPtr)
||||||| .r50
0000061a <glcdSendCmd>:
     61a:	df 98       	cbi	0x1b, 7	; 27
     61c:	dd 98       	cbi	0x1b, 5	; 27
     61e:	98 e0       	ldi	r25, 0x08	; 8
     620:	dc 98       	cbi	0x1b, 4	; 27
     622:	88 23       	and	r24, r24
     624:	14 f4       	brge	.+4      	; 0x62a <glcdSendCmd+0x10>
     626:	db 9a       	sbi	0x1b, 3	; 27
     628:	01 c0       	rjmp	.+2      	; 0x62c <glcdSendCmd+0x12>
     62a:	db 98       	cbi	0x1b, 3	; 27
     62c:	88 0f       	add	r24, r24
     62e:	dc 9a       	sbi	0x1b, 4	; 27
     630:	91 50       	subi	r25, 0x01	; 1
     632:	b1 f7       	brne	.-20     	; 0x620 <glcdSendCmd+0x6>
     634:	df 9a       	sbi	0x1b, 7	; 27
     636:	08 95       	ret

00000638 <glcdSetPageColumn>:
     638:	cf 93       	push	r28
     63a:	c6 2f       	mov	r28, r22
     63c:	8f 70       	andi	r24, 0x0F	; 15
     63e:	80 6b       	ori	r24, 0xB0	; 176
     640:	0e 94 0d 03 	call	0x61a	; 0x61a <glcdSendCmd>
     644:	8c 2f       	mov	r24, r28
     646:	82 95       	swap	r24
     648:	8f 70       	andi	r24, 0x0F	; 15
     64a:	80 61       	ori	r24, 0x10	; 16
     64c:	0e 94 0d 03 	call	0x61a	; 0x61a <glcdSendCmd>
     650:	8c 2f       	mov	r24, r28
     652:	8f 70       	andi	r24, 0x0F	; 15
     654:	0e 94 0d 03 	call	0x61a	; 0x61a <glcdSendCmd>
     658:	cf 91       	pop	r28
     65a:	08 95       	ret

0000065c <glcdClear>:
     65c:	cf 93       	push	r28
     65e:	df 93       	push	r29
     660:	d0 e0       	ldi	r29, 0x00	; 0
     662:	60 e0       	ldi	r22, 0x00	; 0
     664:	8d 2f       	mov	r24, r29
     666:	0e 94 1c 03 	call	0x638	; 0x638 <glcdSetPageColumn>
     66a:	c0 e0       	ldi	r28, 0x00	; 0
     66c:	80 e0       	ldi	r24, 0x00	; 0
     66e:	0e 94 fe 02 	call	0x5fc	; 0x5fc <glcdSendData>
     672:	cf 5f       	subi	r28, 0xFF	; 255
     674:	c0 38       	cpi	r28, 0x80	; 128
     676:	d1 f7       	brne	.-12     	; 0x66c <glcdClear+0x10>
     678:	df 5f       	subi	r29, 0xFF	; 255
     67a:	d8 30       	cpi	r29, 0x08	; 8
     67c:	91 f7       	brne	.-28     	; 0x662 <glcdClear+0x6>
     67e:	df 91       	pop	r29
     680:	cf 91       	pop	r28
     682:	08 95       	ret

00000684 <glcdInit>:
     684:	1f 93       	push	r17
     686:	cf 93       	push	r28
     688:	df 93       	push	r29
     68a:	18 2f       	mov	r17, r24
     68c:	d5 9a       	sbi	0x1a, 5	; 26
     68e:	d7 9a       	sbi	0x1a, 7	; 26
     690:	d4 9a       	sbi	0x1a, 4	; 26
     692:	d3 9a       	sbi	0x1a, 3	; 26
     694:	d6 9a       	sbi	0x1a, 6	; 26
     696:	df 98       	cbi	0x1b, 7	; 27
     698:	de 98       	cbi	0x1b, 6	; 27
     69a:	de 9a       	sbi	0x1b, 6	; 27
     69c:	d1 e0       	ldi	r29, 0x01	; 1
     69e:	c0 e0       	ldi	r28, 0x00	; 0
     6a0:	02 c0       	rjmp	.+4      	; 0x6a6 <glcdInit+0x22>
     6a2:	cf 5f       	subi	r28, 0xFF	; 255
     6a4:	df 5f       	subi	r29, 0xFF	; 255
     6a6:	ca 30       	cpi	r28, 0x0A	; 10
     6a8:	31 f4       	brne	.+12     	; 0x6b6 <glcdInit+0x32>
     6aa:	11 23       	and	r17, r17
     6ac:	21 f0       	breq	.+8      	; 0x6b6 <glcdInit+0x32>
     6ae:	81 2f       	mov	r24, r17
     6b0:	0e 94 0d 03 	call	0x61a	; 0x61a <glcdSendCmd>
     6b4:	f6 cf       	rjmp	.-20     	; 0x6a2 <glcdInit+0x1e>
     6b6:	ec 2f       	mov	r30, r28
     6b8:	f0 e0       	ldi	r31, 0x00	; 0
     6ba:	e4 56       	subi	r30, 0x64	; 100
     6bc:	ff 4f       	sbci	r31, 0xFF	; 255
     6be:	80 81       	ld	r24, Z
     6c0:	0e 94 0d 03 	call	0x61a	; 0x61a <glcdSendCmd>
     6c4:	de 30       	cpi	r29, 0x0E	; 14
     6c6:	68 f3       	brcs	.-38     	; 0x6a2 <glcdInit+0x1e>
     6c8:	0e 94 2e 03 	call	0x65c	; 0x65c <glcdClear>
     6cc:	df 91       	pop	r29
     6ce:	cf 91       	pop	r28
     6d0:	1f 91       	pop	r17
     6d2:	08 95       	ret

000006d4 <glcdSetFont>:

void glcdSetFont(const uint8_t __flash *chooseFontPtr)
=======
#ifdef __AVR__
static inline uint8_t	rtcRead					( uint8_t *buff , uint8_t leng )	
>>>>>>> .r51
{
<<<<<<< .mine
	font.fontPtr = chooseFontPtr;
     6d2:	90 93 5e 04 	sts	0x045E, r25	; 0x80045e <font+0x4>
     6d6:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <font+0x3>
     6da:	08 95       	ret

000006dc <glcdPutc>:
}

void glcdPutc(char c, uint8_t y, uint8_t x)
{	
     6dc:	8f 92       	push	r8
     6de:	9f 92       	push	r9
     6e0:	af 92       	push	r10
     6e2:	bf 92       	push	r11
     6e4:	cf 92       	push	r12
     6e6:	df 92       	push	r13
     6e8:	ef 92       	push	r14
     6ea:	ff 92       	push	r15
     6ec:	0f 93       	push	r16
     6ee:	1f 93       	push	r17
     6f0:	cf 93       	push	r28
     6f2:	df 93       	push	r29
     6f4:	84 2e       	mov	r8, r20
	uint16_t	index = 0;	
	uint8_t		page = 0;
||||||| .r50
	font.fontPtr = chooseFontPtr;
     6d4:	90 93 5e 04 	sts	0x045E, r25	; 0x80045e <font+0x4>
     6d8:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <font+0x3>
     6dc:	08 95       	ret

000006de <glcdPutc>:
}

void glcdPutc(char c, uint8_t y, uint8_t x)
{	
     6de:	8f 92       	push	r8
     6e0:	9f 92       	push	r9
     6e2:	af 92       	push	r10
     6e4:	bf 92       	push	r11
     6e6:	cf 92       	push	r12
     6e8:	df 92       	push	r13
     6ea:	ef 92       	push	r14
     6ec:	ff 92       	push	r15
     6ee:	0f 93       	push	r16
     6f0:	1f 93       	push	r17
     6f2:	cf 93       	push	r28
     6f4:	df 93       	push	r29
     6f6:	84 2e       	mov	r8, r20
	uint16_t	index = 0;	
	uint8_t		page = 0;
=======
>>>>>>> .r51
	
<<<<<<< .mine
	font = calcFontStart( c , font , font.fontPtr );	
     6f6:	c0 91 5d 04 	lds	r28, 0x045D	; 0x80045d <font+0x3>
     6fa:	d0 91 5e 04 	lds	r29, 0x045E	; 0x80045e <font+0x4>
{
	#define OFFSET_SETTING_INFOS	8
||||||| .r50
	font = calcFontStart( c , font , font.fontPtr );	
     6f8:	c0 91 5d 04 	lds	r28, 0x045D	; 0x80045d <font+0x3>
     6fc:	d0 91 5e 04 	lds	r29, 0x045E	; 0x80045e <font+0x4>
{
	#define OFFSET_SETTING_INFOS	8
=======
	if( i2c_start( RX8564_ADDR + I2C_WRITE ) )
     6da:	82 ea       	ldi	r24, 0xA2	; 162
     6dc:	0e 94 51 01 	call	0x2a2	; 0x2a2 <i2c_start>
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
	}
>>>>>>> .r51
	
	if ( i2c_write( buff[0] ) )// Register Adresse
     6e0:	88 81       	ld	r24, Y
     6e2:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_ADDRESS_TX );
		#endif
	}
	
<<<<<<< .mine
	font.width = fontPtr[(c-font.fontPtr[4])+OFFSET_SETTING_INFOS]; // Breite des Zeichens
     6fe:	28 2f       	mov	r18, r24
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	fe 01       	movw	r30, r28
     704:	34 96       	adiw	r30, 0x04	; 4
     706:	84 91       	lpm	r24, Z
     708:	28 1b       	sub	r18, r24
     70a:	31 09       	sbc	r19, r1
     70c:	fe 01       	movw	r30, r28
     70e:	e2 0f       	add	r30, r18
     710:	f3 1f       	adc	r31, r19
     712:	38 96       	adiw	r30, 0x08	; 8
     714:	54 91       	lpm	r21, Z
	
	font.indexNum = font.fontPtr[6]; // Offset (ab hier beginnen die Pixel Daten)
     716:	fe 01       	movw	r30, r28
     718:	36 96       	adiw	r30, 0x06	; 6
     71a:	a4 91       	lpm	r26, Z
     71c:	b0 e0       	ldi	r27, 0x00	; 0
	
	if ( font.fontPtr[7] == 1 ) // Fonts mit fester Breite
     71e:	31 96       	adiw	r30, 0x01	; 1
     720:	84 91       	lpm	r24, Z
     722:	81 30       	cpi	r24, 0x01	; 1
     724:	e1 f4       	brne	.+56     	; 0x75e <glcdPutc+0x82>
||||||| .r50
	font.width = fontPtr[(c-font.fontPtr[4])+OFFSET_SETTING_INFOS]; // Breite des Zeichens
     700:	28 2f       	mov	r18, r24
     702:	30 e0       	ldi	r19, 0x00	; 0
     704:	fe 01       	movw	r30, r28
     706:	34 96       	adiw	r30, 0x04	; 4
     708:	84 91       	lpm	r24, Z
     70a:	28 1b       	sub	r18, r24
     70c:	31 09       	sbc	r19, r1
     70e:	fe 01       	movw	r30, r28
     710:	e2 0f       	add	r30, r18
     712:	f3 1f       	adc	r31, r19
     714:	38 96       	adiw	r30, 0x08	; 8
     716:	54 91       	lpm	r21, Z
	
	font.indexNum = font.fontPtr[6]; // Offset (ab hier beginnen die Pixel Daten)
     718:	fe 01       	movw	r30, r28
     71a:	36 96       	adiw	r30, 0x06	; 6
     71c:	a4 91       	lpm	r26, Z
     71e:	b0 e0       	ldi	r27, 0x00	; 0
	
	if ( font.fontPtr[7] == 1 ) // Fonts mit fester Breite
     720:	31 96       	adiw	r30, 0x01	; 1
     722:	84 91       	lpm	r24, Z
     724:	81 30       	cpi	r24, 0x01	; 1
     726:	e1 f4       	brne	.+56     	; 0x760 <glcdPutc+0x82>
=======
	if ( i2c_rep_start( RX8564_ADDR + I2C_READ ) )
     6e6:	83 ea       	ldi	r24, 0xA3	; 163
     6e8:	0e 94 55 01 	call	0x2aa	; 0x2aa <i2c_rep_start>
     6ec:	88 23       	and	r24, r24
     6ee:	19 f0       	breq	.+6      	; 0x6f6 <rtcGetData+0x32>
>>>>>>> .r51
	{
<<<<<<< .mine
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     726:	21 50       	subi	r18, 0x01	; 1
     728:	31 09       	sbc	r19, r1
     72a:	0a f4       	brpl	.+2      	; 0x72e <glcdPutc+0x52>
     72c:	db c0       	rjmp	.+438    	; 0x8e4 <__stack+0x85>
||||||| .r50
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     728:	21 50       	subi	r18, 0x01	; 1
     72a:	31 09       	sbc	r19, r1
     72c:	0a f4       	brpl	.+2      	; 0x730 <glcdPutc+0x52>
     72e:	db c0       	rjmp	.+438    	; 0x8e6 <__stack+0x87>
=======
		#ifdef _WITH_ERROR_REPORT_
			errorWriteCircular( &err , _ERROR_RTC_I2C_ , ERROR_I2C_NO_ACK );
		#endif
		
		i2c_stop();
     6f0:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
     6f4:	14 c0       	rjmp	.+40     	; 0x71e <rtcGetData+0x5a>
     6f6:	c4 e0       	ldi	r28, 0x04	; 4
     6f8:	d4 e0       	ldi	r29, 0x04	; 4
     6fa:	0f 2e       	mov	r0, r31
     6fc:	ff e0       	ldi	r31, 0x0F	; 15
     6fe:	ef 2e       	mov	r14, r31
     700:	f4 e0       	ldi	r31, 0x04	; 4
     702:	ff 2e       	mov	r15, r31
     704:	f0 2d       	mov	r31, r0
			*buff = i2c_readNak();
			return 0;
		}
		else
>>>>>>> .r51
		{
<<<<<<< .mine
			font.indexNum += (font.fontPtr[2] * ((font.fontPtr[3] / 8)+1)); // Font breite berechnen
     72e:	34 97       	sbiw	r30, 0x04	; 4
     730:	84 91       	lpm	r24, Z
     732:	86 95       	lsr	r24
     734:	86 95       	lsr	r24
     736:	86 95       	lsr	r24
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	01 96       	adiw	r24, 0x01	; 1
     73c:	31 97       	sbiw	r30, 0x01	; 1
     73e:	44 91       	lpm	r20, Z
     740:	48 9f       	mul	r20, r24
     742:	f0 01       	movw	r30, r0
     744:	49 9f       	mul	r20, r25
     746:	f0 0d       	add	r31, r0
     748:	11 24       	eor	r1, r1
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	ae 0f       	add	r26, r30
     74e:	bf 1f       	adc	r27, r31
||||||| .r50
			font.indexNum += (font.fontPtr[2] * ((font.fontPtr[3] / 8)+1)); // Font breite berechnen
     730:	34 97       	sbiw	r30, 0x04	; 4
     732:	84 91       	lpm	r24, Z
     734:	86 95       	lsr	r24
     736:	86 95       	lsr	r24
     738:	86 95       	lsr	r24
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	01 96       	adiw	r24, 0x01	; 1
     73e:	31 97       	sbiw	r30, 0x01	; 1
     740:	44 91       	lpm	r20, Z
     742:	48 9f       	mul	r20, r24
     744:	f0 01       	movw	r30, r0
     746:	49 9f       	mul	r20, r25
     748:	f0 0d       	add	r31, r0
     74a:	11 24       	eor	r1, r1
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	ae 0f       	add	r26, r30
     750:	bf 1f       	adc	r27, r31
=======
			*buff++ = i2c_readAck();
     706:	0e 94 8f 01 	call	0x31e	; 0x31e <i2c_readAck>
     70a:	89 93       	st	Y+, r24
		i2c_stop();
		
		return 1;
	}
>>>>>>> .r51
	
<<<<<<< .mine
	font.indexNum = font.fontPtr[6]; // Offset (ab hier beginnen die Pixel Daten)
	
	if ( font.fontPtr[7] == 1 ) // Fonts mit fester Breite
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     750:	8f 5f       	subi	r24, 0xFF	; 255
     752:	08 2f       	mov	r16, r24
     754:	10 e0       	ldi	r17, 0x00	; 0
     756:	20 17       	cp	r18, r16
     758:	31 07       	cpc	r19, r17
     75a:	c4 f7       	brge	.-16     	; 0x74c <glcdPutc+0x70>
     75c:	c3 c0       	rjmp	.+390    	; 0x8e4 <__stack+0x85>
||||||| .r50
	font.indexNum = font.fontPtr[6]; // Offset (ab hier beginnen die Pixel Daten)
	
	if ( font.fontPtr[7] == 1 ) // Fonts mit fester Breite
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     752:	8f 5f       	subi	r24, 0xFF	; 255
     754:	08 2f       	mov	r16, r24
     756:	10 e0       	ldi	r17, 0x00	; 0
     758:	20 17       	cp	r18, r16
     75a:	31 07       	cpc	r19, r17
     75c:	c4 f7       	brge	.-16     	; 0x74e <glcdPutc+0x70>
     75e:	c3 c0       	rjmp	.+390    	; 0x8e6 <__stack+0x87>
=======
	for ( uint8_t i = 0 ; i < leng ; i++ )
     70c:	ce 15       	cp	r28, r14
     70e:	df 05       	cpc	r29, r15
     710:	d1 f7       	brne	.-12     	; 0x706 <rtcGetData+0x42>
>>>>>>> .r51
		{
			*buff++ = i2c_readAck();
		}
	}
<<<<<<< .mine
	else if ( font.fontPtr[7] == 0)
     75e:	81 11       	cpse	r24, r1
     760:	ce c0       	rjmp	.+412    	; 0x8fe <__stack+0x9f>
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     762:	21 50       	subi	r18, 0x01	; 1
     764:	31 09       	sbc	r19, r1
     766:	0a f4       	brpl	.+2      	; 0x76a <glcdPutc+0x8e>
     768:	ca c0       	rjmp	.+404    	; 0x8fe <__stack+0x9f>
     76a:	40 e0       	ldi	r20, 0x00	; 0
		{
			font.indexNum += (fontPtr[charNum + OFFSET_SETTING_INFOS] * 2 ); // Anstatt *2 schieben wir hier einfach
     76c:	fe 01       	movw	r30, r28
     76e:	e4 0f       	add	r30, r20
     770:	f1 1d       	adc	r31, r1
     772:	38 96       	adiw	r30, 0x08	; 8
     774:	84 91       	lpm	r24, Z
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	88 0f       	add	r24, r24
     77a:	99 1f       	adc	r25, r25
     77c:	a8 0f       	add	r26, r24
     77e:	b9 1f       	adc	r27, r25
			font.indexNum += (font.fontPtr[2] * ((font.fontPtr[3] / 8)+1)); // Font breite berechnen
		}
	}
	else if ( font.fontPtr[7] == 0)
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     780:	4f 5f       	subi	r20, 0xFF	; 255
     782:	84 2f       	mov	r24, r20
     784:	90 e0       	ldi	r25, 0x00	; 0
     786:	28 17       	cp	r18, r24
     788:	39 07       	cpc	r19, r25
     78a:	84 f7       	brge	.-32     	; 0x76c <glcdPutc+0x90>
     78c:	b8 c0       	rjmp	.+368    	; 0x8fe <__stack+0x9f>
	if (font.fontPtr[7] == FONT_IS_FIXED)
	{
		font.width = font.fontPtr[2];
	}
||||||| .r50
	else if ( font.fontPtr[7] == 0)
     760:	81 11       	cpse	r24, r1
     762:	ce c0       	rjmp	.+412    	; 0x900 <__stack+0xa1>
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     764:	21 50       	subi	r18, 0x01	; 1
     766:	31 09       	sbc	r19, r1
     768:	0a f4       	brpl	.+2      	; 0x76c <glcdPutc+0x8e>
     76a:	ca c0       	rjmp	.+404    	; 0x900 <__stack+0xa1>
     76c:	40 e0       	ldi	r20, 0x00	; 0
		{
			font.indexNum += (fontPtr[charNum + OFFSET_SETTING_INFOS] * 2 ); // Anstatt *2 schieben wir hier einfach
     76e:	fe 01       	movw	r30, r28
     770:	e4 0f       	add	r30, r20
     772:	f1 1d       	adc	r31, r1
     774:	38 96       	adiw	r30, 0x08	; 8
     776:	84 91       	lpm	r24, Z
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	88 0f       	add	r24, r24
     77c:	99 1f       	adc	r25, r25
     77e:	a8 0f       	add	r26, r24
     780:	b9 1f       	adc	r27, r25
			font.indexNum += (font.fontPtr[2] * ((font.fontPtr[3] / 8)+1)); // Font breite berechnen
		}
	}
	else if ( font.fontPtr[7] == 0)
	{
		for(	; charNum <= (c - font.fontPtr[4])-1 ; charNum++)
     782:	4f 5f       	subi	r20, 0xFF	; 255
     784:	84 2f       	mov	r24, r20
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	28 17       	cp	r18, r24
     78a:	39 07       	cpc	r19, r25
     78c:	84 f7       	brge	.-32     	; 0x76e <glcdPutc+0x90>
     78e:	b8 c0       	rjmp	.+368    	; 0x900 <__stack+0xa1>
	if (font.fontPtr[7] == FONT_IS_FIXED)
	{
		font.width = font.fontPtr[2];
	}
=======
>>>>>>> .r51
	
<<<<<<< .mine
	glcdSetPageColumn((y/8),x);
     78e:	96 2e       	mov	r9, r22
     790:	96 94       	lsr	r9
     792:	96 94       	lsr	r9
     794:	96 94       	lsr	r9
     796:	68 2d       	mov	r22, r8
     798:	89 2d       	mov	r24, r9
     79a:	0e 94 1b 03 	call	0x636	; 0x636 <glcdSetPageColumn>
	for ( page = 0 ; page < ((font.fontPtr[3] / 8 ) + 2 ) ; page++ ) // Berechne die Anzahl der benötigten Reihen
     79e:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <font+0x3>
     7a2:	f0 91 5e 04 	lds	r31, 0x045E	; 0x80045e <font+0x4>
     7a6:	33 96       	adiw	r30, 0x03	; 3
     7a8:	84 91       	lpm	r24, Z
     7aa:	a8 2e       	mov	r10, r24
     7ac:	a6 94       	lsr	r10
     7ae:	a6 94       	lsr	r10
     7b0:	a6 94       	lsr	r10
     7b2:	b1 2c       	mov	r11, r1
     7b4:	00 e0       	ldi	r16, 0x00	; 0
     7b6:	10 e0       	ldi	r17, 0x00	; 0
     7b8:	c1 2c       	mov	r12, r1
     7ba:	e1 2c       	mov	r14, r1
     7bc:	f1 2c       	mov	r15, r1
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     7be:	ca e5       	ldi	r28, 0x5A	; 90
     7c0:	d4 e0       	ldi	r29, 0x04	; 4
font_t font;
||||||| .r50
	glcdSetPageColumn((y/8),x);
     790:	96 2e       	mov	r9, r22
     792:	96 94       	lsr	r9
     794:	96 94       	lsr	r9
     796:	96 94       	lsr	r9
     798:	68 2d       	mov	r22, r8
     79a:	89 2d       	mov	r24, r9
     79c:	0e 94 1c 03 	call	0x638	; 0x638 <glcdSetPageColumn>
	for ( page = 0 ; page < ((font.fontPtr[3] / 8 ) + 2 ) ; page++ ) // Berechne die Anzahl der benötigten Reihen
     7a0:	e0 91 5d 04 	lds	r30, 0x045D	; 0x80045d <font+0x3>
     7a4:	f0 91 5e 04 	lds	r31, 0x045E	; 0x80045e <font+0x4>
     7a8:	33 96       	adiw	r30, 0x03	; 3
     7aa:	84 91       	lpm	r24, Z
     7ac:	a8 2e       	mov	r10, r24
     7ae:	a6 94       	lsr	r10
     7b0:	a6 94       	lsr	r10
     7b2:	a6 94       	lsr	r10
     7b4:	b1 2c       	mov	r11, r1
     7b6:	00 e0       	ldi	r16, 0x00	; 0
     7b8:	10 e0       	ldi	r17, 0x00	; 0
     7ba:	c1 2c       	mov	r12, r1
     7bc:	e1 2c       	mov	r14, r1
     7be:	f1 2c       	mov	r15, r1
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     7c0:	ca e5       	ldi	r28, 0x5A	; 90
     7c2:	d4 e0       	ldi	r29, 0x04	; 4
font_t font;
=======
	*buff = i2c_readNak();
     712:	0e 94 8d 01 	call	0x31a	; 0x31a <i2c_readNak>
     716:	80 93 0f 04 	sts	0x040F, r24	; 0x80040f <UART_LastRxError>
	
	i2c_stop();
     71a:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
void					rtcGetData				( rx8564_t *buffer )	
{   
	buff[0] = RX8564_SECONDS;
	rtcRead( buff , sizeof( buff ) );
			
    buffer->second			= buff[0];
     71e:	e4 e0       	ldi	r30, 0x04	; 4
     720:	f4 e0       	ldi	r31, 0x04	; 4
     722:	a0 81       	ld	r26, Z
     724:	e8 01       	movw	r28, r16
     726:	a8 83       	st	Y, r26
    buffer->minute			= buff[1];  
     728:	71 81       	ldd	r23, Z+1	; 0x01
     72a:	79 83       	std	Y+1, r23	; 0x01
    buffer->hour			= buff[2];
     72c:	62 81       	ldd	r22, Z+2	; 0x02
     72e:	6a 83       	std	Y+2, r22	; 0x02
    buffer->day				= buff[3];
     730:	53 81       	ldd	r21, Z+3	; 0x03
     732:	5c 83       	std	Y+4, r21	; 0x04
    buffer->dayName			= buff[4];
     734:	34 81       	ldd	r19, Z+4	; 0x04
     736:	3d 83       	std	Y+5, r19	; 0x05
    buffer->month			= buff[5];
     738:	45 81       	ldd	r20, Z+5	; 0x05
     73a:	4b 83       	std	Y+3, r20	; 0x03
    buffer->year			= buff[6];
     73c:	86 81       	ldd	r24, Z+6	; 0x06
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	9f 83       	std	Y+7, r25	; 0x07
     742:	8e 83       	std	Y+6, r24	; 0x06
    buffer->alrt_minute		= buff[7];
     744:	27 81       	ldd	r18, Z+7	; 0x07
     746:	28 87       	std	Y+8, r18	; 0x08
    buffer->alrt_hour		= buff[8];
     748:	90 85       	ldd	r25, Z+8	; 0x08
     74a:	99 87       	std	Y+9, r25	; 0x09
    buffer->alrt_day		= buff[9];
     74c:	81 85       	ldd	r24, Z+9	; 0x09
     74e:	8a 87       	std	Y+10, r24	; 0x0a
    buffer->alrt_dayName	= buff[10];
     750:	e2 85       	ldd	r30, Z+10	; 0x0a
>>>>>>> .r51

<<<<<<< .mine
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     7c2:	d1 2c       	mov	r13, r1
	{	
		/*
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
     7c4:	9f ef       	ldi	r25, 0xFF	; 255
     7c6:	a9 1a       	sub	r10, r25
     7c8:	b9 0a       	sbc	r11, r25
     7ca:	a0 16       	cp	r10, r16
     7cc:	b1 06       	cpc	r11, r17
     7ce:	59 f0       	breq	.+22     	; 0x7e6 <glcdPutc+0x10a>
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     7d0:	2a 81       	ldd	r18, Y+2	; 0x02
     7d2:	20 9f       	mul	r18, r16
     7d4:	c0 01       	movw	r24, r0
     7d6:	21 9f       	mul	r18, r17
     7d8:	90 0d       	add	r25, r0
     7da:	11 24       	eor	r1, r1
     7dc:	e8 16       	cp	r14, r24
     7de:	f9 06       	cpc	r15, r25
     7e0:	08 f4       	brcc	.+2      	; 0x7e4 <glcdPutc+0x108>
     7e2:	47 c0       	rjmp	.+142    	; 0x872 <__stack+0x13>
     7e4:	66 c0       	rjmp	.+204    	; 0x8b2 <__stack+0x53>
	{	
		/*
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
     7e6:	89 30       	cpi	r24, 0x09	; 9
     7e8:	98 f3       	brcs	.-26     	; 0x7d0 <glcdPutc+0xf4>
		{
			for ( ; index < ( font.width * page ) ; index++)
     7ea:	20 91 5c 04 	lds	r18, 0x045C	; 0x80045c <font+0x2>
     7ee:	2a 9d       	mul	r18, r10
     7f0:	c0 01       	movw	r24, r0
     7f2:	2b 9d       	mul	r18, r11
     7f4:	90 0d       	add	r25, r0
     7f6:	11 24       	eor	r1, r1
     7f8:	e8 16       	cp	r14, r24
     7fa:	f9 06       	cpc	r15, r25
     7fc:	08 f0       	brcs	.+2      	; 0x800 <glcdPutc+0x124>
     7fe:	85 c0       	rjmp	.+266    	; 0x90a <__stack+0xab>
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     800:	e5 01       	movw	r28, r10
     802:	cc 0f       	add	r28, r28
     804:	dd 1f       	adc	r29, r29
     806:	cc 0f       	add	r28, r28
     808:	dd 1f       	adc	r29, r29
     80a:	cc 0f       	add	r28, r28
     80c:	dd 1f       	adc	r29, r29
     80e:	0a e5       	ldi	r16, 0x5A	; 90
     810:	14 e0       	ldi	r17, 0x04	; 4
font_t font;
||||||| .r50
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     7c4:	d1 2c       	mov	r13, r1
	{	
		/*
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
     7c6:	9f ef       	ldi	r25, 0xFF	; 255
     7c8:	a9 1a       	sub	r10, r25
     7ca:	b9 0a       	sbc	r11, r25
     7cc:	a0 16       	cp	r10, r16
     7ce:	b1 06       	cpc	r11, r17
     7d0:	59 f0       	breq	.+22     	; 0x7e8 <glcdPutc+0x10a>
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     7d2:	2a 81       	ldd	r18, Y+2	; 0x02
     7d4:	20 9f       	mul	r18, r16
     7d6:	c0 01       	movw	r24, r0
     7d8:	21 9f       	mul	r18, r17
     7da:	90 0d       	add	r25, r0
     7dc:	11 24       	eor	r1, r1
     7de:	e8 16       	cp	r14, r24
     7e0:	f9 06       	cpc	r15, r25
     7e2:	08 f4       	brcc	.+2      	; 0x7e6 <glcdPutc+0x108>
     7e4:	47 c0       	rjmp	.+142    	; 0x874 <__stack+0x15>
     7e6:	66 c0       	rjmp	.+204    	; 0x8b4 <__stack+0x55>
	{	
		/*
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
     7e8:	89 30       	cpi	r24, 0x09	; 9
     7ea:	98 f3       	brcs	.-26     	; 0x7d2 <glcdPutc+0xf4>
		{
			for ( ; index < ( font.width * page ) ; index++)
     7ec:	20 91 5c 04 	lds	r18, 0x045C	; 0x80045c <font+0x2>
     7f0:	2a 9d       	mul	r18, r10
     7f2:	c0 01       	movw	r24, r0
     7f4:	2b 9d       	mul	r18, r11
     7f6:	90 0d       	add	r25, r0
     7f8:	11 24       	eor	r1, r1
     7fa:	e8 16       	cp	r14, r24
     7fc:	f9 06       	cpc	r15, r25
     7fe:	08 f0       	brcs	.+2      	; 0x802 <glcdPutc+0x124>
     800:	85 c0       	rjmp	.+266    	; 0x90c <__stack+0xad>
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     802:	e5 01       	movw	r28, r10
     804:	cc 0f       	add	r28, r28
     806:	dd 1f       	adc	r29, r29
     808:	cc 0f       	add	r28, r28
     80a:	dd 1f       	adc	r29, r29
     80c:	cc 0f       	add	r28, r28
     80e:	dd 1f       	adc	r29, r29
     810:	0a e5       	ldi	r16, 0x5A	; 90
     812:	14 e0       	ldi	r17, 0x04	; 4
font_t font;
=======
 
    buffer->second			&= 0x7F;
     752:	af 77       	andi	r26, 0x7F	; 127
     754:	a8 83       	st	Y, r26
    buffer->minute			&= 0x7F;
     756:	7f 77       	andi	r23, 0x7F	; 127
     758:	79 83       	std	Y+1, r23	; 0x01
    buffer->hour			&= 0x3F;
     75a:	6f 73       	andi	r22, 0x3F	; 63
     75c:	6a 83       	std	Y+2, r22	; 0x02
          
    buffer->day				&= 0x3F;
     75e:	5f 73       	andi	r21, 0x3F	; 63
     760:	5c 83       	std	Y+4, r21	; 0x04
    buffer->month			&= 0x1F;
     762:	4f 71       	andi	r20, 0x1F	; 31
     764:	4b 83       	std	Y+3, r20	; 0x03
    buffer->dayName			&= 0x07;
     766:	37 70       	andi	r19, 0x07	; 7
     768:	3d 83       	std	Y+5, r19	; 0x05
     
    buffer->alrt_minute		&= 0x7F;
     76a:	2f 77       	andi	r18, 0x7F	; 127
     76c:	28 87       	std	Y+8, r18	; 0x08
    buffer->alrt_hour		&= 0x7F;
     76e:	9f 77       	andi	r25, 0x7F	; 127
     770:	99 87       	std	Y+9, r25	; 0x09
    buffer->alrt_day		&= 0x7F;
     772:	8f 77       	andi	r24, 0x7F	; 127
     774:	8a 87       	std	Y+10, r24	; 0x0a
    buffer->alrt_dayName	&= 0x7F;
     776:	8e 2f       	mov	r24, r30
     778:	8f 77       	andi	r24, 0x7F	; 127
     77a:	8b 87       	std	Y+11, r24	; 0x0b
}
     77c:	df 91       	pop	r29
     77e:	cf 91       	pop	r28
     780:	1f 91       	pop	r17
     782:	0f 91       	pop	r16
     784:	ff 90       	pop	r15
     786:	ef 90       	pop	r14
     788:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     812:	d1 2c       	mov	r13, r1
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     814:	d8 01       	movw	r26, r16
     816:	13 96       	adiw	r26, 0x03	; 3
     818:	4d 91       	ld	r20, X+
     81a:	5c 91       	ld	r21, X
     81c:	14 97       	sbiw	r26, 0x04	; 4
     81e:	ed 91       	ld	r30, X+
     820:	fc 91       	ld	r31, X
     822:	e4 0f       	add	r30, r20
     824:	f5 1f       	adc	r31, r21
     826:	ee 0d       	add	r30, r14
     828:	ff 1d       	adc	r31, r15
     82a:	24 91       	lpm	r18, Z
     82c:	98 e0       	ldi	r25, 0x08	; 8
font_t font;
||||||| .r50
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     814:	d1 2c       	mov	r13, r1
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     816:	d8 01       	movw	r26, r16
     818:	13 96       	adiw	r26, 0x03	; 3
     81a:	4d 91       	ld	r20, X+
     81c:	5c 91       	ld	r21, X
     81e:	14 97       	sbiw	r26, 0x04	; 4
     820:	ed 91       	ld	r30, X+
     822:	fc 91       	ld	r31, X
     824:	e4 0f       	add	r30, r20
     826:	f5 1f       	adc	r31, r21
     828:	ee 0d       	add	r30, r14
     82a:	ff 1d       	adc	r31, r15
     82c:	24 91       	lpm	r18, Z
     82e:	98 e0       	ldi	r25, 0x08	; 8
font_t font;
=======
0000078a <calcXWidth>:
}
>>>>>>> .r51

void glcdDrawRect(uint8_t y, uint8_t x, uint8_t h, uint8_t w, uint8_t *buff)
{
<<<<<<< .mine
	uint8_t ret = 0;
     82e:	8d 2d       	mov	r24, r13
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
	{
		ret >>= 1;
		ret |= byte & 0x80;
     830:	32 2f       	mov	r19, r18
     832:	30 78       	andi	r19, 0x80	; 128
     834:	86 95       	lsr	r24
     836:	83 2b       	or	r24, r19
		byte <<= 1;
     838:	22 0f       	add	r18, r18
     83a:	91 50       	subi	r25, 0x01	; 1
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
     83c:	c9 f7       	brne	.-14     	; 0x830 <glcdPutc+0x154>
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     83e:	fa 01       	movw	r30, r20
     840:	33 96       	adiw	r30, 0x03	; 3
     842:	94 91       	lpm	r25, Z
     844:	9e 01       	movw	r18, r28
     846:	29 1b       	sub	r18, r25
     848:	31 09       	sbc	r19, r1
     84a:	01 c0       	rjmp	.+2      	; 0x84e <glcdPutc+0x172>
     84c:	88 0f       	add	r24, r24
     84e:	2a 95       	dec	r18
     850:	ea f7       	brpl	.-6      	; 0x84c <glcdPutc+0x170>
     852:	0e 94 fd 02 	call	0x5fa	; 0x5fa <glcdSendData>
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
     856:	bf ef       	ldi	r27, 0xFF	; 255
     858:	eb 1a       	sub	r14, r27
     85a:	fb 0a       	sbc	r15, r27
     85c:	f8 01       	movw	r30, r16
     85e:	22 81       	ldd	r18, Z+2	; 0x02
     860:	2a 9d       	mul	r18, r10
     862:	c0 01       	movw	r24, r0
     864:	2b 9d       	mul	r18, r11
     866:	90 0d       	add	r25, r0
     868:	11 24       	eor	r1, r1
     86a:	e8 16       	cp	r14, r24
     86c:	f9 06       	cpc	r15, r25
     86e:	90 f2       	brcs	.-92     	; 0x814 <glcdPutc+0x138>
     870:	4c c0       	rjmp	.+152    	; 0x90a <__stack+0xab>
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
     872:	eb 81       	ldd	r30, Y+3	; 0x03
     874:	fc 81       	ldd	r31, Y+4	; 0x04
     876:	88 81       	ld	r24, Y
     878:	99 81       	ldd	r25, Y+1	; 0x01
     87a:	e8 0f       	add	r30, r24
     87c:	f9 1f       	adc	r31, r25
     87e:	ee 0d       	add	r30, r14
     880:	ff 1d       	adc	r31, r15
     882:	24 91       	lpm	r18, Z
     884:	98 e0       	ldi	r25, 0x08	; 8
font_t font;

/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     886:	8d 2d       	mov	r24, r13
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
	{
		ret >>= 1;
		ret |= byte & 0x80;
     888:	32 2f       	mov	r19, r18
     88a:	30 78       	andi	r19, 0x80	; 128
     88c:	86 95       	lsr	r24
     88e:	83 2b       	or	r24, r19
		byte <<= 1;
     890:	22 0f       	add	r18, r18
     892:	91 50       	subi	r25, 0x01	; 1
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
     894:	c9 f7       	brne	.-14     	; 0x888 <__stack+0x29>
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
     896:	0e 94 fd 02 	call	0x5fa	; 0x5fa <glcdSendData>
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     89a:	ff ef       	ldi	r31, 0xFF	; 255
     89c:	ef 1a       	sub	r14, r31
     89e:	ff 0a       	sbc	r15, r31
     8a0:	2a 81       	ldd	r18, Y+2	; 0x02
     8a2:	20 9f       	mul	r18, r16
     8a4:	c0 01       	movw	r24, r0
     8a6:	21 9f       	mul	r18, r17
     8a8:	90 0d       	add	r25, r0
     8aa:	11 24       	eor	r1, r1
     8ac:	e8 16       	cp	r14, r24
     8ae:	f9 06       	cpc	r15, r25
     8b0:	00 f3       	brcs	.-64     	; 0x872 <__stack+0x13>
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
		}
		glcdSetPageColumn(( y / 8 ) - page,x);
     8b2:	68 2d       	mov	r22, r8
     8b4:	89 2d       	mov	r24, r9
     8b6:	8c 19       	sub	r24, r12
     8b8:	0e 94 1b 03 	call	0x636	; 0x636 <glcdSetPageColumn>
	{
		font.width = font.fontPtr[2];
	}
	
	glcdSetPageColumn((y/8),x);
	for ( page = 0 ; page < ((font.fontPtr[3] / 8 ) + 2 ) ; page++ ) // Berechne die Anzahl der benötigten Reihen
     8bc:	c3 94       	inc	r12
     8be:	0c 2d       	mov	r16, r12
     8c0:	10 e0       	ldi	r17, 0x00	; 0
     8c2:	eb 81       	ldd	r30, Y+3	; 0x03
     8c4:	fc 81       	ldd	r31, Y+4	; 0x04
     8c6:	33 96       	adiw	r30, 0x03	; 3
     8c8:	84 91       	lpm	r24, Z
     8ca:	a8 2e       	mov	r10, r24
     8cc:	a6 94       	lsr	r10
     8ce:	a6 94       	lsr	r10
     8d0:	a6 94       	lsr	r10
     8d2:	b1 2c       	mov	r11, r1
     8d4:	95 01       	movw	r18, r10
     8d6:	2e 5f       	subi	r18, 0xFE	; 254
     8d8:	3f 4f       	sbci	r19, 0xFF	; 255
     8da:	02 17       	cp	r16, r18
     8dc:	13 07       	cpc	r17, r19
     8de:	0c f4       	brge	.+2      	; 0x8e2 <__stack+0x83>
     8e0:	71 cf       	rjmp	.-286    	; 0x7c4 <glcdPutc+0xe8>
     8e2:	13 c0       	rjmp	.+38     	; 0x90a <__stack+0xab>
void glcdPutc(char c, uint8_t y, uint8_t x)
{	
	uint16_t	index = 0;	
	uint8_t		page = 0;
	
	font = calcFontStart( c , font , font.fontPtr );	
     8e4:	8a e5       	ldi	r24, 0x5A	; 90
     8e6:	94 e0       	ldi	r25, 0x04	; 4
     8e8:	fc 01       	movw	r30, r24
     8ea:	b1 83       	std	Z+1, r27	; 0x01
     8ec:	a0 83       	st	Z, r26
     8ee:	52 83       	std	Z+2, r21	; 0x02
	/*
	*	Ist wichtig für den Abstand der Zeichen!
	*/
	if (font.fontPtr[7] == FONT_IS_FIXED)
	{
		font.width = font.fontPtr[2];
     8f0:	fe 01       	movw	r30, r28
     8f2:	32 96       	adiw	r30, 0x02	; 2
     8f4:	24 91       	lpm	r18, Z
     8f6:	dc 01       	movw	r26, r24
     8f8:	12 96       	adiw	r26, 0x02	; 2
     8fa:	2c 93       	st	X, r18
     8fc:	48 cf       	rjmp	.-368    	; 0x78e <glcdPutc+0xb2>
void glcdPutc(char c, uint8_t y, uint8_t x)
{	
	uint16_t	index = 0;	
	uint8_t		page = 0;
	
	font = calcFontStart( c , font , font.fontPtr );	
     8fe:	ea e5       	ldi	r30, 0x5A	; 90
     900:	f4 e0       	ldi	r31, 0x04	; 4
     902:	b1 83       	std	Z+1, r27	; 0x01
     904:	a0 83       	st	Z, r26
     906:	52 83       	std	Z+2, r21	; 0x02
     908:	42 cf       	rjmp	.-380    	; 0x78e <glcdPutc+0xb2>
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
		}
		glcdSetPageColumn(( y / 8 ) - page,x);
	}
||||||| .r50
	uint8_t ret = 0;
     830:	8d 2d       	mov	r24, r13
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
	{
		ret >>= 1;
		ret |= byte & 0x80;
     832:	32 2f       	mov	r19, r18
     834:	30 78       	andi	r19, 0x80	; 128
     836:	86 95       	lsr	r24
     838:	83 2b       	or	r24, r19
		byte <<= 1;
     83a:	22 0f       	add	r18, r18
     83c:	91 50       	subi	r25, 0x01	; 1
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
     83e:	c9 f7       	brne	.-14     	; 0x832 <glcdPutc+0x154>
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
			{
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
     840:	fa 01       	movw	r30, r20
     842:	33 96       	adiw	r30, 0x03	; 3
     844:	94 91       	lpm	r25, Z
     846:	9e 01       	movw	r18, r28
     848:	29 1b       	sub	r18, r25
     84a:	31 09       	sbc	r19, r1
     84c:	01 c0       	rjmp	.+2      	; 0x850 <glcdPutc+0x172>
     84e:	88 0f       	add	r24, r24
     850:	2a 95       	dec	r18
     852:	ea f7       	brpl	.-6      	; 0x84e <glcdPutc+0x170>
     854:	0e 94 fe 02 	call	0x5fc	; 0x5fc <glcdSendData>
		*	Bei Fonts die höher als 8 Pixel sind, müssen die letzten Zeilen dementprechend behandelt werden.
		*	Es entsteht eine Lücke, weil das Font nicht kompatibel zu einem senkrecht zeichnenden Display ist
		*/
		if ( ( page == ( ( ( font.fontPtr[3] / 8 ) + 2 ) - 1 ) ) && font.fontPtr[3] > 8 )
		{
			for ( ; index < ( font.width * page ) ; index++)
     858:	bf ef       	ldi	r27, 0xFF	; 255
     85a:	eb 1a       	sub	r14, r27
     85c:	fb 0a       	sbc	r15, r27
     85e:	f8 01       	movw	r30, r16
     860:	22 81       	ldd	r18, Z+2	; 0x02
     862:	2a 9d       	mul	r18, r10
     864:	c0 01       	movw	r24, r0
     866:	2b 9d       	mul	r18, r11
     868:	90 0d       	add	r25, r0
     86a:	11 24       	eor	r1, r1
     86c:	e8 16       	cp	r14, r24
     86e:	f9 06       	cpc	r15, r25
     870:	90 f2       	brcs	.-92     	; 0x816 <glcdPutc+0x138>
     872:	4c c0       	rjmp	.+152    	; 0x90c <__stack+0xad>
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
     874:	eb 81       	ldd	r30, Y+3	; 0x03
     876:	fc 81       	ldd	r31, Y+4	; 0x04
     878:	88 81       	ld	r24, Y
     87a:	99 81       	ldd	r25, Y+1	; 0x01
     87c:	e8 0f       	add	r30, r24
     87e:	f9 1f       	adc	r31, r25
     880:	ee 0d       	add	r30, r14
     882:	ff 1d       	adc	r31, r15
     884:	24 91       	lpm	r18, Z
     886:	98 e0       	ldi	r25, 0x08	; 8
font_t font;

/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
     888:	8d 2d       	mov	r24, r13
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
	{
		ret >>= 1;
		ret |= byte & 0x80;
     88a:	32 2f       	mov	r19, r18
     88c:	30 78       	andi	r19, 0x80	; 128
     88e:	86 95       	lsr	r24
     890:	83 2b       	or	r24, r19
		byte <<= 1;
     892:	22 0f       	add	r18, r18
     894:	91 50       	subi	r25, 0x01	; 1
/* ONLY FOR INTERNAL OPERATIONAL */
static inline uint8_t swapBits(uint8_t byte)
{
	uint8_t ret = 0;
	
	for ( uint8_t i = 0 ; i < 8 ; i++ )
     896:	c9 f7       	brne	.-14     	; 0x88a <__stack+0x2b>
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
     898:	0e 94 fe 02 	call	0x5fc	; 0x5fc <glcdSendData>
				glcdSendData(swapBits(font.fontPtr[font.indexNum+index])<<((page * 8) - font.fontPtr[3]));
			}
			break;
		}
		
		for ( ; index < ( font.width * page ) ; index++ )
     89c:	ff ef       	ldi	r31, 0xFF	; 255
     89e:	ef 1a       	sub	r14, r31
     8a0:	ff 0a       	sbc	r15, r31
     8a2:	2a 81       	ldd	r18, Y+2	; 0x02
     8a4:	20 9f       	mul	r18, r16
     8a6:	c0 01       	movw	r24, r0
     8a8:	21 9f       	mul	r18, r17
     8aa:	90 0d       	add	r25, r0
     8ac:	11 24       	eor	r1, r1
     8ae:	e8 16       	cp	r14, r24
     8b0:	f9 06       	cpc	r15, r25
     8b2:	00 f3       	brcs	.-64     	; 0x874 <__stack+0x15>
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
		}
		glcdSetPageColumn(( y / 8 ) - page,x);
     8b4:	68 2d       	mov	r22, r8
     8b6:	89 2d       	mov	r24, r9
     8b8:	8c 19       	sub	r24, r12
     8ba:	0e 94 1c 03 	call	0x638	; 0x638 <glcdSetPageColumn>
	{
		font.width = font.fontPtr[2];
	}
	
	glcdSetPageColumn((y/8),x);
	for ( page = 0 ; page < ((font.fontPtr[3] / 8 ) + 2 ) ; page++ ) // Berechne die Anzahl der benötigten Reihen
     8be:	c3 94       	inc	r12
     8c0:	0c 2d       	mov	r16, r12
     8c2:	10 e0       	ldi	r17, 0x00	; 0
     8c4:	eb 81       	ldd	r30, Y+3	; 0x03
     8c6:	fc 81       	ldd	r31, Y+4	; 0x04
     8c8:	33 96       	adiw	r30, 0x03	; 3
     8ca:	84 91       	lpm	r24, Z
     8cc:	a8 2e       	mov	r10, r24
     8ce:	a6 94       	lsr	r10
     8d0:	a6 94       	lsr	r10
     8d2:	a6 94       	lsr	r10
     8d4:	b1 2c       	mov	r11, r1
     8d6:	95 01       	movw	r18, r10
     8d8:	2e 5f       	subi	r18, 0xFE	; 254
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	02 17       	cp	r16, r18
     8de:	13 07       	cpc	r17, r19
     8e0:	0c f4       	brge	.+2      	; 0x8e4 <__stack+0x85>
     8e2:	71 cf       	rjmp	.-286    	; 0x7c6 <glcdPutc+0xe8>
     8e4:	13 c0       	rjmp	.+38     	; 0x90c <__stack+0xad>
void glcdPutc(char c, uint8_t y, uint8_t x)
{	
	uint16_t	index = 0;	
	uint8_t		page = 0;
	
	font = calcFontStart( c , font , font.fontPtr );	
     8e6:	8a e5       	ldi	r24, 0x5A	; 90
     8e8:	94 e0       	ldi	r25, 0x04	; 4
     8ea:	fc 01       	movw	r30, r24
     8ec:	b1 83       	std	Z+1, r27	; 0x01
     8ee:	a0 83       	st	Z, r26
     8f0:	52 83       	std	Z+2, r21	; 0x02
	/*
	*	Ist wichtig für den Abstand der Zeichen!
	*/
	if (font.fontPtr[7] == FONT_IS_FIXED)
	{
		font.width = font.fontPtr[2];
     8f2:	fe 01       	movw	r30, r28
     8f4:	32 96       	adiw	r30, 0x02	; 2
     8f6:	24 91       	lpm	r18, Z
     8f8:	dc 01       	movw	r26, r24
     8fa:	12 96       	adiw	r26, 0x02	; 2
     8fc:	2c 93       	st	X, r18
     8fe:	48 cf       	rjmp	.-368    	; 0x790 <glcdPutc+0xb2>
void glcdPutc(char c, uint8_t y, uint8_t x)
{	
	uint16_t	index = 0;	
	uint8_t		page = 0;
	
	font = calcFontStart( c , font , font.fontPtr );	
     900:	ea e5       	ldi	r30, 0x5A	; 90
     902:	f4 e0       	ldi	r31, 0x04	; 4
     904:	b1 83       	std	Z+1, r27	; 0x01
     906:	a0 83       	st	Z, r26
     908:	52 83       	std	Z+2, r21	; 0x02
     90a:	42 cf       	rjmp	.-380    	; 0x790 <glcdPutc+0xb2>
		{	
			glcdSendData(swapBits(font.fontPtr[font.indexNum+index]));
		}
		glcdSetPageColumn(( y / 8 ) - page,x);
	}
=======
	glcdSendBuffer(buff);
>>>>>>> .r51
}
<<<<<<< .mine
     90a:	df 91       	pop	r29
     90c:	cf 91       	pop	r28
     90e:	1f 91       	pop	r17
     910:	0f 91       	pop	r16
     912:	ff 90       	pop	r15
     914:	ef 90       	pop	r14
     916:	df 90       	pop	r13
     918:	cf 90       	pop	r12
     91a:	bf 90       	pop	r11
     91c:	af 90       	pop	r10
     91e:	9f 90       	pop	r9
     920:	8f 90       	pop	r8
     922:	08 95       	ret
||||||| .r50
     90c:	df 91       	pop	r29
     90e:	cf 91       	pop	r28
     910:	1f 91       	pop	r17
     912:	0f 91       	pop	r16
     914:	ff 90       	pop	r15
     916:	ef 90       	pop	r14
     918:	df 90       	pop	r13
     91a:	cf 90       	pop	r12
     91c:	bf 90       	pop	r11
     91e:	af 90       	pop	r10
     920:	9f 90       	pop	r9
     922:	8f 90       	pop	r8
     924:	08 95       	ret
=======
     78a:	e0 91 b1 04 	lds	r30, 0x04B1	; 0x8004b1 <font+0x3>
     78e:	f0 91 b2 04 	lds	r31, 0x04B2	; 0x8004b2 <font+0x4>
     792:	32 96       	adiw	r30, 0x02	; 2
     794:	94 91       	lpm	r25, Z
     796:	89 9f       	mul	r24, r25
     798:	80 2d       	mov	r24, r0
     79a:	11 24       	eor	r1, r1
     79c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000924 <glcdPuts>:
||||||| .r50
00000926 <glcdPuts>:
=======
0000079e <glcdSendData>:
     79e:	df 98       	cbi	0x1b, 7	; 27
     7a0:	dd 9a       	sbi	0x1b, 5	; 27
     7a2:	98 e0       	ldi	r25, 0x08	; 8
     7a4:	dc 98       	cbi	0x1b, 4	; 27
     7a6:	88 23       	and	r24, r24
     7a8:	14 f4       	brge	.+4      	; 0x7ae <glcdSendData+0x10>
     7aa:	db 9a       	sbi	0x1b, 3	; 27
     7ac:	01 c0       	rjmp	.+2      	; 0x7b0 <glcdSendData+0x12>
     7ae:	db 98       	cbi	0x1b, 3	; 27
     7b0:	88 0f       	add	r24, r24
     7b2:	dc 9a       	sbi	0x1b, 4	; 27
     7b4:	91 50       	subi	r25, 0x01	; 1
     7b6:	b1 f7       	brne	.-20     	; 0x7a4 <glcdSendData+0x6>
     7b8:	df 9a       	sbi	0x1b, 7	; 27
     7ba:	08 95       	ret
>>>>>>> .r51

000007bc <glcdSendCmd>:
     7bc:	df 98       	cbi	0x1b, 7	; 27
     7be:	dd 98       	cbi	0x1b, 5	; 27
     7c0:	98 e0       	ldi	r25, 0x08	; 8
     7c2:	dc 98       	cbi	0x1b, 4	; 27
     7c4:	88 23       	and	r24, r24
     7c6:	14 f4       	brge	.+4      	; 0x7cc <glcdSendCmd+0x10>
     7c8:	db 9a       	sbi	0x1b, 3	; 27
     7ca:	01 c0       	rjmp	.+2      	; 0x7ce <glcdSendCmd+0x12>
     7cc:	db 98       	cbi	0x1b, 3	; 27
     7ce:	88 0f       	add	r24, r24
     7d0:	dc 9a       	sbi	0x1b, 4	; 27
     7d2:	91 50       	subi	r25, 0x01	; 1
     7d4:	b1 f7       	brne	.-20     	; 0x7c2 <glcdSendCmd+0x6>
     7d6:	df 9a       	sbi	0x1b, 7	; 27
     7d8:	08 95       	ret

000007da <glcdSetPageColumn>:
     7da:	cf 93       	push	r28
     7dc:	c6 2f       	mov	r28, r22
     7de:	8f 70       	andi	r24, 0x0F	; 15
     7e0:	80 6b       	ori	r24, 0xB0	; 176
     7e2:	0e 94 de 03 	call	0x7bc	; 0x7bc <glcdSendCmd>
     7e6:	8c 2f       	mov	r24, r28
     7e8:	82 95       	swap	r24
     7ea:	8f 70       	andi	r24, 0x0F	; 15
     7ec:	80 61       	ori	r24, 0x10	; 16
     7ee:	0e 94 de 03 	call	0x7bc	; 0x7bc <glcdSendCmd>
     7f2:	8c 2f       	mov	r24, r28
     7f4:	8f 70       	andi	r24, 0x0F	; 15
     7f6:	0e 94 de 03 	call	0x7bc	; 0x7bc <glcdSendCmd>
     7fa:	cf 91       	pop	r28
     7fc:	08 95       	ret

000007fe <glcdClear>:
     7fe:	cf 93       	push	r28
     800:	df 93       	push	r29
     802:	d0 e0       	ldi	r29, 0x00	; 0
     804:	60 e0       	ldi	r22, 0x00	; 0
     806:	8d 2f       	mov	r24, r29
     808:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
     80c:	c0 e0       	ldi	r28, 0x00	; 0
     80e:	80 e0       	ldi	r24, 0x00	; 0
     810:	0e 94 cf 03 	call	0x79e	; 0x79e <glcdSendData>
     814:	cf 5f       	subi	r28, 0xFF	; 255
     816:	c0 38       	cpi	r28, 0x80	; 128
     818:	d1 f7       	brne	.-12     	; 0x80e <glcdClear+0x10>
     81a:	df 5f       	subi	r29, 0xFF	; 255
     81c:	d8 30       	cpi	r29, 0x08	; 8
     81e:	91 f7       	brne	.-28     	; 0x804 <glcdClear+0x6>
     820:	df 91       	pop	r29
     822:	cf 91       	pop	r28
     824:	08 95       	ret

00000826 <glcdInit>:
     826:	1f 93       	push	r17
     828:	cf 93       	push	r28
     82a:	df 93       	push	r29
     82c:	18 2f       	mov	r17, r24
     82e:	d5 9a       	sbi	0x1a, 5	; 26
     830:	d7 9a       	sbi	0x1a, 7	; 26
     832:	d4 9a       	sbi	0x1a, 4	; 26
     834:	d3 9a       	sbi	0x1a, 3	; 26
     836:	d6 9a       	sbi	0x1a, 6	; 26
     838:	df 98       	cbi	0x1b, 7	; 27
     83a:	de 98       	cbi	0x1b, 6	; 27
     83c:	de 9a       	sbi	0x1b, 6	; 27
     83e:	d1 e0       	ldi	r29, 0x01	; 1
     840:	c0 e0       	ldi	r28, 0x00	; 0
     842:	02 c0       	rjmp	.+4      	; 0x848 <glcdInit+0x22>
     844:	cf 5f       	subi	r28, 0xFF	; 255
     846:	df 5f       	subi	r29, 0xFF	; 255
     848:	ca 30       	cpi	r28, 0x0A	; 10
     84a:	31 f4       	brne	.+12     	; 0x858 <glcdInit+0x32>
     84c:	11 23       	and	r17, r17
     84e:	21 f0       	breq	.+8      	; 0x858 <glcdInit+0x32>
     850:	81 2f       	mov	r24, r17
     852:	0e 94 de 03 	call	0x7bc	; 0x7bc <glcdSendCmd>
     856:	f6 cf       	rjmp	.-20     	; 0x844 <glcdInit+0x1e>
     858:	ec 2f       	mov	r30, r28
     85a:	f0 e0       	ldi	r31, 0x00	; 0
     85c:	ea 53       	subi	r30, 0x3A	; 58
     85e:	ff 4f       	sbci	r31, 0xFF	; 255
     860:	80 81       	ld	r24, Z
     862:	0e 94 de 03 	call	0x7bc	; 0x7bc <glcdSendCmd>
     866:	de 30       	cpi	r29, 0x0E	; 14
     868:	68 f3       	brcs	.-38     	; 0x844 <glcdInit+0x1e>
     86a:	0e 94 ff 03 	call	0x7fe	; 0x7fe <glcdClear>
     86e:	df 91       	pop	r29
     870:	cf 91       	pop	r28
     872:	1f 91       	pop	r17
     874:	08 95       	ret

00000876 <glcdSetFont>:
     876:	90 93 b2 04 	sts	0x04B2, r25	; 0x8004b2 <font+0x4>
     87a:	80 93 b1 04 	sts	0x04B1, r24	; 0x8004b1 <font+0x3>
     87e:	08 95       	ret

00000880 <glcdPutc>:
     880:	8f 92       	push	r8
     882:	9f 92       	push	r9
     884:	af 92       	push	r10
     886:	bf 92       	push	r11
     888:	cf 92       	push	r12
     88a:	df 92       	push	r13
     88c:	ef 92       	push	r14
     88e:	ff 92       	push	r15
     890:	0f 93       	push	r16
     892:	1f 93       	push	r17
     894:	cf 93       	push	r28
     896:	df 93       	push	r29
     898:	84 2e       	mov	r8, r20
     89a:	c0 91 b1 04 	lds	r28, 0x04B1	; 0x8004b1 <font+0x3>
     89e:	d0 91 b2 04 	lds	r29, 0x04B2	; 0x8004b2 <font+0x4>
     8a2:	28 2f       	mov	r18, r24
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	fe 01       	movw	r30, r28
     8a8:	34 96       	adiw	r30, 0x04	; 4
     8aa:	84 91       	lpm	r24, Z
     8ac:	28 1b       	sub	r18, r24
     8ae:	31 09       	sbc	r19, r1
     8b0:	fe 01       	movw	r30, r28
     8b2:	e2 0f       	add	r30, r18
     8b4:	f3 1f       	adc	r31, r19
     8b6:	38 96       	adiw	r30, 0x08	; 8
     8b8:	54 91       	lpm	r21, Z
     8ba:	fe 01       	movw	r30, r28
     8bc:	36 96       	adiw	r30, 0x06	; 6
     8be:	a4 91       	lpm	r26, Z
     8c0:	b0 e0       	ldi	r27, 0x00	; 0
     8c2:	31 96       	adiw	r30, 0x01	; 1
     8c4:	84 91       	lpm	r24, Z
     8c6:	81 30       	cpi	r24, 0x01	; 1
     8c8:	e1 f4       	brne	.+56     	; 0x902 <glcdPutc+0x82>
     8ca:	21 50       	subi	r18, 0x01	; 1
     8cc:	31 09       	sbc	r19, r1
     8ce:	0a f4       	brpl	.+2      	; 0x8d2 <glcdPutc+0x52>
     8d0:	db c0       	rjmp	.+438    	; 0xa88 <glcdPutc+0x208>
     8d2:	34 97       	sbiw	r30, 0x04	; 4
     8d4:	84 91       	lpm	r24, Z
     8d6:	86 95       	lsr	r24
     8d8:	86 95       	lsr	r24
     8da:	86 95       	lsr	r24
     8dc:	90 e0       	ldi	r25, 0x00	; 0
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	31 97       	sbiw	r30, 0x01	; 1
     8e2:	44 91       	lpm	r20, Z
     8e4:	48 9f       	mul	r20, r24
     8e6:	f0 01       	movw	r30, r0
     8e8:	49 9f       	mul	r20, r25
     8ea:	f0 0d       	add	r31, r0
     8ec:	11 24       	eor	r1, r1
     8ee:	80 e0       	ldi	r24, 0x00	; 0
     8f0:	ae 0f       	add	r26, r30
     8f2:	bf 1f       	adc	r27, r31
     8f4:	8f 5f       	subi	r24, 0xFF	; 255
     8f6:	08 2f       	mov	r16, r24
     8f8:	10 e0       	ldi	r17, 0x00	; 0
     8fa:	20 17       	cp	r18, r16
     8fc:	31 07       	cpc	r19, r17
     8fe:	c4 f7       	brge	.-16     	; 0x8f0 <glcdPutc+0x70>
     900:	c3 c0       	rjmp	.+390    	; 0xa88 <glcdPutc+0x208>
     902:	81 11       	cpse	r24, r1
     904:	ce c0       	rjmp	.+412    	; 0xaa2 <glcdPutc+0x222>
     906:	21 50       	subi	r18, 0x01	; 1
     908:	31 09       	sbc	r19, r1
     90a:	0a f4       	brpl	.+2      	; 0x90e <glcdPutc+0x8e>
     90c:	ca c0       	rjmp	.+404    	; 0xaa2 <glcdPutc+0x222>
     90e:	40 e0       	ldi	r20, 0x00	; 0
     910:	fe 01       	movw	r30, r28
     912:	e4 0f       	add	r30, r20
     914:	f1 1d       	adc	r31, r1
     916:	38 96       	adiw	r30, 0x08	; 8
     918:	84 91       	lpm	r24, Z
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	88 0f       	add	r24, r24
     91e:	99 1f       	adc	r25, r25
     920:	a8 0f       	add	r26, r24
     922:	b9 1f       	adc	r27, r25
     924:	4f 5f       	subi	r20, 0xFF	; 255
     926:	84 2f       	mov	r24, r20
     928:	90 e0       	ldi	r25, 0x00	; 0
     92a:	28 17       	cp	r18, r24
     92c:	39 07       	cpc	r19, r25
     92e:	84 f7       	brge	.-32     	; 0x910 <glcdPutc+0x90>
     930:	b8 c0       	rjmp	.+368    	; 0xaa2 <glcdPutc+0x222>
     932:	96 2e       	mov	r9, r22
     934:	96 94       	lsr	r9
     936:	96 94       	lsr	r9
     938:	96 94       	lsr	r9
     93a:	68 2d       	mov	r22, r8
     93c:	89 2d       	mov	r24, r9
     93e:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
     942:	e0 91 b1 04 	lds	r30, 0x04B1	; 0x8004b1 <font+0x3>
     946:	f0 91 b2 04 	lds	r31, 0x04B2	; 0x8004b2 <font+0x4>
     94a:	33 96       	adiw	r30, 0x03	; 3
     94c:	84 91       	lpm	r24, Z
     94e:	a8 2e       	mov	r10, r24
     950:	a6 94       	lsr	r10
     952:	a6 94       	lsr	r10
     954:	a6 94       	lsr	r10
     956:	b1 2c       	mov	r11, r1
     958:	00 e0       	ldi	r16, 0x00	; 0
     95a:	10 e0       	ldi	r17, 0x00	; 0
     95c:	c1 2c       	mov	r12, r1
     95e:	e1 2c       	mov	r14, r1
     960:	f1 2c       	mov	r15, r1
     962:	ce ea       	ldi	r28, 0xAE	; 174
     964:	d4 e0       	ldi	r29, 0x04	; 4
     966:	d1 2c       	mov	r13, r1
     968:	9f ef       	ldi	r25, 0xFF	; 255
     96a:	a9 1a       	sub	r10, r25
     96c:	b9 0a       	sbc	r11, r25
     96e:	a0 16       	cp	r10, r16
     970:	b1 06       	cpc	r11, r17
     972:	59 f0       	breq	.+22     	; 0x98a <glcdPutc+0x10a>
     974:	2a 81       	ldd	r18, Y+2	; 0x02
     976:	20 9f       	mul	r18, r16
     978:	c0 01       	movw	r24, r0
     97a:	21 9f       	mul	r18, r17
     97c:	90 0d       	add	r25, r0
     97e:	11 24       	eor	r1, r1
     980:	e8 16       	cp	r14, r24
     982:	f9 06       	cpc	r15, r25
     984:	08 f4       	brcc	.+2      	; 0x988 <glcdPutc+0x108>
     986:	47 c0       	rjmp	.+142    	; 0xa16 <glcdPutc+0x196>
     988:	66 c0       	rjmp	.+204    	; 0xa56 <glcdPutc+0x1d6>
     98a:	89 30       	cpi	r24, 0x09	; 9
     98c:	98 f3       	brcs	.-26     	; 0x974 <glcdPutc+0xf4>
     98e:	20 91 b0 04 	lds	r18, 0x04B0	; 0x8004b0 <font+0x2>
     992:	2a 9d       	mul	r18, r10
     994:	c0 01       	movw	r24, r0
     996:	2b 9d       	mul	r18, r11
     998:	90 0d       	add	r25, r0
     99a:	11 24       	eor	r1, r1
     99c:	e8 16       	cp	r14, r24
     99e:	f9 06       	cpc	r15, r25
     9a0:	08 f0       	brcs	.+2      	; 0x9a4 <glcdPutc+0x124>
     9a2:	85 c0       	rjmp	.+266    	; 0xaae <glcdPutc+0x22e>
     9a4:	e5 01       	movw	r28, r10
     9a6:	cc 0f       	add	r28, r28
     9a8:	dd 1f       	adc	r29, r29
     9aa:	cc 0f       	add	r28, r28
     9ac:	dd 1f       	adc	r29, r29
     9ae:	cc 0f       	add	r28, r28
     9b0:	dd 1f       	adc	r29, r29
     9b2:	0e ea       	ldi	r16, 0xAE	; 174
     9b4:	14 e0       	ldi	r17, 0x04	; 4
     9b6:	d1 2c       	mov	r13, r1
     9b8:	d8 01       	movw	r26, r16
     9ba:	13 96       	adiw	r26, 0x03	; 3
     9bc:	4d 91       	ld	r20, X+
     9be:	5c 91       	ld	r21, X
     9c0:	14 97       	sbiw	r26, 0x04	; 4
     9c2:	ed 91       	ld	r30, X+
     9c4:	fc 91       	ld	r31, X
     9c6:	e4 0f       	add	r30, r20
     9c8:	f5 1f       	adc	r31, r21
     9ca:	ee 0d       	add	r30, r14
     9cc:	ff 1d       	adc	r31, r15
     9ce:	24 91       	lpm	r18, Z
     9d0:	98 e0       	ldi	r25, 0x08	; 8
     9d2:	8d 2d       	mov	r24, r13
     9d4:	32 2f       	mov	r19, r18
     9d6:	30 78       	andi	r19, 0x80	; 128
     9d8:	86 95       	lsr	r24
     9da:	83 2b       	or	r24, r19
     9dc:	22 0f       	add	r18, r18
     9de:	91 50       	subi	r25, 0x01	; 1
     9e0:	c9 f7       	brne	.-14     	; 0x9d4 <glcdPutc+0x154>
     9e2:	fa 01       	movw	r30, r20
     9e4:	33 96       	adiw	r30, 0x03	; 3
     9e6:	94 91       	lpm	r25, Z
     9e8:	9e 01       	movw	r18, r28
     9ea:	29 1b       	sub	r18, r25
     9ec:	31 09       	sbc	r19, r1
     9ee:	01 c0       	rjmp	.+2      	; 0x9f2 <glcdPutc+0x172>
     9f0:	88 0f       	add	r24, r24
     9f2:	2a 95       	dec	r18
     9f4:	ea f7       	brpl	.-6      	; 0x9f0 <glcdPutc+0x170>
     9f6:	0e 94 cf 03 	call	0x79e	; 0x79e <glcdSendData>
     9fa:	bf ef       	ldi	r27, 0xFF	; 255
     9fc:	eb 1a       	sub	r14, r27
     9fe:	fb 0a       	sbc	r15, r27
     a00:	f8 01       	movw	r30, r16
     a02:	22 81       	ldd	r18, Z+2	; 0x02
     a04:	2a 9d       	mul	r18, r10
     a06:	c0 01       	movw	r24, r0
     a08:	2b 9d       	mul	r18, r11
     a0a:	90 0d       	add	r25, r0
     a0c:	11 24       	eor	r1, r1
     a0e:	e8 16       	cp	r14, r24
     a10:	f9 06       	cpc	r15, r25
     a12:	90 f2       	brcs	.-92     	; 0x9b8 <glcdPutc+0x138>
     a14:	4c c0       	rjmp	.+152    	; 0xaae <glcdPutc+0x22e>
     a16:	eb 81       	ldd	r30, Y+3	; 0x03
     a18:	fc 81       	ldd	r31, Y+4	; 0x04
     a1a:	88 81       	ld	r24, Y
     a1c:	99 81       	ldd	r25, Y+1	; 0x01
     a1e:	e8 0f       	add	r30, r24
     a20:	f9 1f       	adc	r31, r25
     a22:	ee 0d       	add	r30, r14
     a24:	ff 1d       	adc	r31, r15
     a26:	24 91       	lpm	r18, Z
     a28:	98 e0       	ldi	r25, 0x08	; 8
     a2a:	8d 2d       	mov	r24, r13
     a2c:	32 2f       	mov	r19, r18
     a2e:	30 78       	andi	r19, 0x80	; 128
     a30:	86 95       	lsr	r24
     a32:	83 2b       	or	r24, r19
     a34:	22 0f       	add	r18, r18
     a36:	91 50       	subi	r25, 0x01	; 1
     a38:	c9 f7       	brne	.-14     	; 0xa2c <glcdPutc+0x1ac>
     a3a:	0e 94 cf 03 	call	0x79e	; 0x79e <glcdSendData>
     a3e:	ff ef       	ldi	r31, 0xFF	; 255
     a40:	ef 1a       	sub	r14, r31
     a42:	ff 0a       	sbc	r15, r31
     a44:	2a 81       	ldd	r18, Y+2	; 0x02
     a46:	20 9f       	mul	r18, r16
     a48:	c0 01       	movw	r24, r0
     a4a:	21 9f       	mul	r18, r17
     a4c:	90 0d       	add	r25, r0
     a4e:	11 24       	eor	r1, r1
     a50:	e8 16       	cp	r14, r24
     a52:	f9 06       	cpc	r15, r25
     a54:	00 f3       	brcs	.-64     	; 0xa16 <glcdPutc+0x196>
     a56:	68 2d       	mov	r22, r8
     a58:	89 2d       	mov	r24, r9
     a5a:	8c 19       	sub	r24, r12
     a5c:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
     a60:	c3 94       	inc	r12
     a62:	0c 2d       	mov	r16, r12
     a64:	10 e0       	ldi	r17, 0x00	; 0
     a66:	eb 81       	ldd	r30, Y+3	; 0x03
     a68:	fc 81       	ldd	r31, Y+4	; 0x04
     a6a:	33 96       	adiw	r30, 0x03	; 3
     a6c:	84 91       	lpm	r24, Z
     a6e:	a8 2e       	mov	r10, r24
     a70:	a6 94       	lsr	r10
     a72:	a6 94       	lsr	r10
     a74:	a6 94       	lsr	r10
     a76:	b1 2c       	mov	r11, r1
     a78:	95 01       	movw	r18, r10
     a7a:	2e 5f       	subi	r18, 0xFE	; 254
     a7c:	3f 4f       	sbci	r19, 0xFF	; 255
     a7e:	02 17       	cp	r16, r18
     a80:	13 07       	cpc	r17, r19
     a82:	0c f4       	brge	.+2      	; 0xa86 <glcdPutc+0x206>
     a84:	71 cf       	rjmp	.-286    	; 0x968 <glcdPutc+0xe8>
     a86:	13 c0       	rjmp	.+38     	; 0xaae <glcdPutc+0x22e>
     a88:	8e ea       	ldi	r24, 0xAE	; 174
     a8a:	94 e0       	ldi	r25, 0x04	; 4
     a8c:	fc 01       	movw	r30, r24
     a8e:	b1 83       	std	Z+1, r27	; 0x01
     a90:	a0 83       	st	Z, r26
     a92:	52 83       	std	Z+2, r21	; 0x02
     a94:	fe 01       	movw	r30, r28
     a96:	32 96       	adiw	r30, 0x02	; 2
     a98:	24 91       	lpm	r18, Z
     a9a:	dc 01       	movw	r26, r24
     a9c:	12 96       	adiw	r26, 0x02	; 2
     a9e:	2c 93       	st	X, r18
     aa0:	48 cf       	rjmp	.-368    	; 0x932 <glcdPutc+0xb2>
     aa2:	ee ea       	ldi	r30, 0xAE	; 174
     aa4:	f4 e0       	ldi	r31, 0x04	; 4
     aa6:	b1 83       	std	Z+1, r27	; 0x01
     aa8:	a0 83       	st	Z, r26
     aaa:	52 83       	std	Z+2, r21	; 0x02
     aac:	42 cf       	rjmp	.-380    	; 0x932 <glcdPutc+0xb2>
     aae:	df 91       	pop	r29
     ab0:	cf 91       	pop	r28
     ab2:	1f 91       	pop	r17
     ab4:	0f 91       	pop	r16
     ab6:	ff 90       	pop	r15
     ab8:	ef 90       	pop	r14
     aba:	df 90       	pop	r13
     abc:	cf 90       	pop	r12
     abe:	bf 90       	pop	r11
     ac0:	af 90       	pop	r10
     ac2:	9f 90       	pop	r9
     ac4:	8f 90       	pop	r8
     ac6:	08 95       	ret

00000ac8 <glcdPuts>:
     ac8:	cf 92       	push	r12
     aca:	df 92       	push	r13
     acc:	ef 92       	push	r14
     ace:	ff 92       	push	r15
     ad0:	0f 93       	push	r16
     ad2:	1f 93       	push	r17
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
     ad8:	fc 01       	movw	r30, r24
     ada:	80 81       	ld	r24, Z
     adc:	88 23       	and	r24, r24
     ade:	f1 f0       	breq	.+60     	; 0xb1c <glcdPuts+0x54>
     ae0:	c4 2e       	mov	r12, r20
     ae2:	d6 2e       	mov	r13, r22
     ae4:	8f 01       	movw	r16, r30
     ae6:	0f 5f       	subi	r16, 0xFF	; 255
     ae8:	1f 4f       	sbci	r17, 0xFF	; 255
     aea:	c0 e0       	ldi	r28, 0x00	; 0
     aec:	d0 e0       	ldi	r29, 0x00	; 0
     aee:	0f 2e       	mov	r0, r31
     af0:	fe ea       	ldi	r31, 0xAE	; 174
     af2:	ef 2e       	mov	r14, r31
     af4:	f4 e0       	ldi	r31, 0x04	; 4
     af6:	ff 2e       	mov	r15, r31
     af8:	f0 2d       	mov	r31, r0
     afa:	4c 2f       	mov	r20, r28
     afc:	4c 0d       	add	r20, r12
     afe:	6d 2d       	mov	r22, r13
     b00:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
     b04:	f7 01       	movw	r30, r14
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	30 e0       	ldi	r19, 0x00	; 0
     b0a:	2f 5f       	subi	r18, 0xFF	; 255
     b0c:	3f 4f       	sbci	r19, 0xFF	; 255
     b0e:	c2 0f       	add	r28, r18
     b10:	d3 1f       	adc	r29, r19
     b12:	f8 01       	movw	r30, r16
     b14:	81 91       	ld	r24, Z+
     b16:	8f 01       	movw	r16, r30
     b18:	81 11       	cpse	r24, r1
     b1a:	ef cf       	rjmp	.-34     	; 0xafa <glcdPuts+0x32>
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	1f 91       	pop	r17
     b22:	0f 91       	pop	r16
     b24:	ff 90       	pop	r15
     b26:	ef 90       	pop	r14
     b28:	df 90       	pop	r13
     b2a:	cf 90       	pop	r12
     b2c:	08 95       	ret

00000b2e <glcdSetPixel>:
     b2e:	cf 93       	push	r28
     b30:	c8 2f       	mov	r28, r24
     b32:	86 95       	lsr	r24
     b34:	86 95       	lsr	r24
     b36:	86 95       	lsr	r24
     b38:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
     b3c:	c7 70       	andi	r28, 0x07	; 7
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	01 c0       	rjmp	.+2      	; 0xb44 <glcdSetPixel+0x16>
     b42:	88 0f       	add	r24, r24
     b44:	ca 95       	dec	r28
     b46:	ea f7       	brpl	.-6      	; 0xb42 <glcdSetPixel+0x14>
     b48:	0e 94 cf 03 	call	0x79e	; 0x79e <glcdSendData>
     b4c:	cf 91       	pop	r28
     b4e:	08 95       	ret

00000b50 <glcdDrawLine>:

void glcdDrawLine(uint8_t y, uint8_t x, uint8_t leng)
{
<<<<<<< .mine
     924:	cf 92       	push	r12
     926:	df 92       	push	r13
     928:	ef 92       	push	r14
     92a:	ff 92       	push	r15
     92c:	0f 93       	push	r16
     92e:	1f 93       	push	r17
     930:	cf 93       	push	r28
     932:	df 93       	push	r29
     934:	fc 01       	movw	r30, r24
	uint16_t space = 0;
	while (*str)
     936:	80 81       	ld	r24, Z
     938:	88 23       	and	r24, r24
     93a:	f1 f0       	breq	.+60     	; 0x978 <glcdPuts+0x54>
     93c:	c4 2e       	mov	r12, r20
     93e:	d6 2e       	mov	r13, r22
     940:	8f 01       	movw	r16, r30
     942:	0f 5f       	subi	r16, 0xFF	; 255
     944:	1f 4f       	sbci	r17, 0xFF	; 255
     946:	c0 e0       	ldi	r28, 0x00	; 0
     948:	d0 e0       	ldi	r29, 0x00	; 0
||||||| .r50
     926:	cf 92       	push	r12
     928:	df 92       	push	r13
     92a:	ef 92       	push	r14
     92c:	ff 92       	push	r15
     92e:	0f 93       	push	r16
     930:	1f 93       	push	r17
     932:	cf 93       	push	r28
     934:	df 93       	push	r29
     936:	fc 01       	movw	r30, r24
	uint16_t space = 0;
	while (*str)
     938:	80 81       	ld	r24, Z
     93a:	88 23       	and	r24, r24
     93c:	f1 f0       	breq	.+60     	; 0x97a <glcdPuts+0x54>
     93e:	c4 2e       	mov	r12, r20
     940:	d6 2e       	mov	r13, r22
     942:	8f 01       	movw	r16, r30
     944:	0f 5f       	subi	r16, 0xFF	; 255
     946:	1f 4f       	sbci	r17, 0xFF	; 255
     948:	c0 e0       	ldi	r28, 0x00	; 0
     94a:	d0 e0       	ldi	r29, 0x00	; 0
=======
     b50:	1f 93       	push	r17
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
     b56:	d8 2f       	mov	r29, r24
     b58:	14 2f       	mov	r17, r20
	glcdSetPageColumn(7-y,x);
     b5a:	87 e0       	ldi	r24, 0x07	; 7
     b5c:	8d 1b       	sub	r24, r29
     b5e:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
	for (uint8_t c = 0 ; c < leng ; c++)
     b62:	11 23       	and	r17, r17
     b64:	41 f0       	breq	.+16     	; 0xb76 <glcdDrawLine+0x26>
     b66:	c0 e0       	ldi	r28, 0x00	; 0
>>>>>>> .r51
	{
<<<<<<< .mine
		glcdPutc(*str++,y,space+x);
		space += (font.width) + 1; // nächste Schreibposition anhand der größe vom Zeichen summieren.
     94a:	0f 2e       	mov	r0, r31
     94c:	fa e5       	ldi	r31, 0x5A	; 90
     94e:	ef 2e       	mov	r14, r31
     950:	f4 e0       	ldi	r31, 0x04	; 4
     952:	ff 2e       	mov	r15, r31
     954:	f0 2d       	mov	r31, r0
void glcdPuts(char *str, uint8_t y , uint8_t x)
{
	uint16_t space = 0;
	while (*str)
	{
		glcdPutc(*str++,y,space+x);
     956:	4c 2f       	mov	r20, r28
     958:	4c 0d       	add	r20, r12
     95a:	6d 2d       	mov	r22, r13
     95c:	0e 94 6e 03 	call	0x6dc	; 0x6dc <glcdPutc>
		space += (font.width) + 1; // nächste Schreibposition anhand der größe vom Zeichen summieren.
     960:	f7 01       	movw	r30, r14
     962:	22 81       	ldd	r18, Z+2	; 0x02
     964:	30 e0       	ldi	r19, 0x00	; 0
     966:	2f 5f       	subi	r18, 0xFF	; 255
     968:	3f 4f       	sbci	r19, 0xFF	; 255
     96a:	c2 0f       	add	r28, r18
     96c:	d3 1f       	adc	r29, r19
||||||| .r50
		glcdPutc(*str++,y,space+x);
		space += (font.width) + 1; // nächste Schreibposition anhand der größe vom Zeichen summieren.
     94c:	0f 2e       	mov	r0, r31
     94e:	fa e5       	ldi	r31, 0x5A	; 90
     950:	ef 2e       	mov	r14, r31
     952:	f4 e0       	ldi	r31, 0x04	; 4
     954:	ff 2e       	mov	r15, r31
     956:	f0 2d       	mov	r31, r0
void glcdPuts(char *str, uint8_t y , uint8_t x)
{
	uint16_t space = 0;
	while (*str)
	{
		glcdPutc(*str++,y,space+x);
     958:	4c 2f       	mov	r20, r28
     95a:	4c 0d       	add	r20, r12
     95c:	6d 2d       	mov	r22, r13
     95e:	0e 94 6f 03 	call	0x6de	; 0x6de <glcdPutc>
		space += (font.width) + 1; // nächste Schreibposition anhand der größe vom Zeichen summieren.
     962:	f7 01       	movw	r30, r14
     964:	22 81       	ldd	r18, Z+2	; 0x02
     966:	30 e0       	ldi	r19, 0x00	; 0
     968:	2f 5f       	subi	r18, 0xFF	; 255
     96a:	3f 4f       	sbci	r19, 0xFF	; 255
     96c:	c2 0f       	add	r28, r18
     96e:	d3 1f       	adc	r29, r19
=======
		glcdSetPixel(y,c);
     b68:	6c 2f       	mov	r22, r28
     b6a:	8d 2f       	mov	r24, r29
     b6c:	0e 94 97 05 	call	0xb2e	; 0xb2e <glcdSetPixel>
>>>>>>> .r51
}

void glcdDrawLine(uint8_t y, uint8_t x, uint8_t leng)
{
<<<<<<< .mine
	uint16_t space = 0;
	while (*str)
     96e:	f8 01       	movw	r30, r16
     970:	81 91       	ld	r24, Z+
     972:	8f 01       	movw	r16, r30
     974:	81 11       	cpse	r24, r1
     976:	ef cf       	rjmp	.-34     	; 0x956 <glcdPuts+0x32>
||||||| .r50
	uint16_t space = 0;
	while (*str)
     970:	f8 01       	movw	r30, r16
     972:	81 91       	ld	r24, Z+
     974:	8f 01       	movw	r16, r30
     976:	81 11       	cpse	r24, r1
     978:	ef cf       	rjmp	.-34     	; 0x958 <glcdPuts+0x32>
=======
	glcdSetPageColumn(7-y,x);
	for (uint8_t c = 0 ; c < leng ; c++)
     b70:	cf 5f       	subi	r28, 0xFF	; 255
     b72:	1c 13       	cpse	r17, r28
     b74:	f9 cf       	rjmp	.-14     	; 0xb68 <glcdDrawLine+0x18>
>>>>>>> .r51
	{
		glcdSetPixel(y,c);
	}
}
<<<<<<< .mine
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	1f 91       	pop	r17
     97e:	0f 91       	pop	r16
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	08 95       	ret
||||||| .r50
     97a:	df 91       	pop	r29
     97c:	cf 91       	pop	r28
     97e:	1f 91       	pop	r17
     980:	0f 91       	pop	r16
     982:	ff 90       	pop	r15
     984:	ef 90       	pop	r14
     986:	df 90       	pop	r13
     988:	cf 90       	pop	r12
     98a:	08 95       	ret
=======
     b76:	df 91       	pop	r29
     b78:	cf 91       	pop	r28
     b7a:	1f 91       	pop	r17
     b7c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000098a <sts3x_init>:
||||||| .r50
0000098c <sts3x_init>:
=======
00000b7e <sts3x_init>:
>>>>>>> .r51



void sts3x_init(void)
{
	i2c_start_wait( STS3x_ADDR + I2C_WRITE );
<<<<<<< .mine
     98a:	84 e9       	ldi	r24, 0x94	; 148
     98c:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
||||||| .r50
     98c:	84 e9       	ldi	r24, 0x94	; 148
     98e:	0e 94 58 01 	call	0x2b0	; 0x2b0 <i2c_start_wait>
=======
     b7e:	84 e9       	ldi	r24, 0x94	; 148
     b80:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
>>>>>>> .r51
	
	i2c_write( STS3x_1_MPS_MSB );
<<<<<<< .mine
     990:	81 e2       	ldi	r24, 0x21	; 33
     992:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
||||||| .r50
     992:	81 e2       	ldi	r24, 0x21	; 33
     994:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
=======
     b84:	81 e2       	ldi	r24, 0x21	; 33
     b86:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
>>>>>>> .r51
	i2c_write( STS3x_1_MPS_HIG_LSB );
<<<<<<< .mine
     996:	80 e3       	ldi	r24, 0x30	; 48
     998:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
||||||| .r50
     998:	80 e3       	ldi	r24, 0x30	; 48
     99a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
=======
     b8a:	80 e3       	ldi	r24, 0x30	; 48
     b8c:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
>>>>>>> .r51
 	i2c_write( STS3x_FETCH_DATA_MSB );
<<<<<<< .mine
     99c:	80 ee       	ldi	r24, 0xE0	; 224
     99e:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
||||||| .r50
     99e:	80 ee       	ldi	r24, 0xE0	; 224
     9a0:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
=======
     b90:	80 ee       	ldi	r24, 0xE0	; 224
     b92:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
>>>>>>> .r51
 	i2c_write( STS3x_FETCH_DATA_LSB );	
<<<<<<< .mine
     9a2:	80 e0       	ldi	r24, 0x00	; 0
     9a4:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
||||||| .r50
     9a4:	80 e0       	ldi	r24, 0x00	; 0
     9a6:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <i2c_write>
=======
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	0e 94 71 01 	call	0x2e2	; 0x2e2 <i2c_write>
>>>>>>> .r51
	 
	i2c_stop();
<<<<<<< .mine
     9a8:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     9ac:	08 95       	ret
||||||| .r50
     9aa:	0e 94 62 01 	call	0x2c4	; 0x2c4 <i2c_stop>
     9ae:	08 95       	ret
=======
     b9c:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>
     ba0:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000009ae <__vector_13>:
||||||| .r50
000009b0 <__vector_13>:
=======
00000ba2 <sts3x_calc>:
}

int16_t sts3x_calc(uint16_t temp)
{	
	double stemp=temp;
     ba2:	bc 01       	movw	r22, r24
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__floatunsisf>
	stemp *= 175;
     bac:	20 e0       	ldi	r18, 0x00	; 0
     bae:	30 e0       	ldi	r19, 0x00	; 0
     bb0:	4f e2       	ldi	r20, 0x2F	; 47
     bb2:	53 e4       	ldi	r21, 0x43	; 67
     bb4:	0e 94 01 12 	call	0x2402	; 0x2402 <__mulsf3>
	stemp /= 0xffff;
     bb8:	20 e0       	ldi	r18, 0x00	; 0
     bba:	3f ef       	ldi	r19, 0xFF	; 255
     bbc:	4f e7       	ldi	r20, 0x7F	; 127
     bbe:	57 e4       	ldi	r21, 0x47	; 71
     bc0:	0e 94 c6 10 	call	0x218c	; 0x218c <__divsf3>
	stemp = -45 + stemp;
	
	return (int16_t)stemp;
     bc4:	20 e0       	ldi	r18, 0x00	; 0
     bc6:	30 e0       	ldi	r19, 0x00	; 0
     bc8:	44 e3       	ldi	r20, 0x34	; 52
     bca:	52 e4       	ldi	r21, 0x42	; 66
     bcc:	0e 94 59 10 	call	0x20b2	; 0x20b2 <__subsf3>
     bd0:	0e 94 38 11 	call	0x2270	; 0x2270 <__fixsfsi>
}
     bd4:	cb 01       	movw	r24, r22
     bd6:	08 95       	ret

00000bd8 <sts3x_read>:

uint16_t sts3x_read(void)
{
     bd8:	1f 93       	push	r17
     bda:	cf 93       	push	r28
     bdc:	df 93       	push	r29
	uint8_t read[STS3X_NUM_OF_BYTES] = "";
	
	/*
	*	Alle Status Bits reseten..
	*/
	sts3x.state = 0;
     bde:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <sts3x>
	
	if ( i2c_rep_start( STS3x_ADDR + I2C_READ ) )
     be2:	85 e9       	ldi	r24, 0x95	; 149
     be4:	0e 94 55 01 	call	0x2aa	; 0x2aa <i2c_rep_start>
     be8:	88 23       	and	r24, r24
     bea:	41 f0       	breq	.+16     	; 0xbfc <sts3x_read+0x24>
	{
		sts3x.state |= STS3X_NO_NEW_DATA;
     bec:	ee e6       	ldi	r30, 0x6E	; 110
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	81 60       	ori	r24, 0x01	; 1
     bf4:	80 83       	st	Z, r24
		i2c_start_wait( STS3x_ADDR + I2C_READ );
     bf6:	85 e9       	ldi	r24, 0x95	; 149
     bf8:	0e 94 5f 01 	call	0x2be	; 0x2be <i2c_start_wait>
	}

	read[STS3X_MSB] = i2c_readAck();
     bfc:	0e 94 8f 01 	call	0x31e	; 0x31e <i2c_readAck>
     c00:	d8 2f       	mov	r29, r24
	read[STS3X_LSB] = i2c_readAck();
     c02:	0e 94 8f 01 	call	0x31e	; 0x31e <i2c_readAck>
     c06:	c8 2f       	mov	r28, r24
	read[STS3X_CRC] = i2c_readNak();
     c08:	0e 94 8d 01 	call	0x31a	; 0x31a <i2c_readNak>
     c0c:	18 2f       	mov	r17, r24

	i2c_stop();
     c0e:	0e 94 69 01 	call	0x2d2	; 0x2d2 <i2c_stop>

static __inline__ uint8_t
_crc8_ccitt_update(uint8_t __crc, uint8_t __data)
{
    uint8_t __i, __pattern;
    __asm__ __volatile__ (
     c12:	9f ef       	ldi	r25, 0xFF	; 255
     c14:	9d 27       	eor	r25, r29
     c16:	88 e0       	ldi	r24, 0x08	; 8
     c18:	21 e3       	ldi	r18, 0x31	; 49
     c1a:	99 0f       	add	r25, r25
     c1c:	08 f4       	brcc	.+2      	; 0xc20 <sts3x_read+0x48>
     c1e:	92 27       	eor	r25, r18
     c20:	8a 95       	dec	r24
     c22:	d9 f7       	brne	.-10     	; 0xc1a <sts3x_read+0x42>
     c24:	9c 27       	eor	r25, r28
     c26:	88 e0       	ldi	r24, 0x08	; 8
     c28:	21 e3       	ldi	r18, 0x31	; 49
     c2a:	99 0f       	add	r25, r25
     c2c:	08 f4       	brcc	.+2      	; 0xc30 <sts3x_read+0x58>
     c2e:	92 27       	eor	r25, r18
     c30:	8a 95       	dec	r24
     c32:	d9 f7       	brne	.-10     	; 0xc2a <sts3x_read+0x52>
	crc = _crc8_ccitt_update(crc,read[STS3X_LSB]);

	/* 
	* Generierten CRC mit empfangenen überprüfen 
	*/
	if ( crc == read[STS3X_CRC] )
     c34:	19 13       	cpse	r17, r25
     c36:	04 c0       	rjmp	.+8      	; 0xc40 <sts3x_read+0x68>
	{
		return (uint16_t)read[STS3X_MSB] << 8 | read[STS3X_LSB];
     c38:	8c 2f       	mov	r24, r28
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	9d 2b       	or	r25, r29
     c3e:	07 c0       	rjmp	.+14     	; 0xc4e <sts3x_read+0x76>
	}
	
	/*
	*	CRC Error
	*/
	sts3x.state |= STS3X_CRC_ERR;
     c40:	ee e6       	ldi	r30, 0x6E	; 110
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	82 60       	ori	r24, 0x02	; 2
     c48:	80 83       	st	Z, r24
	
	/*
	*	Schlägt eine Messung fehl oder CRC passt nicht
	*	wird der Wert für "0 °C" zurück gegeben
	*/
	return 17000;
     c4a:	88 e6       	ldi	r24, 0x68	; 104
     c4c:	92 e4       	ldi	r25, 0x42	; 66
}
     c4e:	df 91       	pop	r29
     c50:	cf 91       	pop	r28
     c52:	1f 91       	pop	r17
     c54:	08 95       	ret

00000c56 <sts3x_get_temp>:
{
	/*
	*	Sollte ein Checksummenfehler auftreten,
	*	so wird der zuletzt gemessene Wert zurück gegeben
	*/
	if ( (sts3x.state & STS3X_CRC_ERR) || (sts3x.state & STS3X_NO_NEW_DATA) )
     c56:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <sts3x>
     c5a:	83 70       	andi	r24, 0x03	; 3
     c5c:	31 f0       	breq	.+12     	; 0xc6a <sts3x_get_temp+0x14>
	{
		return sts3x.actual;
     c5e:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <sts3x+0x2>
     c62:	08 2e       	mov	r0, r24
     c64:	00 0c       	add	r0, r0
     c66:	99 0b       	sbc	r25, r25
     c68:	08 95       	ret
	}
	
	sts3x.actual = sts3x_calc( sts3x_read() );
     c6a:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <sts3x_read>
     c6e:	0e 94 d1 05 	call	0xba2	; 0xba2 <sts3x_calc>
     c72:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <sts3x+0x2>
	
	return (sts3x.actual);
     c76:	08 2e       	mov	r0, r24
     c78:	00 0c       	add	r0, r0
     c7a:	99 0b       	sbc	r25, r25
}
     c7c:	08 95       	ret

00000c7e <__vector_13>:
>>>>>>> .r51
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
<<<<<<< .mine
     9ae:	1f 92       	push	r1
     9b0:	0f 92       	push	r0
     9b2:	0f b6       	in	r0, 0x3f	; 63
     9b4:	0f 92       	push	r0
     9b6:	11 24       	eor	r1, r1
     9b8:	2f 93       	push	r18
     9ba:	8f 93       	push	r24
     9bc:	9f 93       	push	r25
     9be:	ef 93       	push	r30
     9c0:	ff 93       	push	r31
||||||| .r50
     9b0:	1f 92       	push	r1
     9b2:	0f 92       	push	r0
     9b4:	0f b6       	in	r0, 0x3f	; 63
     9b6:	0f 92       	push	r0
     9b8:	11 24       	eor	r1, r1
     9ba:	2f 93       	push	r18
     9bc:	8f 93       	push	r24
     9be:	9f 93       	push	r25
     9c0:	ef 93       	push	r30
     9c2:	ff 93       	push	r31
=======
     c7e:	1f 92       	push	r1
     c80:	0f 92       	push	r0
     c82:	0f b6       	in	r0, 0x3f	; 63
     c84:	0f 92       	push	r0
     c86:	11 24       	eor	r1, r1
     c88:	2f 93       	push	r18
     c8a:	8f 93       	push	r24
     c8c:	9f 93       	push	r25
     c8e:	ef 93       	push	r30
     c90:	ff 93       	push	r31
>>>>>>> .r51
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
<<<<<<< .mine
     9c2:	8b b1       	in	r24, 0x0b	; 11
||||||| .r50
     9c4:	8b b1       	in	r24, 0x0b	; 11
=======
     c92:	8b b1       	in	r24, 0x0b	; 11
>>>>>>> .r51
    data = UART0_DATA;
<<<<<<< .mine
     9c4:	2c b1       	in	r18, 0x0c	; 12
||||||| .r50
     9c6:	2c b1       	in	r18, 0x0c	; 12
=======
     c94:	2c b1       	in	r18, 0x0c	; 12
>>>>>>> .r51
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
<<<<<<< .mine
     9c6:	88 71       	andi	r24, 0x18	; 24
||||||| .r50
     9c8:	88 71       	andi	r24, 0x18	; 24
=======
     c96:	88 71       	andi	r24, 0x18	; 24
>>>>>>> .r51
#elif defined( AT90USB_USART )
    lastRxError = (usr & (_BV(FE1)|_BV(DOR1)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
<<<<<<< .mine
     9c8:	e0 91 d4 03 	lds	r30, 0x03D4	; 0x8003d4 <UART_RxHead>
     9cc:	ef 5f       	subi	r30, 0xFF	; 255
     9ce:	ef 73       	andi	r30, 0x3F	; 63
||||||| .r50
     9ca:	e0 91 d4 03 	lds	r30, 0x03D4	; 0x8003d4 <UART_RxHead>
     9ce:	ef 5f       	subi	r30, 0xFF	; 255
     9d0:	ef 73       	andi	r30, 0x3F	; 63
=======
     c98:	e0 91 11 04 	lds	r30, 0x0411	; 0x800411 <UART_RxHead>
     c9c:	ef 5f       	subi	r30, 0xFF	; 255
     c9e:	ef 73       	andi	r30, 0x3F	; 63
>>>>>>> .r51
    
    if ( tmphead == UART_RxTail ) {
<<<<<<< .mine
     9d0:	90 91 d3 03 	lds	r25, 0x03D3	; 0x8003d3 <UART_RxTail>
     9d4:	e9 17       	cp	r30, r25
     9d6:	39 f0       	breq	.+14     	; 0x9e6 <__vector_13+0x38>
||||||| .r50
     9d2:	90 91 d3 03 	lds	r25, 0x03D3	; 0x8003d3 <UART_RxTail>
     9d6:	e9 17       	cp	r30, r25
     9d8:	39 f0       	breq	.+14     	; 0x9e8 <__vector_13+0x38>
=======
     ca0:	90 91 10 04 	lds	r25, 0x0410	; 0x800410 <UART_RxTail>
     ca4:	e9 17       	cp	r30, r25
     ca6:	39 f0       	breq	.+14     	; 0xcb6 <__vector_13+0x38>
>>>>>>> .r51
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
<<<<<<< .mine
     9d8:	e0 93 d4 03 	sts	0x03D4, r30	; 0x8003d4 <UART_RxHead>
||||||| .r50
     9da:	e0 93 d4 03 	sts	0x03D4, r30	; 0x8003d4 <UART_RxHead>
=======
     ca8:	e0 93 11 04 	sts	0x0411, r30	; 0x800411 <UART_RxHead>
>>>>>>> .r51
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
<<<<<<< .mine
     9dc:	f0 e0       	ldi	r31, 0x00	; 0
     9de:	e9 52       	subi	r30, 0x29	; 41
     9e0:	fc 4f       	sbci	r31, 0xFC	; 252
     9e2:	20 83       	st	Z, r18
     9e4:	01 c0       	rjmp	.+2      	; 0x9e8 <__vector_13+0x3a>
||||||| .r50
     9de:	f0 e0       	ldi	r31, 0x00	; 0
     9e0:	e9 52       	subi	r30, 0x29	; 41
     9e2:	fc 4f       	sbci	r31, 0xFC	; 252
     9e4:	20 83       	st	Z, r18
     9e6:	01 c0       	rjmp	.+2      	; 0x9ea <__vector_13+0x3a>
=======
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	ec 5e       	subi	r30, 0xEC	; 236
     cb0:	fb 4f       	sbci	r31, 0xFB	; 251
     cb2:	20 83       	st	Z, r18
     cb4:	01 c0       	rjmp	.+2      	; 0xcb8 <__vector_13+0x3a>
>>>>>>> .r51
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
<<<<<<< .mine
     9e6:	82 e0       	ldi	r24, 0x02	; 2
||||||| .r50
     9e8:	82 e0       	ldi	r24, 0x02	; 2
=======
     cb6:	82 e0       	ldi	r24, 0x02	; 2
>>>>>>> .r51
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;   
<<<<<<< .mine
     9e8:	90 91 d2 03 	lds	r25, 0x03D2	; 0x8003d2 <__data_end>
     9ec:	89 2b       	or	r24, r25
     9ee:	80 93 d2 03 	sts	0x03D2, r24	; 0x8003d2 <__data_end>
||||||| .r50
     9ea:	90 91 d2 03 	lds	r25, 0x03D2	; 0x8003d2 <__data_end>
     9ee:	89 2b       	or	r24, r25
     9f0:	80 93 d2 03 	sts	0x03D2, r24	; 0x8003d2 <__data_end>
=======
     cb8:	90 91 0f 04 	lds	r25, 0x040F	; 0x80040f <UART_LastRxError>
     cbc:	89 2b       	or	r24, r25
     cbe:	80 93 0f 04 	sts	0x040F, r24	; 0x80040f <UART_LastRxError>
>>>>>>> .r51
}
<<<<<<< .mine
     9f2:	ff 91       	pop	r31
     9f4:	ef 91       	pop	r30
     9f6:	9f 91       	pop	r25
     9f8:	8f 91       	pop	r24
     9fa:	2f 91       	pop	r18
     9fc:	0f 90       	pop	r0
     9fe:	0f be       	out	0x3f, r0	; 63
     a00:	0f 90       	pop	r0
     a02:	1f 90       	pop	r1
     a04:	18 95       	reti
||||||| .r50
     9f4:	ff 91       	pop	r31
     9f6:	ef 91       	pop	r30
     9f8:	9f 91       	pop	r25
     9fa:	8f 91       	pop	r24
     9fc:	2f 91       	pop	r18
     9fe:	0f 90       	pop	r0
     a00:	0f be       	out	0x3f, r0	; 63
     a02:	0f 90       	pop	r0
     a04:	1f 90       	pop	r1
     a06:	18 95       	reti
=======
     cc2:	ff 91       	pop	r31
     cc4:	ef 91       	pop	r30
     cc6:	9f 91       	pop	r25
     cc8:	8f 91       	pop	r24
     cca:	2f 91       	pop	r18
     ccc:	0f 90       	pop	r0
     cce:	0f be       	out	0x3f, r0	; 63
     cd0:	0f 90       	pop	r0
     cd2:	1f 90       	pop	r1
     cd4:	18 95       	reti
>>>>>>> .r51

<<<<<<< .mine
00000a06 <__vector_14>:
||||||| .r50
00000a08 <__vector_14>:
=======
00000cd6 <__vector_14>:
>>>>>>> .r51
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
<<<<<<< .mine
     a06:	1f 92       	push	r1
     a08:	0f 92       	push	r0
     a0a:	0f b6       	in	r0, 0x3f	; 63
     a0c:	0f 92       	push	r0
     a0e:	11 24       	eor	r1, r1
     a10:	8f 93       	push	r24
     a12:	9f 93       	push	r25
     a14:	ef 93       	push	r30
     a16:	ff 93       	push	r31
||||||| .r50
     a08:	1f 92       	push	r1
     a0a:	0f 92       	push	r0
     a0c:	0f b6       	in	r0, 0x3f	; 63
     a0e:	0f 92       	push	r0
     a10:	11 24       	eor	r1, r1
     a12:	8f 93       	push	r24
     a14:	9f 93       	push	r25
     a16:	ef 93       	push	r30
     a18:	ff 93       	push	r31
=======
     cd6:	1f 92       	push	r1
     cd8:	0f 92       	push	r0
     cda:	0f b6       	in	r0, 0x3f	; 63
     cdc:	0f 92       	push	r0
     cde:	11 24       	eor	r1, r1
     ce0:	8f 93       	push	r24
     ce2:	9f 93       	push	r25
     ce4:	ef 93       	push	r30
     ce6:	ff 93       	push	r31
>>>>>>> .r51
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
<<<<<<< .mine
     a18:	90 91 d6 03 	lds	r25, 0x03D6	; 0x8003d6 <UART_TxHead>
     a1c:	80 91 d5 03 	lds	r24, 0x03D5	; 0x8003d5 <UART_TxTail>
     a20:	98 17       	cp	r25, r24
     a22:	61 f0       	breq	.+24     	; 0xa3c <__vector_14+0x36>
||||||| .r50
     a1a:	90 91 d6 03 	lds	r25, 0x03D6	; 0x8003d6 <UART_TxHead>
     a1e:	80 91 d5 03 	lds	r24, 0x03D5	; 0x8003d5 <UART_TxTail>
     a22:	98 17       	cp	r25, r24
     a24:	61 f0       	breq	.+24     	; 0xa3e <__vector_14+0x36>
=======
     ce8:	90 91 13 04 	lds	r25, 0x0413	; 0x800413 <UART_TxHead>
     cec:	80 91 12 04 	lds	r24, 0x0412	; 0x800412 <UART_TxTail>
     cf0:	98 17       	cp	r25, r24
     cf2:	61 f0       	breq	.+24     	; 0xd0c <__vector_14+0x36>
>>>>>>> .r51
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
<<<<<<< .mine
     a24:	e0 91 d5 03 	lds	r30, 0x03D5	; 0x8003d5 <UART_TxTail>
     a28:	ef 5f       	subi	r30, 0xFF	; 255
     a2a:	ef 71       	andi	r30, 0x1F	; 31
||||||| .r50
     a26:	e0 91 d5 03 	lds	r30, 0x03D5	; 0x8003d5 <UART_TxTail>
     a2a:	ef 5f       	subi	r30, 0xFF	; 255
     a2c:	ef 71       	andi	r30, 0x1F	; 31
=======
     cf4:	e0 91 12 04 	lds	r30, 0x0412	; 0x800412 <UART_TxTail>
     cf8:	ef 5f       	subi	r30, 0xFF	; 255
     cfa:	ef 71       	andi	r30, 0x1F	; 31
>>>>>>> .r51
        UART_TxTail = tmptail;
<<<<<<< .mine
     a2c:	e0 93 d5 03 	sts	0x03D5, r30	; 0x8003d5 <UART_TxTail>
||||||| .r50
     a2e:	e0 93 d5 03 	sts	0x03D5, r30	; 0x8003d5 <UART_TxTail>
=======
     cfc:	e0 93 12 04 	sts	0x0412, r30	; 0x800412 <UART_TxTail>
>>>>>>> .r51
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
<<<<<<< .mine
     a30:	f0 e0       	ldi	r31, 0x00	; 0
     a32:	e9 5e       	subi	r30, 0xE9	; 233
     a34:	fb 4f       	sbci	r31, 0xFB	; 251
     a36:	80 81       	ld	r24, Z
     a38:	8c b9       	out	0x0c, r24	; 12
     a3a:	01 c0       	rjmp	.+2      	; 0xa3e <__vector_14+0x38>
||||||| .r50
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	e9 5e       	subi	r30, 0xE9	; 233
     a36:	fb 4f       	sbci	r31, 0xFB	; 251
     a38:	80 81       	ld	r24, Z
     a3a:	8c b9       	out	0x0c, r24	; 12
     a3c:	01 c0       	rjmp	.+2      	; 0xa40 <__vector_14+0x38>
=======
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	ec 5a       	subi	r30, 0xAC	; 172
     d04:	fb 4f       	sbci	r31, 0xFB	; 251
     d06:	80 81       	ld	r24, Z
     d08:	8c b9       	out	0x0c, r24	; 12
     d0a:	01 c0       	rjmp	.+2      	; 0xd0e <__vector_14+0x38>
>>>>>>> .r51
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
<<<<<<< .mine
     a3c:	55 98       	cbi	0x0a, 5	; 10
||||||| .r50
     a3e:	55 98       	cbi	0x0a, 5	; 10
=======
     d0c:	55 98       	cbi	0x0a, 5	; 10
>>>>>>> .r51
    }
}
<<<<<<< .mine
     a3e:	ff 91       	pop	r31
     a40:	ef 91       	pop	r30
     a42:	9f 91       	pop	r25
     a44:	8f 91       	pop	r24
     a46:	0f 90       	pop	r0
     a48:	0f be       	out	0x3f, r0	; 63
     a4a:	0f 90       	pop	r0
     a4c:	1f 90       	pop	r1
     a4e:	18 95       	reti
||||||| .r50
     a40:	ff 91       	pop	r31
     a42:	ef 91       	pop	r30
     a44:	9f 91       	pop	r25
     a46:	8f 91       	pop	r24
     a48:	0f 90       	pop	r0
     a4a:	0f be       	out	0x3f, r0	; 63
     a4c:	0f 90       	pop	r0
     a4e:	1f 90       	pop	r1
     a50:	18 95       	reti
=======
     d0e:	ff 91       	pop	r31
     d10:	ef 91       	pop	r30
     d12:	9f 91       	pop	r25
     d14:	8f 91       	pop	r24
     d16:	0f 90       	pop	r0
     d18:	0f be       	out	0x3f, r0	; 63
     d1a:	0f 90       	pop	r0
     d1c:	1f 90       	pop	r1
     d1e:	18 95       	reti
>>>>>>> .r51

<<<<<<< .mine
00000a50 <uart_init>:
||||||| .r50
00000a52 <uart_init>:
=======
00000d20 <uart_init>:
>>>>>>> .r51
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
<<<<<<< .mine
     a50:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <UART_TxHead>
||||||| .r50
     a52:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <UART_TxHead>
=======
     d20:	10 92 13 04 	sts	0x0413, r1	; 0x800413 <UART_TxHead>
>>>>>>> .r51
    UART_TxTail = 0;
<<<<<<< .mine
     a54:	10 92 d5 03 	sts	0x03D5, r1	; 0x8003d5 <UART_TxTail>
||||||| .r50
     a56:	10 92 d5 03 	sts	0x03D5, r1	; 0x8003d5 <UART_TxTail>
=======
     d24:	10 92 12 04 	sts	0x0412, r1	; 0x800412 <UART_TxTail>
>>>>>>> .r51
    UART_RxHead = 0;
<<<<<<< .mine
     a58:	10 92 d4 03 	sts	0x03D4, r1	; 0x8003d4 <UART_RxHead>
||||||| .r50
     a5a:	10 92 d4 03 	sts	0x03D4, r1	; 0x8003d4 <UART_RxHead>
=======
     d28:	10 92 11 04 	sts	0x0411, r1	; 0x800411 <UART_RxHead>
>>>>>>> .r51
    UART_RxTail = 0;
<<<<<<< .mine
     a5c:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <UART_RxTail>
||||||| .r50
     a5e:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <UART_RxTail>
=======
     d2c:	10 92 10 04 	sts	0x0410, r1	; 0x800410 <UART_RxTail>
>>>>>>> .r51
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
<<<<<<< .mine
     a60:	99 23       	and	r25, r25
     a62:	1c f4       	brge	.+6      	; 0xa6a <uart_init+0x1a>
||||||| .r50
     a62:	99 23       	and	r25, r25
     a64:	1c f4       	brge	.+6      	; 0xa6c <uart_init+0x1a>
=======
     d30:	99 23       	and	r25, r25
     d32:	1c f4       	brge	.+6      	; 0xd3a <uart_init+0x1a>
>>>>>>> .r51
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
<<<<<<< .mine
     a64:	22 e0       	ldi	r18, 0x02	; 2
     a66:	2b b9       	out	0x0b, r18	; 11
||||||| .r50
     a66:	22 e0       	ldi	r18, 0x02	; 2
     a68:	2b b9       	out	0x0b, r18	; 11
=======
     d34:	22 e0       	ldi	r18, 0x02	; 2
     d36:	2b b9       	out	0x0b, r18	; 11
>>>>>>> .r51
    	 baudrate &= ~0x8000;
<<<<<<< .mine
     a68:	9f 77       	andi	r25, 0x7F	; 127
||||||| .r50
     a6a:	9f 77       	andi	r25, 0x7F	; 127
=======
     d38:	9f 77       	andi	r25, 0x7F	; 127
>>>>>>> .r51
    }
    UBRRH = (unsigned char)(baudrate>>8);
<<<<<<< .mine
     a6a:	90 bd       	out	0x20, r25	; 32
||||||| .r50
     a6c:	90 bd       	out	0x20, r25	; 32
=======
     d3a:	90 bd       	out	0x20, r25	; 32
>>>>>>> .r51
    UBRRL = (unsigned char) baudrate;
<<<<<<< .mine
     a6c:	89 b9       	out	0x09, r24	; 9
||||||| .r50
     a6e:	89 b9       	out	0x09, r24	; 9
=======
     d3c:	89 b9       	out	0x09, r24	; 9
>>>>>>> .r51
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
<<<<<<< .mine
     a6e:	88 e9       	ldi	r24, 0x98	; 152
     a70:	8a b9       	out	0x0a, r24	; 10
||||||| .r50
     a70:	88 e9       	ldi	r24, 0x98	; 152
     a72:	8a b9       	out	0x0a, r24	; 10
=======
     d3e:	88 e9       	ldi	r24, 0x98	; 152
     d40:	8a b9       	out	0x0a, r24	; 10
>>>>>>> .r51
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
<<<<<<< .mine
     a72:	86 e8       	ldi	r24, 0x86	; 134
     a74:	80 bd       	out	0x20, r24	; 32
     a76:	08 95       	ret
||||||| .r50
     a74:	86 e8       	ldi	r24, 0x86	; 134
     a76:	80 bd       	out	0x20, r24	; 32
     a78:	08 95       	ret
=======
     d42:	86 e8       	ldi	r24, 0x86	; 134
     d44:	80 bd       	out	0x20, r24	; 32
     d46:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000a78 <uart_getc>:
||||||| .r50
00000a7a <uart_getc>:
=======
00000d48 <uart_getc>:
>>>>>>> .r51
{    
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
<<<<<<< .mine
     a78:	90 91 d4 03 	lds	r25, 0x03D4	; 0x8003d4 <UART_RxHead>
     a7c:	80 91 d3 03 	lds	r24, 0x03D3	; 0x8003d3 <UART_RxTail>
     a80:	98 17       	cp	r25, r24
     a82:	81 f0       	breq	.+32     	; 0xaa4 <uart_getc+0x2c>
||||||| .r50
     a7a:	90 91 d4 03 	lds	r25, 0x03D4	; 0x8003d4 <UART_RxHead>
     a7e:	80 91 d3 03 	lds	r24, 0x03D3	; 0x8003d3 <UART_RxTail>
     a82:	98 17       	cp	r25, r24
     a84:	81 f0       	breq	.+32     	; 0xaa6 <uart_getc+0x2c>
=======
     d48:	90 91 11 04 	lds	r25, 0x0411	; 0x800411 <UART_RxHead>
     d4c:	80 91 10 04 	lds	r24, 0x0410	; 0x800410 <UART_RxTail>
     d50:	98 17       	cp	r25, r24
     d52:	81 f0       	breq	.+32     	; 0xd74 <uart_getc+0x2c>
>>>>>>> .r51
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
<<<<<<< .mine
     a84:	e0 91 d3 03 	lds	r30, 0x03D3	; 0x8003d3 <UART_RxTail>
     a88:	ef 5f       	subi	r30, 0xFF	; 255
     a8a:	ef 73       	andi	r30, 0x3F	; 63
||||||| .r50
     a86:	e0 91 d3 03 	lds	r30, 0x03D3	; 0x8003d3 <UART_RxTail>
     a8a:	ef 5f       	subi	r30, 0xFF	; 255
     a8c:	ef 73       	andi	r30, 0x3F	; 63
=======
     d54:	e0 91 10 04 	lds	r30, 0x0410	; 0x800410 <UART_RxTail>
     d58:	ef 5f       	subi	r30, 0xFF	; 255
     d5a:	ef 73       	andi	r30, 0x3F	; 63
>>>>>>> .r51
    UART_RxTail = tmptail; 
<<<<<<< .mine
     a8c:	e0 93 d3 03 	sts	0x03D3, r30	; 0x8003d3 <UART_RxTail>
||||||| .r50
     a8e:	e0 93 d3 03 	sts	0x03D3, r30	; 0x8003d3 <UART_RxTail>
=======
     d5c:	e0 93 10 04 	sts	0x0410, r30	; 0x800410 <UART_RxTail>
>>>>>>> .r51
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
<<<<<<< .mine
     a90:	f0 e0       	ldi	r31, 0x00	; 0
     a92:	e9 52       	subi	r30, 0x29	; 41
     a94:	fc 4f       	sbci	r31, 0xFC	; 252
     a96:	80 81       	ld	r24, Z
||||||| .r50
     a92:	f0 e0       	ldi	r31, 0x00	; 0
     a94:	e9 52       	subi	r30, 0x29	; 41
     a96:	fc 4f       	sbci	r31, 0xFC	; 252
     a98:	80 81       	ld	r24, Z
=======
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	ec 5e       	subi	r30, 0xEC	; 236
     d64:	fb 4f       	sbci	r31, 0xFB	; 251
     d66:	80 81       	ld	r24, Z
>>>>>>> .r51
    
    data = (UART_LastRxError << 8) + data;
<<<<<<< .mine
     a98:	90 91 d2 03 	lds	r25, 0x03D2	; 0x8003d2 <__data_end>
||||||| .r50
     a9a:	90 91 d2 03 	lds	r25, 0x03D2	; 0x8003d2 <__data_end>
=======
     d68:	90 91 0f 04 	lds	r25, 0x040F	; 0x80040f <UART_LastRxError>
>>>>>>> .r51
    UART_LastRxError = 0;
<<<<<<< .mine
     a9c:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <__data_end>
||||||| .r50
     a9e:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <__data_end>
=======
     d6c:	10 92 0f 04 	sts	0x040F, r1	; 0x80040f <UART_LastRxError>
>>>>>>> .r51
    return data;
<<<<<<< .mine
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	08 95       	ret
||||||| .r50
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	08 95       	ret
=======
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	08 95       	ret
>>>>>>> .r51
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
<<<<<<< .mine
     aa4:	80 e0       	ldi	r24, 0x00	; 0
     aa6:	91 e0       	ldi	r25, 0x01	; 1
||||||| .r50
     aa6:	80 e0       	ldi	r24, 0x00	; 0
     aa8:	91 e0       	ldi	r25, 0x01	; 1
=======
     d74:	80 e0       	ldi	r24, 0x00	; 0
     d76:	91 e0       	ldi	r25, 0x01	; 1
>>>>>>> .r51
    
    data = (UART_LastRxError << 8) + data;
    UART_LastRxError = 0;
    return data;

}/* uart_getc */
<<<<<<< .mine
     aa8:	08 95       	ret
||||||| .r50
     aaa:	08 95       	ret
=======
     d78:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000aaa <uart_putc>:
||||||| .r50
00000aac <uart_putc>:
=======
00000d7a <uart_putc>:
>>>>>>> .r51
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
<<<<<<< .mine
     aaa:	20 91 d6 03 	lds	r18, 0x03D6	; 0x8003d6 <UART_TxHead>
     aae:	2f 5f       	subi	r18, 0xFF	; 255
     ab0:	2f 71       	andi	r18, 0x1F	; 31
||||||| .r50
     aac:	20 91 d6 03 	lds	r18, 0x03D6	; 0x8003d6 <UART_TxHead>
     ab0:	2f 5f       	subi	r18, 0xFF	; 255
     ab2:	2f 71       	andi	r18, 0x1F	; 31
=======
     d7a:	20 91 13 04 	lds	r18, 0x0413	; 0x800413 <UART_TxHead>
     d7e:	2f 5f       	subi	r18, 0xFF	; 255
     d80:	2f 71       	andi	r18, 0x1F	; 31
>>>>>>> .r51
    
    while ( tmphead == UART_TxTail ){
<<<<<<< .mine
     ab2:	90 91 d5 03 	lds	r25, 0x03D5	; 0x8003d5 <UART_TxTail>
     ab6:	29 17       	cp	r18, r25
     ab8:	e1 f3       	breq	.-8      	; 0xab2 <uart_putc+0x8>
||||||| .r50
     ab4:	90 91 d5 03 	lds	r25, 0x03D5	; 0x8003d5 <UART_TxTail>
     ab8:	29 17       	cp	r18, r25
     aba:	e1 f3       	breq	.-8      	; 0xab4 <uart_putc+0x8>
=======
     d82:	90 91 12 04 	lds	r25, 0x0412	; 0x800412 <UART_TxTail>
     d86:	29 17       	cp	r18, r25
     d88:	e1 f3       	breq	.-8      	; 0xd82 <uart_putc+0x8>
>>>>>>> .r51
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
<<<<<<< .mine
     aba:	e2 2f       	mov	r30, r18
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	e9 5e       	subi	r30, 0xE9	; 233
     ac0:	fb 4f       	sbci	r31, 0xFB	; 251
     ac2:	80 83       	st	Z, r24
||||||| .r50
     abc:	e2 2f       	mov	r30, r18
     abe:	f0 e0       	ldi	r31, 0x00	; 0
     ac0:	e9 5e       	subi	r30, 0xE9	; 233
     ac2:	fb 4f       	sbci	r31, 0xFB	; 251
     ac4:	80 83       	st	Z, r24
=======
     d8a:	e2 2f       	mov	r30, r18
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	ec 5a       	subi	r30, 0xAC	; 172
     d90:	fb 4f       	sbci	r31, 0xFB	; 251
     d92:	80 83       	st	Z, r24
>>>>>>> .r51
    UART_TxHead = tmphead;
<<<<<<< .mine
     ac4:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <UART_TxHead>
||||||| .r50
     ac6:	20 93 d6 03 	sts	0x03D6, r18	; 0x8003d6 <UART_TxHead>
=======
     d94:	20 93 13 04 	sts	0x0413, r18	; 0x800413 <UART_TxHead>
>>>>>>> .r51

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
<<<<<<< .mine
     ac8:	55 9a       	sbi	0x0a, 5	; 10
     aca:	08 95       	ret
||||||| .r50
     aca:	55 9a       	sbi	0x0a, 5	; 10
     acc:	08 95       	ret
=======
     d98:	55 9a       	sbi	0x0a, 5	; 10
     d9a:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000acc <uart_puts>:
||||||| .r50
00000ace <uart_puts>:
=======
00000d9c <uart_puts>:
>>>>>>> .r51
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
<<<<<<< .mine
     acc:	cf 93       	push	r28
     ace:	df 93       	push	r29
     ad0:	ec 01       	movw	r28, r24
||||||| .r50
     ace:	cf 93       	push	r28
     ad0:	df 93       	push	r29
     ad2:	ec 01       	movw	r28, r24
=======
     d9c:	cf 93       	push	r28
     d9e:	df 93       	push	r29
     da0:	ec 01       	movw	r28, r24
>>>>>>> .r51
    while (*s) 
<<<<<<< .mine
     ad2:	88 81       	ld	r24, Y
     ad4:	88 23       	and	r24, r24
     ad6:	31 f0       	breq	.+12     	; 0xae4 <uart_puts+0x18>
     ad8:	21 96       	adiw	r28, 0x01	; 1
||||||| .r50
     ad4:	88 81       	ld	r24, Y
     ad6:	88 23       	and	r24, r24
     ad8:	31 f0       	breq	.+12     	; 0xae6 <uart_puts+0x18>
     ada:	21 96       	adiw	r28, 0x01	; 1
=======
     da2:	88 81       	ld	r24, Y
     da4:	88 23       	and	r24, r24
     da6:	31 f0       	breq	.+12     	; 0xdb4 <uart_puts+0x18>
     da8:	21 96       	adiw	r28, 0x01	; 1
>>>>>>> .r51
      uart_putc(*s++);
<<<<<<< .mine
     ada:	0e 94 55 05 	call	0xaaa	; 0xaaa <uart_putc>
||||||| .r50
     adc:	0e 94 56 05 	call	0xaac	; 0xaac <uart_putc>
=======
     daa:	0e 94 bd 06 	call	0xd7a	; 0xd7a <uart_putc>
>>>>>>> .r51
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
<<<<<<< .mine
     ade:	89 91       	ld	r24, Y+
     ae0:	81 11       	cpse	r24, r1
     ae2:	fb cf       	rjmp	.-10     	; 0xada <uart_puts+0xe>
||||||| .r50
     ae0:	89 91       	ld	r24, Y+
     ae2:	81 11       	cpse	r24, r1
     ae4:	fb cf       	rjmp	.-10     	; 0xadc <uart_puts+0xe>
=======
     dae:	89 91       	ld	r24, Y+
     db0:	81 11       	cpse	r24, r1
     db2:	fb cf       	rjmp	.-10     	; 0xdaa <uart_puts+0xe>
>>>>>>> .r51
      uart_putc(*s++);

}/* uart_puts */
<<<<<<< .mine
     ae4:	df 91       	pop	r29
     ae6:	cf 91       	pop	r28
     ae8:	08 95       	ret
||||||| .r50
     ae6:	df 91       	pop	r29
     ae8:	cf 91       	pop	r28
     aea:	08 95       	ret
=======
     db4:	df 91       	pop	r29
     db6:	cf 91       	pop	r28
     db8:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000aea <valToStr>:
||||||| .r50
00000aec <valToStr>:
=======
00000dba <valToStr>:
>>>>>>> .r51
}

void DevBoardUnlock( void )
{
	SET_COLOR_GREEN
	glcdPrintImage( key , sizeof( key ) , 55 , 10 );	
<<<<<<< .mine
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29
     aee:	ec 01       	movw	r28, r24
     af0:	ab 01       	movw	r20, r22
     af2:	9b 01       	movw	r18, r22
     af4:	32 95       	swap	r19
     af6:	22 95       	swap	r18
     af8:	2f 70       	andi	r18, 0x0F	; 15
     afa:	23 27       	eor	r18, r19
     afc:	3f 70       	andi	r19, 0x0F	; 15
     afe:	23 27       	eor	r18, r19
     b00:	a7 e4       	ldi	r26, 0x47	; 71
     b02:	b3 e0       	ldi	r27, 0x03	; 3
     b04:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     b08:	fc 01       	movw	r30, r24
     b0a:	f6 95       	lsr	r31
     b0c:	e7 95       	ror	r30
     b0e:	f6 95       	lsr	r31
     b10:	e7 95       	ror	r30
     b12:	f6 95       	lsr	r31
     b14:	e7 95       	ror	r30
     b16:	9f 01       	movw	r18, r30
     b18:	ad ec       	ldi	r26, 0xCD	; 205
     b1a:	bc ec       	ldi	r27, 0xCC	; 204
     b1c:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     b20:	96 95       	lsr	r25
     b22:	87 95       	ror	r24
     b24:	96 95       	lsr	r25
     b26:	87 95       	ror	r24
     b28:	96 95       	lsr	r25
     b2a:	87 95       	ror	r24
     b2c:	9c 01       	movw	r18, r24
     b2e:	22 0f       	add	r18, r18
     b30:	33 1f       	adc	r19, r19
     b32:	88 0f       	add	r24, r24
     b34:	99 1f       	adc	r25, r25
     b36:	88 0f       	add	r24, r24
     b38:	99 1f       	adc	r25, r25
     b3a:	88 0f       	add	r24, r24
     b3c:	99 1f       	adc	r25, r25
     b3e:	82 0f       	add	r24, r18
     b40:	93 1f       	adc	r25, r19
     b42:	e8 1b       	sub	r30, r24
     b44:	f9 0b       	sbc	r31, r25
     b46:	e0 5d       	subi	r30, 0xD0	; 208
     b48:	e8 83       	st	Y, r30
     b4a:	9a 01       	movw	r18, r20
     b4c:	36 95       	lsr	r19
     b4e:	27 95       	ror	r18
     b50:	36 95       	lsr	r19
     b52:	27 95       	ror	r18
     b54:	36 95       	lsr	r19
     b56:	27 95       	ror	r18
     b58:	a5 ec       	ldi	r26, 0xC5	; 197
     b5a:	b0 e2       	ldi	r27, 0x20	; 32
     b5c:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     b60:	fc 01       	movw	r30, r24
     b62:	f2 95       	swap	r31
     b64:	e2 95       	swap	r30
     b66:	ef 70       	andi	r30, 0x0F	; 15
     b68:	ef 27       	eor	r30, r31
     b6a:	ff 70       	andi	r31, 0x0F	; 15
     b6c:	ef 27       	eor	r30, r31
     b6e:	9f 01       	movw	r18, r30
     b70:	ad ec       	ldi	r26, 0xCD	; 205
     b72:	bc ec       	ldi	r27, 0xCC	; 204
     b74:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     b78:	96 95       	lsr	r25
     b7a:	87 95       	ror	r24
     b7c:	96 95       	lsr	r25
     b7e:	87 95       	ror	r24
     b80:	96 95       	lsr	r25
     b82:	87 95       	ror	r24
     b84:	9c 01       	movw	r18, r24
     b86:	22 0f       	add	r18, r18
     b88:	33 1f       	adc	r19, r19
     b8a:	88 0f       	add	r24, r24
     b8c:	99 1f       	adc	r25, r25
     b8e:	88 0f       	add	r24, r24
     b90:	99 1f       	adc	r25, r25
     b92:	88 0f       	add	r24, r24
     b94:	99 1f       	adc	r25, r25
     b96:	82 0f       	add	r24, r18
     b98:	93 1f       	adc	r25, r19
     b9a:	e8 1b       	sub	r30, r24
     b9c:	f9 0b       	sbc	r31, r25
     b9e:	e0 5d       	subi	r30, 0xD0	; 208
     ba0:	e9 83       	std	Y+1, r30	; 0x01
     ba2:	9a 01       	movw	r18, r20
     ba4:	36 95       	lsr	r19
     ba6:	27 95       	ror	r18
     ba8:	36 95       	lsr	r19
     baa:	27 95       	ror	r18
     bac:	ab e7       	ldi	r26, 0x7B	; 123
     bae:	b4 e1       	ldi	r27, 0x14	; 20
     bb0:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     bb4:	fc 01       	movw	r30, r24
     bb6:	f6 95       	lsr	r31
     bb8:	e7 95       	ror	r30
     bba:	9f 01       	movw	r18, r30
     bbc:	ad ec       	ldi	r26, 0xCD	; 205
     bbe:	bc ec       	ldi	r27, 0xCC	; 204
     bc0:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     bc4:	96 95       	lsr	r25
     bc6:	87 95       	ror	r24
     bc8:	96 95       	lsr	r25
     bca:	87 95       	ror	r24
     bcc:	96 95       	lsr	r25
     bce:	87 95       	ror	r24
     bd0:	9c 01       	movw	r18, r24
     bd2:	22 0f       	add	r18, r18
     bd4:	33 1f       	adc	r19, r19
     bd6:	88 0f       	add	r24, r24
     bd8:	99 1f       	adc	r25, r25
     bda:	88 0f       	add	r24, r24
     bdc:	99 1f       	adc	r25, r25
     bde:	88 0f       	add	r24, r24
     be0:	99 1f       	adc	r25, r25
     be2:	82 0f       	add	r24, r18
     be4:	93 1f       	adc	r25, r19
     be6:	e8 1b       	sub	r30, r24
     be8:	f9 0b       	sbc	r31, r25
     bea:	e0 5d       	subi	r30, 0xD0	; 208
     bec:	ea 83       	std	Y+2, r30	; 0x02
     bee:	9a 01       	movw	r18, r20
     bf0:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     bf4:	fc 01       	movw	r30, r24
     bf6:	f6 95       	lsr	r31
     bf8:	e7 95       	ror	r30
     bfa:	f6 95       	lsr	r31
     bfc:	e7 95       	ror	r30
     bfe:	f6 95       	lsr	r31
     c00:	e7 95       	ror	r30
     c02:	9f 01       	movw	r18, r30
     c04:	0e 94 82 0c 	call	0x1904	; 0x1904 <__umulhisi3>
     c08:	96 95       	lsr	r25
     c0a:	87 95       	ror	r24
     c0c:	96 95       	lsr	r25
     c0e:	87 95       	ror	r24
     c10:	96 95       	lsr	r25
     c12:	87 95       	ror	r24
     c14:	9c 01       	movw	r18, r24
     c16:	22 0f       	add	r18, r18
     c18:	33 1f       	adc	r19, r19
     c1a:	88 0f       	add	r24, r24
     c1c:	99 1f       	adc	r25, r25
     c1e:	88 0f       	add	r24, r24
     c20:	99 1f       	adc	r25, r25
     c22:	88 0f       	add	r24, r24
     c24:	99 1f       	adc	r25, r25
     c26:	82 0f       	add	r24, r18
     c28:	93 1f       	adc	r25, r19
     c2a:	9f 01       	movw	r18, r30
     c2c:	28 1b       	sub	r18, r24
     c2e:	39 0b       	sbc	r19, r25
     c30:	c9 01       	movw	r24, r18
     c32:	80 5d       	subi	r24, 0xD0	; 208
     c34:	8b 83       	std	Y+3, r24	; 0x03
     c36:	cf 01       	movw	r24, r30
     c38:	88 0f       	add	r24, r24
     c3a:	99 1f       	adc	r25, r25
     c3c:	ee 0f       	add	r30, r30
     c3e:	ff 1f       	adc	r31, r31
     c40:	ee 0f       	add	r30, r30
     c42:	ff 1f       	adc	r31, r31
     c44:	ee 0f       	add	r30, r30
     c46:	ff 1f       	adc	r31, r31
     c48:	e8 0f       	add	r30, r24
     c4a:	f9 1f       	adc	r31, r25
     c4c:	4e 1b       	sub	r20, r30
     c4e:	5f 0b       	sbc	r21, r31
     c50:	40 5d       	subi	r20, 0xD0	; 208
     c52:	4c 83       	std	Y+4, r20	; 0x04
     c54:	1d 82       	std	Y+5, r1	; 0x05
     c56:	df 91       	pop	r29
     c58:	cf 91       	pop	r28
     c5a:	08 95       	ret
||||||| .r50
     aec:	cf 93       	push	r28
     aee:	df 93       	push	r29
     af0:	ec 01       	movw	r28, r24
     af2:	ab 01       	movw	r20, r22
     af4:	9b 01       	movw	r18, r22
     af6:	32 95       	swap	r19
     af8:	22 95       	swap	r18
     afa:	2f 70       	andi	r18, 0x0F	; 15
     afc:	23 27       	eor	r18, r19
     afe:	3f 70       	andi	r19, 0x0F	; 15
     b00:	23 27       	eor	r18, r19
     b02:	a7 e4       	ldi	r26, 0x47	; 71
     b04:	b3 e0       	ldi	r27, 0x03	; 3
     b06:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     b0a:	fc 01       	movw	r30, r24
     b0c:	f6 95       	lsr	r31
     b0e:	e7 95       	ror	r30
     b10:	f6 95       	lsr	r31
     b12:	e7 95       	ror	r30
     b14:	f6 95       	lsr	r31
     b16:	e7 95       	ror	r30
     b18:	9f 01       	movw	r18, r30
     b1a:	ad ec       	ldi	r26, 0xCD	; 205
     b1c:	bc ec       	ldi	r27, 0xCC	; 204
     b1e:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     b22:	96 95       	lsr	r25
     b24:	87 95       	ror	r24
     b26:	96 95       	lsr	r25
     b28:	87 95       	ror	r24
     b2a:	96 95       	lsr	r25
     b2c:	87 95       	ror	r24
     b2e:	9c 01       	movw	r18, r24
     b30:	22 0f       	add	r18, r18
     b32:	33 1f       	adc	r19, r19
     b34:	88 0f       	add	r24, r24
     b36:	99 1f       	adc	r25, r25
     b38:	88 0f       	add	r24, r24
     b3a:	99 1f       	adc	r25, r25
     b3c:	88 0f       	add	r24, r24
     b3e:	99 1f       	adc	r25, r25
     b40:	82 0f       	add	r24, r18
     b42:	93 1f       	adc	r25, r19
     b44:	e8 1b       	sub	r30, r24
     b46:	f9 0b       	sbc	r31, r25
     b48:	e0 5d       	subi	r30, 0xD0	; 208
     b4a:	e8 83       	st	Y, r30
     b4c:	9a 01       	movw	r18, r20
     b4e:	36 95       	lsr	r19
     b50:	27 95       	ror	r18
     b52:	36 95       	lsr	r19
     b54:	27 95       	ror	r18
     b56:	36 95       	lsr	r19
     b58:	27 95       	ror	r18
     b5a:	a5 ec       	ldi	r26, 0xC5	; 197
     b5c:	b0 e2       	ldi	r27, 0x20	; 32
     b5e:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     b62:	fc 01       	movw	r30, r24
     b64:	f2 95       	swap	r31
     b66:	e2 95       	swap	r30
     b68:	ef 70       	andi	r30, 0x0F	; 15
     b6a:	ef 27       	eor	r30, r31
     b6c:	ff 70       	andi	r31, 0x0F	; 15
     b6e:	ef 27       	eor	r30, r31
     b70:	9f 01       	movw	r18, r30
     b72:	ad ec       	ldi	r26, 0xCD	; 205
     b74:	bc ec       	ldi	r27, 0xCC	; 204
     b76:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     b7a:	96 95       	lsr	r25
     b7c:	87 95       	ror	r24
     b7e:	96 95       	lsr	r25
     b80:	87 95       	ror	r24
     b82:	96 95       	lsr	r25
     b84:	87 95       	ror	r24
     b86:	9c 01       	movw	r18, r24
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	88 0f       	add	r24, r24
     b8e:	99 1f       	adc	r25, r25
     b90:	88 0f       	add	r24, r24
     b92:	99 1f       	adc	r25, r25
     b94:	88 0f       	add	r24, r24
     b96:	99 1f       	adc	r25, r25
     b98:	82 0f       	add	r24, r18
     b9a:	93 1f       	adc	r25, r19
     b9c:	e8 1b       	sub	r30, r24
     b9e:	f9 0b       	sbc	r31, r25
     ba0:	e0 5d       	subi	r30, 0xD0	; 208
     ba2:	e9 83       	std	Y+1, r30	; 0x01
     ba4:	9a 01       	movw	r18, r20
     ba6:	36 95       	lsr	r19
     ba8:	27 95       	ror	r18
     baa:	36 95       	lsr	r19
     bac:	27 95       	ror	r18
     bae:	ab e7       	ldi	r26, 0x7B	; 123
     bb0:	b4 e1       	ldi	r27, 0x14	; 20
     bb2:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     bb6:	fc 01       	movw	r30, r24
     bb8:	f6 95       	lsr	r31
     bba:	e7 95       	ror	r30
     bbc:	9f 01       	movw	r18, r30
     bbe:	ad ec       	ldi	r26, 0xCD	; 205
     bc0:	bc ec       	ldi	r27, 0xCC	; 204
     bc2:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     bc6:	96 95       	lsr	r25
     bc8:	87 95       	ror	r24
     bca:	96 95       	lsr	r25
     bcc:	87 95       	ror	r24
     bce:	96 95       	lsr	r25
     bd0:	87 95       	ror	r24
     bd2:	9c 01       	movw	r18, r24
     bd4:	22 0f       	add	r18, r18
     bd6:	33 1f       	adc	r19, r19
     bd8:	88 0f       	add	r24, r24
     bda:	99 1f       	adc	r25, r25
     bdc:	88 0f       	add	r24, r24
     bde:	99 1f       	adc	r25, r25
     be0:	88 0f       	add	r24, r24
     be2:	99 1f       	adc	r25, r25
     be4:	82 0f       	add	r24, r18
     be6:	93 1f       	adc	r25, r19
     be8:	e8 1b       	sub	r30, r24
     bea:	f9 0b       	sbc	r31, r25
     bec:	e0 5d       	subi	r30, 0xD0	; 208
     bee:	ea 83       	std	Y+2, r30	; 0x02
     bf0:	9a 01       	movw	r18, r20
     bf2:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     bf6:	fc 01       	movw	r30, r24
     bf8:	f6 95       	lsr	r31
     bfa:	e7 95       	ror	r30
     bfc:	f6 95       	lsr	r31
     bfe:	e7 95       	ror	r30
     c00:	f6 95       	lsr	r31
     c02:	e7 95       	ror	r30
     c04:	9f 01       	movw	r18, r30
     c06:	0e 94 80 0c 	call	0x1900	; 0x1900 <__umulhisi3>
     c0a:	96 95       	lsr	r25
     c0c:	87 95       	ror	r24
     c0e:	96 95       	lsr	r25
     c10:	87 95       	ror	r24
     c12:	96 95       	lsr	r25
     c14:	87 95       	ror	r24
     c16:	9c 01       	movw	r18, r24
     c18:	22 0f       	add	r18, r18
     c1a:	33 1f       	adc	r19, r19
     c1c:	88 0f       	add	r24, r24
     c1e:	99 1f       	adc	r25, r25
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	88 0f       	add	r24, r24
     c26:	99 1f       	adc	r25, r25
     c28:	82 0f       	add	r24, r18
     c2a:	93 1f       	adc	r25, r19
     c2c:	9f 01       	movw	r18, r30
     c2e:	28 1b       	sub	r18, r24
     c30:	39 0b       	sbc	r19, r25
     c32:	c9 01       	movw	r24, r18
     c34:	80 5d       	subi	r24, 0xD0	; 208
     c36:	8b 83       	std	Y+3, r24	; 0x03
     c38:	cf 01       	movw	r24, r30
     c3a:	88 0f       	add	r24, r24
     c3c:	99 1f       	adc	r25, r25
     c3e:	ee 0f       	add	r30, r30
     c40:	ff 1f       	adc	r31, r31
     c42:	ee 0f       	add	r30, r30
     c44:	ff 1f       	adc	r31, r31
     c46:	ee 0f       	add	r30, r30
     c48:	ff 1f       	adc	r31, r31
     c4a:	e8 0f       	add	r30, r24
     c4c:	f9 1f       	adc	r31, r25
     c4e:	4e 1b       	sub	r20, r30
     c50:	5f 0b       	sbc	r21, r31
     c52:	40 5d       	subi	r20, 0xD0	; 208
     c54:	4c 83       	std	Y+4, r20	; 0x04
     c56:	1d 82       	std	Y+5, r1	; 0x05
     c58:	df 91       	pop	r29
     c5a:	cf 91       	pop	r28
     c5c:	08 95       	ret
=======
     dba:	cf 93       	push	r28
     dbc:	df 93       	push	r29
     dbe:	ec 01       	movw	r28, r24
     dc0:	ab 01       	movw	r20, r22
     dc2:	9b 01       	movw	r18, r22
     dc4:	32 95       	swap	r19
     dc6:	22 95       	swap	r18
     dc8:	2f 70       	andi	r18, 0x0F	; 15
     dca:	23 27       	eor	r18, r19
     dcc:	3f 70       	andi	r19, 0x0F	; 15
     dce:	23 27       	eor	r18, r19
     dd0:	a7 e4       	ldi	r26, 0x47	; 71
     dd2:	b3 e0       	ldi	r27, 0x03	; 3
     dd4:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     dd8:	fc 01       	movw	r30, r24
     dda:	f6 95       	lsr	r31
     ddc:	e7 95       	ror	r30
     dde:	f6 95       	lsr	r31
     de0:	e7 95       	ror	r30
     de2:	f6 95       	lsr	r31
     de4:	e7 95       	ror	r30
     de6:	9f 01       	movw	r18, r30
     de8:	ad ec       	ldi	r26, 0xCD	; 205
     dea:	bc ec       	ldi	r27, 0xCC	; 204
     dec:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     df0:	96 95       	lsr	r25
     df2:	87 95       	ror	r24
     df4:	96 95       	lsr	r25
     df6:	87 95       	ror	r24
     df8:	96 95       	lsr	r25
     dfa:	87 95       	ror	r24
     dfc:	9c 01       	movw	r18, r24
     dfe:	22 0f       	add	r18, r18
     e00:	33 1f       	adc	r19, r19
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	88 0f       	add	r24, r24
     e08:	99 1f       	adc	r25, r25
     e0a:	88 0f       	add	r24, r24
     e0c:	99 1f       	adc	r25, r25
     e0e:	82 0f       	add	r24, r18
     e10:	93 1f       	adc	r25, r19
     e12:	e8 1b       	sub	r30, r24
     e14:	f9 0b       	sbc	r31, r25
     e16:	e0 5d       	subi	r30, 0xD0	; 208
     e18:	e8 83       	st	Y, r30
     e1a:	9a 01       	movw	r18, r20
     e1c:	36 95       	lsr	r19
     e1e:	27 95       	ror	r18
     e20:	36 95       	lsr	r19
     e22:	27 95       	ror	r18
     e24:	36 95       	lsr	r19
     e26:	27 95       	ror	r18
     e28:	a5 ec       	ldi	r26, 0xC5	; 197
     e2a:	b0 e2       	ldi	r27, 0x20	; 32
     e2c:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     e30:	fc 01       	movw	r30, r24
     e32:	f2 95       	swap	r31
     e34:	e2 95       	swap	r30
     e36:	ef 70       	andi	r30, 0x0F	; 15
     e38:	ef 27       	eor	r30, r31
     e3a:	ff 70       	andi	r31, 0x0F	; 15
     e3c:	ef 27       	eor	r30, r31
     e3e:	9f 01       	movw	r18, r30
     e40:	ad ec       	ldi	r26, 0xCD	; 205
     e42:	bc ec       	ldi	r27, 0xCC	; 204
     e44:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     e48:	96 95       	lsr	r25
     e4a:	87 95       	ror	r24
     e4c:	96 95       	lsr	r25
     e4e:	87 95       	ror	r24
     e50:	96 95       	lsr	r25
     e52:	87 95       	ror	r24
     e54:	9c 01       	movw	r18, r24
     e56:	22 0f       	add	r18, r18
     e58:	33 1f       	adc	r19, r19
     e5a:	88 0f       	add	r24, r24
     e5c:	99 1f       	adc	r25, r25
     e5e:	88 0f       	add	r24, r24
     e60:	99 1f       	adc	r25, r25
     e62:	88 0f       	add	r24, r24
     e64:	99 1f       	adc	r25, r25
     e66:	82 0f       	add	r24, r18
     e68:	93 1f       	adc	r25, r19
     e6a:	e8 1b       	sub	r30, r24
     e6c:	f9 0b       	sbc	r31, r25
     e6e:	e0 5d       	subi	r30, 0xD0	; 208
     e70:	e9 83       	std	Y+1, r30	; 0x01
     e72:	9a 01       	movw	r18, r20
     e74:	36 95       	lsr	r19
     e76:	27 95       	ror	r18
     e78:	36 95       	lsr	r19
     e7a:	27 95       	ror	r18
     e7c:	ab e7       	ldi	r26, 0x7B	; 123
     e7e:	b4 e1       	ldi	r27, 0x14	; 20
     e80:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     e84:	fc 01       	movw	r30, r24
     e86:	f6 95       	lsr	r31
     e88:	e7 95       	ror	r30
     e8a:	9f 01       	movw	r18, r30
     e8c:	ad ec       	ldi	r26, 0xCD	; 205
     e8e:	bc ec       	ldi	r27, 0xCC	; 204
     e90:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     e94:	96 95       	lsr	r25
     e96:	87 95       	ror	r24
     e98:	96 95       	lsr	r25
     e9a:	87 95       	ror	r24
     e9c:	96 95       	lsr	r25
     e9e:	87 95       	ror	r24
     ea0:	9c 01       	movw	r18, r24
     ea2:	22 0f       	add	r18, r18
     ea4:	33 1f       	adc	r19, r19
     ea6:	88 0f       	add	r24, r24
     ea8:	99 1f       	adc	r25, r25
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	88 0f       	add	r24, r24
     eb0:	99 1f       	adc	r25, r25
     eb2:	82 0f       	add	r24, r18
     eb4:	93 1f       	adc	r25, r19
     eb6:	e8 1b       	sub	r30, r24
     eb8:	f9 0b       	sbc	r31, r25
     eba:	e0 5d       	subi	r30, 0xD0	; 208
     ebc:	ea 83       	std	Y+2, r30	; 0x02
     ebe:	9a 01       	movw	r18, r20
     ec0:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     ec4:	fc 01       	movw	r30, r24
     ec6:	f6 95       	lsr	r31
     ec8:	e7 95       	ror	r30
     eca:	f6 95       	lsr	r31
     ecc:	e7 95       	ror	r30
     ece:	f6 95       	lsr	r31
     ed0:	e7 95       	ror	r30
     ed2:	9f 01       	movw	r18, r30
     ed4:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
     ed8:	96 95       	lsr	r25
     eda:	87 95       	ror	r24
     edc:	96 95       	lsr	r25
     ede:	87 95       	ror	r24
     ee0:	96 95       	lsr	r25
     ee2:	87 95       	ror	r24
     ee4:	9c 01       	movw	r18, r24
     ee6:	22 0f       	add	r18, r18
     ee8:	33 1f       	adc	r19, r19
     eea:	88 0f       	add	r24, r24
     eec:	99 1f       	adc	r25, r25
     eee:	88 0f       	add	r24, r24
     ef0:	99 1f       	adc	r25, r25
     ef2:	88 0f       	add	r24, r24
     ef4:	99 1f       	adc	r25, r25
     ef6:	82 0f       	add	r24, r18
     ef8:	93 1f       	adc	r25, r19
     efa:	9f 01       	movw	r18, r30
     efc:	28 1b       	sub	r18, r24
     efe:	39 0b       	sbc	r19, r25
     f00:	c9 01       	movw	r24, r18
     f02:	80 5d       	subi	r24, 0xD0	; 208
     f04:	8b 83       	std	Y+3, r24	; 0x03
     f06:	cf 01       	movw	r24, r30
     f08:	88 0f       	add	r24, r24
     f0a:	99 1f       	adc	r25, r25
     f0c:	ee 0f       	add	r30, r30
     f0e:	ff 1f       	adc	r31, r31
     f10:	ee 0f       	add	r30, r30
     f12:	ff 1f       	adc	r31, r31
     f14:	ee 0f       	add	r30, r30
     f16:	ff 1f       	adc	r31, r31
     f18:	e8 0f       	add	r30, r24
     f1a:	f9 1f       	adc	r31, r25
     f1c:	4e 1b       	sub	r20, r30
     f1e:	5f 0b       	sbc	r21, r31
     f20:	40 5d       	subi	r20, 0xD0	; 208
     f22:	4c 83       	std	Y+4, r20	; 0x04
     f24:	1d 82       	std	Y+5, r1	; 0x05
     f26:	df 91       	pop	r29
     f28:	cf 91       	pop	r28
     f2a:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000c5c <setRelais>:
     c5c:	80 93 74 04 	sts	0x0474, r24	; 0x800474 <activeRelais>
     c60:	98 2f       	mov	r25, r24
     c62:	99 0f       	add	r25, r25
     c64:	99 0f       	add	r25, r25
     c66:	92 bb       	out	0x12, r25	; 18
     c68:	80 7c       	andi	r24, 0xC0	; 192
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	95 95       	asr	r25
     c6e:	87 95       	ror	r24
     c70:	95 95       	asr	r25
     c72:	87 95       	ror	r24
     c74:	95 95       	asr	r25
     c76:	87 95       	ror	r24
     c78:	95 95       	asr	r25
     c7a:	87 95       	ror	r24
     c7c:	85 bb       	out	0x15, r24	; 21
     c7e:	08 95       	ret
||||||| .r50
00000c5e <setRelais>:
     c5e:	80 93 74 04 	sts	0x0474, r24	; 0x800474 <activeRelais>
     c62:	98 2f       	mov	r25, r24
     c64:	99 0f       	add	r25, r25
     c66:	99 0f       	add	r25, r25
     c68:	92 bb       	out	0x12, r25	; 18
     c6a:	80 7c       	andi	r24, 0xC0	; 192
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	95 95       	asr	r25
     c70:	87 95       	ror	r24
     c72:	95 95       	asr	r25
     c74:	87 95       	ror	r24
     c76:	95 95       	asr	r25
     c78:	87 95       	ror	r24
     c7a:	95 95       	asr	r25
     c7c:	87 95       	ror	r24
     c7e:	85 bb       	out	0x15, r24	; 21
     c80:	08 95       	ret
=======
00000f2c <setRelais>:
     f2c:	80 93 c8 04 	sts	0x04C8, r24	; 0x8004c8 <activeRelais>
     f30:	98 2f       	mov	r25, r24
     f32:	99 0f       	add	r25, r25
     f34:	99 0f       	add	r25, r25
     f36:	92 bb       	out	0x12, r25	; 18
     f38:	80 7c       	andi	r24, 0xC0	; 192
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	95 95       	asr	r25
     f3e:	87 95       	ror	r24
     f40:	95 95       	asr	r25
     f42:	87 95       	ror	r24
     f44:	95 95       	asr	r25
     f46:	87 95       	ror	r24
     f48:	95 95       	asr	r25
     f4a:	87 95       	ror	r24
     f4c:	85 bb       	out	0x15, r24	; 21
     f4e:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000c80 <timerInit>:
     c80:	8e b5       	in	r24, 0x2e	; 46
     c82:	89 60       	ori	r24, 0x09	; 9
     c84:	8e bd       	out	0x2e, r24	; 46
     c86:	89 b7       	in	r24, 0x39	; 57
     c88:	80 61       	ori	r24, 0x10	; 16
     c8a:	89 bf       	out	0x39, r24	; 57
     c8c:	8a e2       	ldi	r24, 0x2A	; 42
     c8e:	94 e0       	ldi	r25, 0x04	; 4
     c90:	9b bd       	out	0x2b, r25	; 43
     c92:	8a bd       	out	0x2a, r24	; 42
     c94:	08 95       	ret
||||||| .r50
00000c82 <timerInit>:
     c82:	8e b5       	in	r24, 0x2e	; 46
     c84:	89 60       	ori	r24, 0x09	; 9
     c86:	8e bd       	out	0x2e, r24	; 46
     c88:	89 b7       	in	r24, 0x39	; 57
     c8a:	80 61       	ori	r24, 0x10	; 16
     c8c:	89 bf       	out	0x39, r24	; 57
     c8e:	8a e2       	ldi	r24, 0x2A	; 42
     c90:	94 e0       	ldi	r25, 0x04	; 4
     c92:	9b bd       	out	0x2b, r25	; 43
     c94:	8a bd       	out	0x2a, r24	; 42
     c96:	08 95       	ret
=======
00000f50 <timerInit>:
     f50:	8e b5       	in	r24, 0x2e	; 46
     f52:	89 60       	ori	r24, 0x09	; 9
     f54:	8e bd       	out	0x2e, r24	; 46
     f56:	89 b7       	in	r24, 0x39	; 57
     f58:	80 61       	ori	r24, 0x10	; 16
     f5a:	89 bf       	out	0x39, r24	; 57
     f5c:	8a e2       	ldi	r24, 0x2A	; 42
     f5e:	94 e0       	ldi	r25, 0x04	; 4
     f60:	9b bd       	out	0x2b, r25	; 43
     f62:	8a bd       	out	0x2a, r24	; 42
     f64:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000c96 <putCrc8>:
     c96:	fc 01       	movw	r30, r24
     c98:	60 81       	ld	r22, Z
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	83 e7       	ldi	r24, 0x73	; 115
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	0e 94 75 05 	call	0xaea	; 0xaea <valToStr>
     ca4:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <tmp.2786+0x5>
     ca8:	88 23       	and	r24, r24
     caa:	d9 f0       	breq	.+54     	; 0xce2 <putCrc8+0x4c>
     cac:	e4 e7       	ldi	r30, 0x74	; 116
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	80 53       	subi	r24, 0x30	; 48
     cb4:	8a 30       	cpi	r24, 0x0A	; 10
     cb6:	08 f4       	brcc	.+2      	; 0xcba <putCrc8+0x24>
     cb8:	9f 5f       	subi	r25, 0xFF	; 255
     cba:	81 91       	ld	r24, Z+
     cbc:	81 11       	cpse	r24, r1
     cbe:	f9 cf       	rjmp	.-14     	; 0xcb2 <putCrc8+0x1c>
     cc0:	ae e6       	ldi	r26, 0x6E	; 110
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	09 c0       	rjmp	.+18     	; 0xcd8 <putCrc8+0x42>
     cc6:	91 30       	cpi	r25, 0x01	; 1
     cc8:	61 f0       	breq	.+24     	; 0xce2 <putCrc8+0x4c>
     cca:	e3 e7       	ldi	r30, 0x73	; 115
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	81 81       	ldd	r24, Z+1	; 0x01
     cd0:	81 93       	st	Z+, r24
     cd2:	81 11       	cpse	r24, r1
     cd4:	fc cf       	rjmp	.-8      	; 0xcce <putCrc8+0x38>
     cd6:	91 50       	subi	r25, 0x01	; 1
     cd8:	15 96       	adiw	r26, 0x05	; 5
     cda:	8c 91       	ld	r24, X
     cdc:	15 97       	sbiw	r26, 0x05	; 5
     cde:	80 33       	cpi	r24, 0x30	; 48
     ce0:	91 f3       	breq	.-28     	; 0xcc6 <putCrc8+0x30>
     ce2:	ee e6       	ldi	r30, 0x6E	; 110
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	01 90       	ld	r0, Z+
     ce8:	00 20       	and	r0, r0
     cea:	e9 f7       	brne	.-6      	; 0xce6 <putCrc8+0x50>
     cec:	31 97       	sbiw	r30, 0x01	; 1
     cee:	8d e0       	ldi	r24, 0x0D	; 13
     cf0:	9a e0       	ldi	r25, 0x0A	; 10
     cf2:	91 83       	std	Z+1, r25	; 0x01
     cf4:	80 83       	st	Z, r24
     cf6:	12 82       	std	Z+2, r1	; 0x02
     cf8:	8e e6       	ldi	r24, 0x6E	; 110
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	08 95       	ret
||||||| .r50
00000c98 <putCrc8>:
     c98:	fc 01       	movw	r30, r24
     c9a:	60 81       	ld	r22, Z
     c9c:	70 e0       	ldi	r23, 0x00	; 0
     c9e:	83 e7       	ldi	r24, 0x73	; 115
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	0e 94 76 05 	call	0xaec	; 0xaec <valToStr>
     ca6:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <tmp.2786+0x5>
     caa:	88 23       	and	r24, r24
     cac:	d9 f0       	breq	.+54     	; 0xce4 <putCrc8+0x4c>
     cae:	e4 e7       	ldi	r30, 0x74	; 116
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	80 53       	subi	r24, 0x30	; 48
     cb6:	8a 30       	cpi	r24, 0x0A	; 10
     cb8:	08 f4       	brcc	.+2      	; 0xcbc <putCrc8+0x24>
     cba:	9f 5f       	subi	r25, 0xFF	; 255
     cbc:	81 91       	ld	r24, Z+
     cbe:	81 11       	cpse	r24, r1
     cc0:	f9 cf       	rjmp	.-14     	; 0xcb4 <putCrc8+0x1c>
     cc2:	ae e6       	ldi	r26, 0x6E	; 110
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	09 c0       	rjmp	.+18     	; 0xcda <putCrc8+0x42>
     cc8:	91 30       	cpi	r25, 0x01	; 1
     cca:	61 f0       	breq	.+24     	; 0xce4 <putCrc8+0x4c>
     ccc:	e3 e7       	ldi	r30, 0x73	; 115
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	81 81       	ldd	r24, Z+1	; 0x01
     cd2:	81 93       	st	Z+, r24
     cd4:	81 11       	cpse	r24, r1
     cd6:	fc cf       	rjmp	.-8      	; 0xcd0 <putCrc8+0x38>
     cd8:	91 50       	subi	r25, 0x01	; 1
     cda:	15 96       	adiw	r26, 0x05	; 5
     cdc:	8c 91       	ld	r24, X
     cde:	15 97       	sbiw	r26, 0x05	; 5
     ce0:	80 33       	cpi	r24, 0x30	; 48
     ce2:	91 f3       	breq	.-28     	; 0xcc8 <putCrc8+0x30>
     ce4:	ee e6       	ldi	r30, 0x6E	; 110
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	01 90       	ld	r0, Z+
     cea:	00 20       	and	r0, r0
     cec:	e9 f7       	brne	.-6      	; 0xce8 <putCrc8+0x50>
     cee:	31 97       	sbiw	r30, 0x01	; 1
     cf0:	8d e0       	ldi	r24, 0x0D	; 13
     cf2:	9a e0       	ldi	r25, 0x0A	; 10
     cf4:	91 83       	std	Z+1, r25	; 0x01
     cf6:	80 83       	st	Z, r24
     cf8:	12 82       	std	Z+2, r1	; 0x02
     cfa:	8e e6       	ldi	r24, 0x6E	; 110
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	08 95       	ret
=======
00000f66 <putCrc8>:
     f66:	fc 01       	movw	r30, r24
     f68:	60 81       	ld	r22, Z
     f6a:	70 e0       	ldi	r23, 0x00	; 0
     f6c:	88 e7       	ldi	r24, 0x78	; 120
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	0e 94 dd 06 	call	0xdba	; 0xdba <valToStr>
     f74:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <tmp.2823+0x5>
     f78:	88 23       	and	r24, r24
     f7a:	d9 f0       	breq	.+54     	; 0xfb2 <putCrc8+0x4c>
     f7c:	e9 e7       	ldi	r30, 0x79	; 121
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	80 53       	subi	r24, 0x30	; 48
     f84:	8a 30       	cpi	r24, 0x0A	; 10
     f86:	08 f4       	brcc	.+2      	; 0xf8a <putCrc8+0x24>
     f88:	9f 5f       	subi	r25, 0xFF	; 255
     f8a:	81 91       	ld	r24, Z+
     f8c:	81 11       	cpse	r24, r1
     f8e:	f9 cf       	rjmp	.-14     	; 0xf82 <putCrc8+0x1c>
     f90:	a3 e7       	ldi	r26, 0x73	; 115
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	09 c0       	rjmp	.+18     	; 0xfa8 <putCrc8+0x42>
     f96:	91 30       	cpi	r25, 0x01	; 1
     f98:	61 f0       	breq	.+24     	; 0xfb2 <putCrc8+0x4c>
     f9a:	e8 e7       	ldi	r30, 0x78	; 120
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	81 81       	ldd	r24, Z+1	; 0x01
     fa0:	81 93       	st	Z+, r24
     fa2:	81 11       	cpse	r24, r1
     fa4:	fc cf       	rjmp	.-8      	; 0xf9e <putCrc8+0x38>
     fa6:	91 50       	subi	r25, 0x01	; 1
     fa8:	15 96       	adiw	r26, 0x05	; 5
     faa:	8c 91       	ld	r24, X
     fac:	15 97       	sbiw	r26, 0x05	; 5
     fae:	80 33       	cpi	r24, 0x30	; 48
     fb0:	91 f3       	breq	.-28     	; 0xf96 <putCrc8+0x30>
     fb2:	e3 e7       	ldi	r30, 0x73	; 115
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	01 90       	ld	r0, Z+
     fb8:	00 20       	and	r0, r0
     fba:	e9 f7       	brne	.-6      	; 0xfb6 <putCrc8+0x50>
     fbc:	31 97       	sbiw	r30, 0x01	; 1
     fbe:	8d e0       	ldi	r24, 0x0D	; 13
     fc0:	9a e0       	ldi	r25, 0x0A	; 10
     fc2:	91 83       	std	Z+1, r25	; 0x01
     fc4:	80 83       	st	Z, r24
     fc6:	12 82       	std	Z+2, r1	; 0x02
     fc8:	83 e7       	ldi	r24, 0x73	; 115
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000cfe <crc8Update>:
     cfe:	86 27       	eor	r24, r22
     d00:	98 e0       	ldi	r25, 0x08	; 8
     d02:	27 e0       	ldi	r18, 0x07	; 7
     d04:	88 23       	and	r24, r24
     d06:	1c f4       	brge	.+6      	; 0xd0e <crc8Update+0x10>
     d08:	88 0f       	add	r24, r24
     d0a:	82 27       	eor	r24, r18
     d0c:	01 c0       	rjmp	.+2      	; 0xd10 <crc8Update+0x12>
     d0e:	88 0f       	add	r24, r24
     d10:	91 50       	subi	r25, 0x01	; 1
     d12:	c1 f7       	brne	.-16     	; 0xd04 <crc8Update+0x6>
     d14:	80 93 3e 04 	sts	0x043E, r24	; 0x80043e <data.2792>
     d18:	08 95       	ret
||||||| .r50
00000d00 <crc8Update>:
     d00:	86 27       	eor	r24, r22
     d02:	98 e0       	ldi	r25, 0x08	; 8
     d04:	27 e0       	ldi	r18, 0x07	; 7
     d06:	88 23       	and	r24, r24
     d08:	1c f4       	brge	.+6      	; 0xd10 <crc8Update+0x10>
     d0a:	88 0f       	add	r24, r24
     d0c:	82 27       	eor	r24, r18
     d0e:	01 c0       	rjmp	.+2      	; 0xd12 <crc8Update+0x12>
     d10:	88 0f       	add	r24, r24
     d12:	91 50       	subi	r25, 0x01	; 1
     d14:	c1 f7       	brne	.-16     	; 0xd06 <crc8Update+0x6>
     d16:	80 93 3e 04 	sts	0x043E, r24	; 0x80043e <data.2792>
     d1a:	08 95       	ret
=======
00000fce <crc8Update>:
     fce:	86 27       	eor	r24, r22
     fd0:	98 e0       	ldi	r25, 0x08	; 8
     fd2:	27 e0       	ldi	r18, 0x07	; 7
     fd4:	88 23       	and	r24, r24
     fd6:	1c f4       	brge	.+6      	; 0xfde <crc8Update+0x10>
     fd8:	88 0f       	add	r24, r24
     fda:	82 27       	eor	r24, r18
     fdc:	01 c0       	rjmp	.+2      	; 0xfe0 <crc8Update+0x12>
     fde:	88 0f       	add	r24, r24
     fe0:	91 50       	subi	r25, 0x01	; 1
     fe2:	c1 f7       	brne	.-16     	; 0xfd4 <crc8Update+0x6>
     fe4:	80 93 7b 04 	sts	0x047B, r24	; 0x80047b <data.2829>
     fe8:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000d1a <readRingBuff>:
     d1a:	cf 93       	push	r28
     d1c:	df 93       	push	r29
     d1e:	ec 01       	movw	r28, r24
     d20:	0e 94 3c 05 	call	0xa78	; 0xa78 <uart_getc>
     d24:	90 fd       	sbrc	r25, 0
     d26:	32 c0       	rjmp	.+100    	; 0xd8c <readRingBuff+0x72>
     d28:	81 30       	cpi	r24, 0x01	; 1
     d2a:	21 e0       	ldi	r18, 0x01	; 1
     d2c:	92 07       	cpc	r25, r18
     d2e:	20 f0       	brcs	.+8      	; 0xd38 <readRingBuff+0x1e>
     d30:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d34:	80 e0       	ldi	r24, 0x00	; 0
     d36:	2b c0       	rjmp	.+86     	; 0xd8e <readRingBuff+0x74>
     d38:	9c 01       	movw	r18, r24
     d3a:	33 27       	eor	r19, r19
     d3c:	2a 30       	cpi	r18, 0x0A	; 10
     d3e:	31 05       	cpc	r19, r1
     d40:	19 f0       	breq	.+6      	; 0xd48 <readRingBuff+0x2e>
     d42:	2d 30       	cpi	r18, 0x0D	; 13
     d44:	31 05       	cpc	r19, r1
     d46:	49 f4       	brne	.+18     	; 0xd5a <readRingBuff+0x40>
     d48:	80 91 3d 04 	lds	r24, 0x043D	; 0x80043d <index.2799>
     d4c:	c8 0f       	add	r28, r24
     d4e:	d1 1d       	adc	r29, r1
     d50:	18 82       	st	Y, r1
     d52:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	1a c0       	rjmp	.+52     	; 0xd8e <readRingBuff+0x74>
     d5a:	20 91 3d 04 	lds	r18, 0x043D	; 0x80043d <index.2799>
     d5e:	20 34       	cpi	r18, 0x40	; 64
     d60:	20 f0       	brcs	.+8      	; 0xd6a <readRingBuff+0x50>
     d62:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d66:	80 e0       	ldi	r24, 0x00	; 0
     d68:	12 c0       	rjmp	.+36     	; 0xd8e <readRingBuff+0x74>
     d6a:	91 e0       	ldi	r25, 0x01	; 1
     d6c:	92 0f       	add	r25, r18
     d6e:	90 93 3d 04 	sts	0x043D, r25	; 0x80043d <index.2799>
     d72:	fe 01       	movw	r30, r28
     d74:	e2 0f       	add	r30, r18
     d76:	f1 1d       	adc	r31, r1
     d78:	80 83       	st	Z, r24
     d7a:	c0 5c       	subi	r28, 0xC0	; 192
     d7c:	df 4f       	sbci	r29, 0xFF	; 255
     d7e:	88 81       	ld	r24, Y
     d80:	99 81       	ldd	r25, Y+1	; 0x01
     d82:	01 96       	adiw	r24, 0x01	; 1
     d84:	99 83       	std	Y+1, r25	; 0x01
     d86:	88 83       	st	Y, r24
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	01 c0       	rjmp	.+2      	; 0xd8e <readRingBuff+0x74>
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	df 91       	pop	r29
     d90:	cf 91       	pop	r28
     d92:	08 95       	ret
||||||| .r50
00000d1c <readRingBuff>:
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	ec 01       	movw	r28, r24
     d22:	0e 94 3d 05 	call	0xa7a	; 0xa7a <uart_getc>
     d26:	90 fd       	sbrc	r25, 0
     d28:	32 c0       	rjmp	.+100    	; 0xd8e <readRingBuff+0x72>
     d2a:	81 30       	cpi	r24, 0x01	; 1
     d2c:	21 e0       	ldi	r18, 0x01	; 1
     d2e:	92 07       	cpc	r25, r18
     d30:	20 f0       	brcs	.+8      	; 0xd3a <readRingBuff+0x1e>
     d32:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	2b c0       	rjmp	.+86     	; 0xd90 <readRingBuff+0x74>
     d3a:	9c 01       	movw	r18, r24
     d3c:	33 27       	eor	r19, r19
     d3e:	2a 30       	cpi	r18, 0x0A	; 10
     d40:	31 05       	cpc	r19, r1
     d42:	19 f0       	breq	.+6      	; 0xd4a <readRingBuff+0x2e>
     d44:	2d 30       	cpi	r18, 0x0D	; 13
     d46:	31 05       	cpc	r19, r1
     d48:	49 f4       	brne	.+18     	; 0xd5c <readRingBuff+0x40>
     d4a:	80 91 3d 04 	lds	r24, 0x043D	; 0x80043d <index.2799>
     d4e:	c8 0f       	add	r28, r24
     d50:	d1 1d       	adc	r29, r1
     d52:	18 82       	st	Y, r1
     d54:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d58:	81 e0       	ldi	r24, 0x01	; 1
     d5a:	1a c0       	rjmp	.+52     	; 0xd90 <readRingBuff+0x74>
     d5c:	20 91 3d 04 	lds	r18, 0x043D	; 0x80043d <index.2799>
     d60:	20 34       	cpi	r18, 0x40	; 64
     d62:	20 f0       	brcs	.+8      	; 0xd6c <readRingBuff+0x50>
     d64:	10 92 3d 04 	sts	0x043D, r1	; 0x80043d <index.2799>
     d68:	80 e0       	ldi	r24, 0x00	; 0
     d6a:	12 c0       	rjmp	.+36     	; 0xd90 <readRingBuff+0x74>
     d6c:	91 e0       	ldi	r25, 0x01	; 1
     d6e:	92 0f       	add	r25, r18
     d70:	90 93 3d 04 	sts	0x043D, r25	; 0x80043d <index.2799>
     d74:	fe 01       	movw	r30, r28
     d76:	e2 0f       	add	r30, r18
     d78:	f1 1d       	adc	r31, r1
     d7a:	80 83       	st	Z, r24
     d7c:	c0 5c       	subi	r28, 0xC0	; 192
     d7e:	df 4f       	sbci	r29, 0xFF	; 255
     d80:	88 81       	ld	r24, Y
     d82:	99 81       	ldd	r25, Y+1	; 0x01
     d84:	01 96       	adiw	r24, 0x01	; 1
     d86:	99 83       	std	Y+1, r25	; 0x01
     d88:	88 83       	st	Y, r24
     d8a:	80 e0       	ldi	r24, 0x00	; 0
     d8c:	01 c0       	rjmp	.+2      	; 0xd90 <readRingBuff+0x74>
     d8e:	80 e0       	ldi	r24, 0x00	; 0
     d90:	df 91       	pop	r29
     d92:	cf 91       	pop	r28
     d94:	08 95       	ret
=======
00000fea <readRingBuff>:
     fea:	cf 93       	push	r28
     fec:	df 93       	push	r29
     fee:	ec 01       	movw	r28, r24
     ff0:	0e 94 a4 06 	call	0xd48	; 0xd48 <uart_getc>
     ff4:	90 fd       	sbrc	r25, 0
     ff6:	32 c0       	rjmp	.+100    	; 0x105c <readRingBuff+0x72>
     ff8:	81 30       	cpi	r24, 0x01	; 1
     ffa:	21 e0       	ldi	r18, 0x01	; 1
     ffc:	92 07       	cpc	r25, r18
     ffe:	20 f0       	brcs	.+8      	; 0x1008 <readRingBuff+0x1e>
    1000:	10 92 7a 04 	sts	0x047A, r1	; 0x80047a <index.2836>
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	2b c0       	rjmp	.+86     	; 0x105e <readRingBuff+0x74>
    1008:	9c 01       	movw	r18, r24
    100a:	33 27       	eor	r19, r19
    100c:	2a 30       	cpi	r18, 0x0A	; 10
    100e:	31 05       	cpc	r19, r1
    1010:	19 f0       	breq	.+6      	; 0x1018 <readRingBuff+0x2e>
    1012:	2d 30       	cpi	r18, 0x0D	; 13
    1014:	31 05       	cpc	r19, r1
    1016:	49 f4       	brne	.+18     	; 0x102a <readRingBuff+0x40>
    1018:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <index.2836>
    101c:	c8 0f       	add	r28, r24
    101e:	d1 1d       	adc	r29, r1
    1020:	18 82       	st	Y, r1
    1022:	10 92 7a 04 	sts	0x047A, r1	; 0x80047a <index.2836>
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	1a c0       	rjmp	.+52     	; 0x105e <readRingBuff+0x74>
    102a:	20 91 7a 04 	lds	r18, 0x047A	; 0x80047a <index.2836>
    102e:	20 34       	cpi	r18, 0x40	; 64
    1030:	20 f0       	brcs	.+8      	; 0x103a <readRingBuff+0x50>
    1032:	10 92 7a 04 	sts	0x047A, r1	; 0x80047a <index.2836>
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	12 c0       	rjmp	.+36     	; 0x105e <readRingBuff+0x74>
    103a:	91 e0       	ldi	r25, 0x01	; 1
    103c:	92 0f       	add	r25, r18
    103e:	90 93 7a 04 	sts	0x047A, r25	; 0x80047a <index.2836>
    1042:	fe 01       	movw	r30, r28
    1044:	e2 0f       	add	r30, r18
    1046:	f1 1d       	adc	r31, r1
    1048:	80 83       	st	Z, r24
    104a:	c0 5c       	subi	r28, 0xC0	; 192
    104c:	df 4f       	sbci	r29, 0xFF	; 255
    104e:	88 81       	ld	r24, Y
    1050:	99 81       	ldd	r25, Y+1	; 0x01
    1052:	01 96       	adiw	r24, 0x01	; 1
    1054:	99 83       	std	Y+1, r25	; 0x01
    1056:	88 83       	st	Y, r24
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	01 c0       	rjmp	.+2      	; 0x105e <readRingBuff+0x74>
    105c:	80 e0       	ldi	r24, 0x00	; 0
    105e:	df 91       	pop	r29
    1060:	cf 91       	pop	r28
    1062:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000d94 <glcdPrintInfo>:
     d94:	1f 93       	push	r17
     d96:	cf 93       	push	r28
     d98:	df 93       	push	r29
     d9a:	ec 01       	movw	r28, r24
     d9c:	40 e0       	ldi	r20, 0x00	; 0
     d9e:	68 e3       	ldi	r22, 0x38	; 56
     da0:	8a ea       	ldi	r24, 0xAA	; 170
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     da8:	40 e0       	ldi	r20, 0x00	; 0
     daa:	68 e2       	ldi	r22, 0x28	; 40
     dac:	88 eb       	ldi	r24, 0xB8	; 184
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     db4:	40 e0       	ldi	r20, 0x00	; 0
     db6:	60 e2       	ldi	r22, 0x20	; 32
     db8:	85 ec       	ldi	r24, 0xC5	; 197
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     dc0:	86 e0       	ldi	r24, 0x06	; 6
     dc2:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <calcXWidth>
     dc6:	18 2f       	mov	r17, r24
     dc8:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
     dcc:	41 2f       	mov	r20, r17
     dce:	60 e2       	ldi	r22, 0x20	; 32
     dd0:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     dd4:	40 e0       	ldi	r20, 0x00	; 0
     dd6:	68 e1       	ldi	r22, 0x18	; 24
     dd8:	8b ec       	ldi	r24, 0xCB	; 203
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     de0:	89 e0       	ldi	r24, 0x09	; 9
     de2:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <calcXWidth>
     de6:	48 2f       	mov	r20, r24
     de8:	68 e1       	ldi	r22, 0x18	; 24
     dea:	ce 01       	movw	r24, r28
     dec:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     df0:	40 e0       	ldi	r20, 0x00	; 0
     df2:	60 e1       	ldi	r22, 0x10	; 16
     df4:	83 ed       	ldi	r24, 0xD3	; 211
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	0e 94 92 04 	call	0x924	; 0x924 <glcdPuts>
     dfc:	df 91       	pop	r29
     dfe:	cf 91       	pop	r28
     e00:	1f 91       	pop	r17
     e02:	08 95       	ret
||||||| .r50
00000d96 <glcdPrintInfo>:
     d96:	1f 93       	push	r17
     d98:	cf 93       	push	r28
     d9a:	df 93       	push	r29
     d9c:	ec 01       	movw	r28, r24
     d9e:	40 e0       	ldi	r20, 0x00	; 0
     da0:	68 e3       	ldi	r22, 0x38	; 56
     da2:	8a ea       	ldi	r24, 0xAA	; 170
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     daa:	40 e0       	ldi	r20, 0x00	; 0
     dac:	68 e2       	ldi	r22, 0x28	; 40
     dae:	88 eb       	ldi	r24, 0xB8	; 184
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     db6:	40 e0       	ldi	r20, 0x00	; 0
     db8:	60 e2       	ldi	r22, 0x20	; 32
     dba:	85 ec       	ldi	r24, 0xC5	; 197
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     dc2:	86 e0       	ldi	r24, 0x06	; 6
     dc4:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <calcXWidth>
     dc8:	18 2f       	mov	r17, r24
     dca:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
     dce:	41 2f       	mov	r20, r17
     dd0:	60 e2       	ldi	r22, 0x20	; 32
     dd2:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     dd6:	40 e0       	ldi	r20, 0x00	; 0
     dd8:	68 e1       	ldi	r22, 0x18	; 24
     dda:	8b ec       	ldi	r24, 0xCB	; 203
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     de2:	89 e0       	ldi	r24, 0x09	; 9
     de4:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <calcXWidth>
     de8:	48 2f       	mov	r20, r24
     dea:	68 e1       	ldi	r22, 0x18	; 24
     dec:	ce 01       	movw	r24, r28
     dee:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     df2:	40 e0       	ldi	r20, 0x00	; 0
     df4:	60 e1       	ldi	r22, 0x10	; 16
     df6:	83 ed       	ldi	r24, 0xD3	; 211
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	0e 94 93 04 	call	0x926	; 0x926 <glcdPuts>
     dfe:	df 91       	pop	r29
     e00:	cf 91       	pop	r28
     e02:	1f 91       	pop	r17
     e04:	08 95       	ret
=======
00001064 <glcdPrintInfo>:
    1064:	1f 93       	push	r17
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	ec 01       	movw	r28, r24
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	68 e3       	ldi	r22, 0x38	; 56
    1070:	84 ed       	ldi	r24, 0xD4	; 212
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    1078:	40 e0       	ldi	r20, 0x00	; 0
    107a:	68 e2       	ldi	r22, 0x28	; 40
    107c:	82 ee       	ldi	r24, 0xE2	; 226
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    1084:	40 e0       	ldi	r20, 0x00	; 0
    1086:	60 e2       	ldi	r22, 0x20	; 32
    1088:	8f ee       	ldi	r24, 0xEF	; 239
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    1090:	86 e0       	ldi	r24, 0x06	; 6
    1092:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    1096:	18 2f       	mov	r17, r24
    1098:	0e 94 ab 01 	call	0x356	; 0x356 <buildVer>
    109c:	41 2f       	mov	r20, r17
    109e:	60 e2       	ldi	r22, 0x20	; 32
    10a0:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    10a4:	40 e0       	ldi	r20, 0x00	; 0
    10a6:	68 e1       	ldi	r22, 0x18	; 24
    10a8:	85 ef       	ldi	r24, 0xF5	; 245
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    10b0:	89 e0       	ldi	r24, 0x09	; 9
    10b2:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    10b6:	48 2f       	mov	r20, r24
    10b8:	68 e1       	ldi	r22, 0x18	; 24
    10ba:	ce 01       	movw	r24, r28
    10bc:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    10c0:	40 e0       	ldi	r20, 0x00	; 0
    10c2:	60 e1       	ldi	r22, 0x10	; 16
    10c4:	8d ef       	ldi	r24, 0xFD	; 253
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	0e 94 64 05 	call	0xac8	; 0xac8 <glcdPuts>
    10cc:	df 91       	pop	r29
    10ce:	cf 91       	pop	r28
    10d0:	1f 91       	pop	r17
    10d2:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000e04 <checkSerialNumber>:
     e04:	dc 01       	movw	r26, r24
     e06:	9c 91       	ld	r25, X
     e08:	99 23       	and	r25, r25
     e0a:	b1 f0       	breq	.+44     	; 0xe38 <checkSerialNumber+0x34>
     e0c:	90 53       	subi	r25, 0x30	; 48
     e0e:	9a 30       	cpi	r25, 0x0A	; 10
     e10:	58 f0       	brcs	.+22     	; 0xe28 <checkSerialNumber+0x24>
     e12:	03 c0       	rjmp	.+6      	; 0xe1a <checkSerialNumber+0x16>
     e14:	90 53       	subi	r25, 0x30	; 48
     e16:	9a 30       	cpi	r25, 0x0A	; 10
     e18:	48 f0       	brcs	.+18     	; 0xe2c <checkSerialNumber+0x28>
     e1a:	fb 01       	movw	r30, r22
     e1c:	83 89       	ldd	r24, Z+19	; 0x13
     e1e:	84 60       	ori	r24, 0x04	; 4
     e20:	83 8b       	std	Z+19, r24	; 0x13
     e22:	80 e0       	ldi	r24, 0x00	; 0
     e24:	90 e0       	ldi	r25, 0x00	; 0
     e26:	08 95       	ret
     e28:	fd 01       	movw	r30, r26
     e2a:	31 96       	adiw	r30, 0x01	; 1
     e2c:	91 91       	ld	r25, Z+
     e2e:	91 11       	cpse	r25, r1
     e30:	f1 cf       	rjmp	.-30     	; 0xe14 <checkSerialNumber+0x10>
     e32:	8a 2f       	mov	r24, r26
     e34:	9b 2f       	mov	r25, r27
     e36:	08 95       	ret
     e38:	8a 2f       	mov	r24, r26
     e3a:	9b 2f       	mov	r25, r27
     e3c:	08 95       	ret
||||||| .r50
00000e06 <checkSerialNumber>:
     e06:	dc 01       	movw	r26, r24
     e08:	9c 91       	ld	r25, X
     e0a:	99 23       	and	r25, r25
     e0c:	b1 f0       	breq	.+44     	; 0xe3a <checkSerialNumber+0x34>
     e0e:	90 53       	subi	r25, 0x30	; 48
     e10:	9a 30       	cpi	r25, 0x0A	; 10
     e12:	58 f0       	brcs	.+22     	; 0xe2a <checkSerialNumber+0x24>
     e14:	03 c0       	rjmp	.+6      	; 0xe1c <checkSerialNumber+0x16>
     e16:	90 53       	subi	r25, 0x30	; 48
     e18:	9a 30       	cpi	r25, 0x0A	; 10
     e1a:	48 f0       	brcs	.+18     	; 0xe2e <checkSerialNumber+0x28>
     e1c:	fb 01       	movw	r30, r22
     e1e:	83 89       	ldd	r24, Z+19	; 0x13
     e20:	84 60       	ori	r24, 0x04	; 4
     e22:	83 8b       	std	Z+19, r24	; 0x13
     e24:	80 e0       	ldi	r24, 0x00	; 0
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	08 95       	ret
     e2a:	fd 01       	movw	r30, r26
     e2c:	31 96       	adiw	r30, 0x01	; 1
     e2e:	91 91       	ld	r25, Z+
     e30:	91 11       	cpse	r25, r1
     e32:	f1 cf       	rjmp	.-30     	; 0xe16 <checkSerialNumber+0x10>
     e34:	8a 2f       	mov	r24, r26
     e36:	9b 2f       	mov	r25, r27
     e38:	08 95       	ret
     e3a:	8a 2f       	mov	r24, r26
     e3c:	9b 2f       	mov	r25, r27
     e3e:	08 95       	ret
=======
000010d4 <checkSerialNumber>:
    10d4:	dc 01       	movw	r26, r24
    10d6:	9c 91       	ld	r25, X
    10d8:	99 23       	and	r25, r25
    10da:	b1 f0       	breq	.+44     	; 0x1108 <checkSerialNumber+0x34>
    10dc:	90 53       	subi	r25, 0x30	; 48
    10de:	9a 30       	cpi	r25, 0x0A	; 10
    10e0:	58 f0       	brcs	.+22     	; 0x10f8 <checkSerialNumber+0x24>
    10e2:	03 c0       	rjmp	.+6      	; 0x10ea <checkSerialNumber+0x16>
    10e4:	90 53       	subi	r25, 0x30	; 48
    10e6:	9a 30       	cpi	r25, 0x0A	; 10
    10e8:	48 f0       	brcs	.+18     	; 0x10fc <checkSerialNumber+0x28>
    10ea:	fb 01       	movw	r30, r22
    10ec:	83 89       	ldd	r24, Z+19	; 0x13
    10ee:	84 60       	ori	r24, 0x04	; 4
    10f0:	83 8b       	std	Z+19, r24	; 0x13
    10f2:	80 e0       	ldi	r24, 0x00	; 0
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	08 95       	ret
    10f8:	fd 01       	movw	r30, r26
    10fa:	31 96       	adiw	r30, 0x01	; 1
    10fc:	91 91       	ld	r25, Z+
    10fe:	91 11       	cpse	r25, r1
    1100:	f1 cf       	rjmp	.-30     	; 0x10e4 <checkSerialNumber+0x10>
    1102:	8a 2f       	mov	r24, r26
    1104:	9b 2f       	mov	r25, r27
    1106:	08 95       	ret
    1108:	8a 2f       	mov	r24, r26
    110a:	9b 2f       	mov	r25, r27
    110c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000e3e <serialNumberRW>:
     e3e:	ef 92       	push	r14
     e40:	ff 92       	push	r15
     e42:	0f 93       	push	r16
     e44:	1f 93       	push	r17
     e46:	cf 93       	push	r28
     e48:	df 93       	push	r29
     e4a:	fc 01       	movw	r30, r24
     e4c:	01 90       	ld	r0, Z+
     e4e:	00 20       	and	r0, r0
     e50:	e9 f7       	brne	.-6      	; 0xe4c <serialNumberRW+0xe>
     e52:	e9 50       	subi	r30, 0x09	; 9
     e54:	e8 17       	cp	r30, r24
     e56:	29 f0       	breq	.+10     	; 0xe62 <serialNumberRW+0x24>
     e58:	fc 01       	movw	r30, r24
     e5a:	21 81       	ldd	r18, Z+1	; 0x01
     e5c:	2f 7d       	andi	r18, 0xDF	; 223
     e5e:	27 35       	cpi	r18, 0x57	; 87
     e60:	99 f1       	breq	.+102    	; 0xec8 <serialNumberRW+0x8a>
     e62:	8b 01       	movw	r16, r22
     e64:	ec 01       	movw	r28, r24
     e66:	7c 01       	movw	r14, r24
     e68:	f2 e0       	ldi	r31, 0x02	; 2
     e6a:	ef 0e       	add	r14, r31
     e6c:	f1 1c       	adc	r15, r1
     e6e:	6f e5       	ldi	r22, 0x5F	; 95
     e70:	74 e0       	ldi	r23, 0x04	; 4
     e72:	c7 01       	movw	r24, r14
     e74:	0e 94 02 07 	call	0xe04	; 0xe04 <checkSerialNumber>
     e78:	00 97       	sbiw	r24, 0x00	; 0
     e7a:	51 f1       	breq	.+84     	; 0xed0 <serialNumberRW+0x92>
     e7c:	89 81       	ldd	r24, Y+1	; 0x01
     e7e:	87 35       	cpi	r24, 0x57	; 87
     e80:	41 f0       	breq	.+16     	; 0xe92 <serialNumberRW+0x54>
     e82:	18 f4       	brcc	.+6      	; 0xe8a <serialNumberRW+0x4c>
     e84:	82 35       	cpi	r24, 0x52	; 82
     e86:	b1 f0       	breq	.+44     	; 0xeb4 <serialNumberRW+0x76>
     e88:	22 c0       	rjmp	.+68     	; 0xece <serialNumberRW+0x90>
     e8a:	82 37       	cpi	r24, 0x72	; 114
     e8c:	99 f0       	breq	.+38     	; 0xeb4 <serialNumberRW+0x76>
     e8e:	87 37       	cpi	r24, 0x77	; 119
     e90:	f1 f4       	brne	.+60     	; 0xece <serialNumberRW+0x90>
     e92:	b8 01       	movw	r22, r16
     e94:	6c 5e       	subi	r22, 0xEC	; 236
     e96:	7f 4f       	sbci	r23, 0xFF	; 255
     e98:	46 e0       	ldi	r20, 0x06	; 6
     e9a:	50 e0       	ldi	r21, 0x00	; 0
     e9c:	c7 01       	movw	r24, r14
     e9e:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <eeprom_write_block>
     ea2:	e1 99       	sbic	0x1c, 1	; 28
     ea4:	fe cf       	rjmp	.-4      	; 0xea2 <serialNumberRW+0x64>
     ea6:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
     eaa:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
     eae:	09 95       	icall
     eb0:	ce 01       	movw	r24, r28
     eb2:	0e c0       	rjmp	.+28     	; 0xed0 <serialNumberRW+0x92>
     eb4:	b8 01       	movw	r22, r16
     eb6:	6c 5e       	subi	r22, 0xEC	; 236
     eb8:	7f 4f       	sbci	r23, 0xFF	; 255
     eba:	46 e0       	ldi	r20, 0x06	; 6
     ebc:	50 e0       	ldi	r21, 0x00	; 0
     ebe:	ce 01       	movw	r24, r28
     ec0:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <eeprom_read_block>
     ec4:	ce 01       	movw	r24, r28
     ec6:	04 c0       	rjmp	.+8      	; 0xed0 <serialNumberRW+0x92>
     ec8:	80 e0       	ldi	r24, 0x00	; 0
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	01 c0       	rjmp	.+2      	; 0xed0 <serialNumberRW+0x92>
     ece:	ce 01       	movw	r24, r28
     ed0:	df 91       	pop	r29
     ed2:	cf 91       	pop	r28
     ed4:	1f 91       	pop	r17
     ed6:	0f 91       	pop	r16
     ed8:	ff 90       	pop	r15
     eda:	ef 90       	pop	r14
     edc:	08 95       	ret
||||||| .r50
00000e40 <serialNumberRW>:
     e40:	ef 92       	push	r14
     e42:	ff 92       	push	r15
     e44:	0f 93       	push	r16
     e46:	1f 93       	push	r17
     e48:	cf 93       	push	r28
     e4a:	df 93       	push	r29
     e4c:	fc 01       	movw	r30, r24
     e4e:	01 90       	ld	r0, Z+
     e50:	00 20       	and	r0, r0
     e52:	e9 f7       	brne	.-6      	; 0xe4e <serialNumberRW+0xe>
     e54:	e9 50       	subi	r30, 0x09	; 9
     e56:	e8 17       	cp	r30, r24
     e58:	29 f0       	breq	.+10     	; 0xe64 <serialNumberRW+0x24>
     e5a:	fc 01       	movw	r30, r24
     e5c:	21 81       	ldd	r18, Z+1	; 0x01
     e5e:	2f 7d       	andi	r18, 0xDF	; 223
     e60:	27 35       	cpi	r18, 0x57	; 87
     e62:	99 f1       	breq	.+102    	; 0xeca <serialNumberRW+0x8a>
     e64:	8b 01       	movw	r16, r22
     e66:	ec 01       	movw	r28, r24
     e68:	7c 01       	movw	r14, r24
     e6a:	f2 e0       	ldi	r31, 0x02	; 2
     e6c:	ef 0e       	add	r14, r31
     e6e:	f1 1c       	adc	r15, r1
     e70:	6f e5       	ldi	r22, 0x5F	; 95
     e72:	74 e0       	ldi	r23, 0x04	; 4
     e74:	c7 01       	movw	r24, r14
     e76:	0e 94 03 07 	call	0xe06	; 0xe06 <checkSerialNumber>
     e7a:	00 97       	sbiw	r24, 0x00	; 0
     e7c:	51 f1       	breq	.+84     	; 0xed2 <serialNumberRW+0x92>
     e7e:	89 81       	ldd	r24, Y+1	; 0x01
     e80:	87 35       	cpi	r24, 0x57	; 87
     e82:	41 f0       	breq	.+16     	; 0xe94 <serialNumberRW+0x54>
     e84:	18 f4       	brcc	.+6      	; 0xe8c <serialNumberRW+0x4c>
     e86:	82 35       	cpi	r24, 0x52	; 82
     e88:	b1 f0       	breq	.+44     	; 0xeb6 <serialNumberRW+0x76>
     e8a:	22 c0       	rjmp	.+68     	; 0xed0 <serialNumberRW+0x90>
     e8c:	82 37       	cpi	r24, 0x72	; 114
     e8e:	99 f0       	breq	.+38     	; 0xeb6 <serialNumberRW+0x76>
     e90:	87 37       	cpi	r24, 0x77	; 119
     e92:	f1 f4       	brne	.+60     	; 0xed0 <serialNumberRW+0x90>
     e94:	b8 01       	movw	r22, r16
     e96:	6c 5e       	subi	r22, 0xEC	; 236
     e98:	7f 4f       	sbci	r23, 0xFF	; 255
     e9a:	46 e0       	ldi	r20, 0x06	; 6
     e9c:	50 e0       	ldi	r21, 0x00	; 0
     e9e:	c7 01       	movw	r24, r14
     ea0:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <eeprom_write_block>
     ea4:	e1 99       	sbic	0x1c, 1	; 28
     ea6:	fe cf       	rjmp	.-4      	; 0xea4 <serialNumberRW+0x64>
     ea8:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
     eac:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
     eb0:	09 95       	icall
     eb2:	ce 01       	movw	r24, r28
     eb4:	0e c0       	rjmp	.+28     	; 0xed2 <serialNumberRW+0x92>
     eb6:	b8 01       	movw	r22, r16
     eb8:	6c 5e       	subi	r22, 0xEC	; 236
     eba:	7f 4f       	sbci	r23, 0xFF	; 255
     ebc:	46 e0       	ldi	r20, 0x06	; 6
     ebe:	50 e0       	ldi	r21, 0x00	; 0
     ec0:	ce 01       	movw	r24, r28
     ec2:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <eeprom_read_block>
     ec6:	ce 01       	movw	r24, r28
     ec8:	04 c0       	rjmp	.+8      	; 0xed2 <serialNumberRW+0x92>
     eca:	80 e0       	ldi	r24, 0x00	; 0
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	01 c0       	rjmp	.+2      	; 0xed2 <serialNumberRW+0x92>
     ed0:	ce 01       	movw	r24, r28
     ed2:	df 91       	pop	r29
     ed4:	cf 91       	pop	r28
     ed6:	1f 91       	pop	r17
     ed8:	0f 91       	pop	r16
     eda:	ff 90       	pop	r15
     edc:	ef 90       	pop	r14
     ede:	08 95       	ret
=======
0000110e <serialNumberRW>:
    110e:	ef 92       	push	r14
    1110:	ff 92       	push	r15
    1112:	0f 93       	push	r16
    1114:	1f 93       	push	r17
    1116:	cf 93       	push	r28
    1118:	df 93       	push	r29
    111a:	fc 01       	movw	r30, r24
    111c:	01 90       	ld	r0, Z+
    111e:	00 20       	and	r0, r0
    1120:	e9 f7       	brne	.-6      	; 0x111c <serialNumberRW+0xe>
    1122:	e9 50       	subi	r30, 0x09	; 9
    1124:	e8 17       	cp	r30, r24
    1126:	29 f0       	breq	.+10     	; 0x1132 <serialNumberRW+0x24>
    1128:	fc 01       	movw	r30, r24
    112a:	21 81       	ldd	r18, Z+1	; 0x01
    112c:	2f 7d       	andi	r18, 0xDF	; 223
    112e:	27 35       	cpi	r18, 0x57	; 87
    1130:	99 f1       	breq	.+102    	; 0x1198 <serialNumberRW+0x8a>
    1132:	8b 01       	movw	r16, r22
    1134:	ec 01       	movw	r28, r24
    1136:	7c 01       	movw	r14, r24
    1138:	f2 e0       	ldi	r31, 0x02	; 2
    113a:	ef 0e       	add	r14, r31
    113c:	f1 1c       	adc	r15, r1
    113e:	63 eb       	ldi	r22, 0xB3	; 179
    1140:	74 e0       	ldi	r23, 0x04	; 4
    1142:	c7 01       	movw	r24, r14
    1144:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <checkSerialNumber>
    1148:	00 97       	sbiw	r24, 0x00	; 0
    114a:	51 f1       	breq	.+84     	; 0x11a0 <serialNumberRW+0x92>
    114c:	89 81       	ldd	r24, Y+1	; 0x01
    114e:	87 35       	cpi	r24, 0x57	; 87
    1150:	41 f0       	breq	.+16     	; 0x1162 <serialNumberRW+0x54>
    1152:	18 f4       	brcc	.+6      	; 0x115a <serialNumberRW+0x4c>
    1154:	82 35       	cpi	r24, 0x52	; 82
    1156:	b1 f0       	breq	.+44     	; 0x1184 <serialNumberRW+0x76>
    1158:	22 c0       	rjmp	.+68     	; 0x119e <serialNumberRW+0x90>
    115a:	82 37       	cpi	r24, 0x72	; 114
    115c:	99 f0       	breq	.+38     	; 0x1184 <serialNumberRW+0x76>
    115e:	87 37       	cpi	r24, 0x77	; 119
    1160:	f1 f4       	brne	.+60     	; 0x119e <serialNumberRW+0x90>
    1162:	b8 01       	movw	r22, r16
    1164:	6c 5e       	subi	r22, 0xEC	; 236
    1166:	7f 4f       	sbci	r23, 0xFF	; 255
    1168:	46 e0       	ldi	r20, 0x06	; 6
    116a:	50 e0       	ldi	r21, 0x00	; 0
    116c:	c7 01       	movw	r24, r14
    116e:	0e 94 43 13 	call	0x2686	; 0x2686 <eeprom_write_block>
    1172:	e1 99       	sbic	0x1c, 1	; 28
    1174:	fe cf       	rjmp	.-4      	; 0x1172 <serialNumberRW+0x64>
    1176:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <restart>
    117a:	f0 91 96 04 	lds	r31, 0x0496	; 0x800496 <restart+0x1>
    117e:	09 95       	icall
    1180:	ce 01       	movw	r24, r28
    1182:	0e c0       	rjmp	.+28     	; 0x11a0 <serialNumberRW+0x92>
    1184:	b8 01       	movw	r22, r16
    1186:	6c 5e       	subi	r22, 0xEC	; 236
    1188:	7f 4f       	sbci	r23, 0xFF	; 255
    118a:	46 e0       	ldi	r20, 0x06	; 6
    118c:	50 e0       	ldi	r21, 0x00	; 0
    118e:	ce 01       	movw	r24, r28
    1190:	0e 94 04 13 	call	0x2608	; 0x2608 <eeprom_read_block>
    1194:	ce 01       	movw	r24, r28
    1196:	04 c0       	rjmp	.+8      	; 0x11a0 <serialNumberRW+0x92>
    1198:	80 e0       	ldi	r24, 0x00	; 0
    119a:	90 e0       	ldi	r25, 0x00	; 0
    119c:	01 c0       	rjmp	.+2      	; 0x11a0 <serialNumberRW+0x92>
    119e:	ce 01       	movw	r24, r28
    11a0:	df 91       	pop	r29
    11a2:	cf 91       	pop	r28
    11a4:	1f 91       	pop	r17
    11a6:	0f 91       	pop	r16
    11a8:	ff 90       	pop	r15
    11aa:	ef 90       	pop	r14
    11ac:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000ede <crcFromString>:
     ede:	ef 92       	push	r14
     ee0:	ff 92       	push	r15
     ee2:	0f 93       	push	r16
     ee4:	1f 93       	push	r17
     ee6:	cf 93       	push	r28
     ee8:	df 93       	push	r29
     eea:	8c 01       	movw	r16, r24
     eec:	eb 01       	movw	r28, r22
     eee:	63 e2       	ldi	r22, 0x23	; 35
     ef0:	70 e0       	ldi	r23, 0x00	; 0
     ef2:	0e 94 ba 0c 	call	0x1974	; 0x1974 <strchr>
     ef6:	7c 01       	movw	r14, r24
     ef8:	9a 83       	std	Y+2, r25	; 0x02
     efa:	89 83       	std	Y+1, r24	; 0x01
     efc:	89 2b       	or	r24, r25
     efe:	29 f4       	brne	.+10     	; 0xf0a <crcFromString+0x2c>
     f00:	f8 01       	movw	r30, r16
     f02:	60 81       	ld	r22, Z
     f04:	61 11       	cpse	r22, r1
     f06:	26 c0       	rjmp	.+76     	; 0xf54 <crcFromString+0x76>
     f08:	33 c0       	rjmp	.+102    	; 0xf70 <crcFromString+0x92>
     f0a:	f8 01       	movw	r30, r16
     f0c:	60 81       	ld	r22, Z
     f0e:	63 32       	cpi	r22, 0x23	; 35
     f10:	59 f0       	breq	.+22     	; 0xf28 <crcFromString+0x4a>
     f12:	0f 5f       	subi	r16, 0xFF	; 255
     f14:	1f 4f       	sbci	r17, 0xFF	; 255
     f16:	88 81       	ld	r24, Y
     f18:	0e 94 7f 06 	call	0xcfe	; 0xcfe <crc8Update>
     f1c:	88 83       	st	Y, r24
     f1e:	f8 01       	movw	r30, r16
     f20:	61 91       	ld	r22, Z+
     f22:	8f 01       	movw	r16, r30
     f24:	63 32       	cpi	r22, 0x23	; 35
     f26:	b9 f7       	brne	.-18     	; 0xf16 <crcFromString+0x38>
     f28:	e9 81       	ldd	r30, Y+1	; 0x01
     f2a:	fa 81       	ldd	r31, Y+2	; 0x02
     f2c:	cf 01       	movw	r24, r30
     f2e:	01 96       	adiw	r24, 0x01	; 1
     f30:	9a 83       	std	Y+2, r25	; 0x02
     f32:	89 83       	std	Y+1, r24	; 0x01
     f34:	91 81       	ldd	r25, Z+1	; 0x01
     f36:	88 81       	ld	r24, Y
     f38:	98 17       	cp	r25, r24
     f3a:	c1 f0       	breq	.+48     	; 0xf6c <crcFromString+0x8e>
     f3c:	8b 81       	ldd	r24, Y+3	; 0x03
     f3e:	9c 81       	ldd	r25, Y+4	; 0x04
     f40:	01 96       	adiw	r24, 0x01	; 1
     f42:	9c 83       	std	Y+4, r25	; 0x04
     f44:	8b 83       	std	Y+3, r24	; 0x03
     f46:	0f 2e       	mov	r0, r31
     f48:	f2 ee       	ldi	r31, 0xE2	; 226
     f4a:	ef 2e       	mov	r14, r31
     f4c:	f0 e0       	ldi	r31, 0x00	; 0
     f4e:	ff 2e       	mov	r15, r31
     f50:	f0 2d       	mov	r31, r0
     f52:	0e c0       	rjmp	.+28     	; 0xf70 <crcFromString+0x92>
     f54:	0f 5f       	subi	r16, 0xFF	; 255
     f56:	1f 4f       	sbci	r17, 0xFF	; 255
     f58:	88 81       	ld	r24, Y
     f5a:	0e 94 7f 06 	call	0xcfe	; 0xcfe <crc8Update>
     f5e:	88 83       	st	Y, r24
     f60:	f8 01       	movw	r30, r16
     f62:	61 91       	ld	r22, Z+
     f64:	8f 01       	movw	r16, r30
     f66:	61 11       	cpse	r22, r1
     f68:	f7 cf       	rjmp	.-18     	; 0xf58 <crcFromString+0x7a>
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <crcFromString+0x92>
     f6c:	e1 2c       	mov	r14, r1
     f6e:	f1 2c       	mov	r15, r1
     f70:	c7 01       	movw	r24, r14
     f72:	df 91       	pop	r29
     f74:	cf 91       	pop	r28
     f76:	1f 91       	pop	r17
     f78:	0f 91       	pop	r16
     f7a:	ff 90       	pop	r15
     f7c:	ef 90       	pop	r14
     f7e:	08 95       	ret
||||||| .r50
00000ee0 <crcFromString>:
     ee0:	ef 92       	push	r14
     ee2:	ff 92       	push	r15
     ee4:	0f 93       	push	r16
     ee6:	1f 93       	push	r17
     ee8:	cf 93       	push	r28
     eea:	df 93       	push	r29
     eec:	8c 01       	movw	r16, r24
     eee:	eb 01       	movw	r28, r22
     ef0:	63 e2       	ldi	r22, 0x23	; 35
     ef2:	70 e0       	ldi	r23, 0x00	; 0
     ef4:	0e 94 b8 0c 	call	0x1970	; 0x1970 <strchr>
     ef8:	7c 01       	movw	r14, r24
     efa:	9a 83       	std	Y+2, r25	; 0x02
     efc:	89 83       	std	Y+1, r24	; 0x01
     efe:	89 2b       	or	r24, r25
     f00:	29 f4       	brne	.+10     	; 0xf0c <crcFromString+0x2c>
     f02:	f8 01       	movw	r30, r16
     f04:	60 81       	ld	r22, Z
     f06:	61 11       	cpse	r22, r1
     f08:	26 c0       	rjmp	.+76     	; 0xf56 <crcFromString+0x76>
     f0a:	33 c0       	rjmp	.+102    	; 0xf72 <crcFromString+0x92>
     f0c:	f8 01       	movw	r30, r16
     f0e:	60 81       	ld	r22, Z
     f10:	63 32       	cpi	r22, 0x23	; 35
     f12:	59 f0       	breq	.+22     	; 0xf2a <crcFromString+0x4a>
     f14:	0f 5f       	subi	r16, 0xFF	; 255
     f16:	1f 4f       	sbci	r17, 0xFF	; 255
     f18:	88 81       	ld	r24, Y
     f1a:	0e 94 80 06 	call	0xd00	; 0xd00 <crc8Update>
     f1e:	88 83       	st	Y, r24
     f20:	f8 01       	movw	r30, r16
     f22:	61 91       	ld	r22, Z+
     f24:	8f 01       	movw	r16, r30
     f26:	63 32       	cpi	r22, 0x23	; 35
     f28:	b9 f7       	brne	.-18     	; 0xf18 <crcFromString+0x38>
     f2a:	e9 81       	ldd	r30, Y+1	; 0x01
     f2c:	fa 81       	ldd	r31, Y+2	; 0x02
     f2e:	cf 01       	movw	r24, r30
     f30:	01 96       	adiw	r24, 0x01	; 1
     f32:	9a 83       	std	Y+2, r25	; 0x02
     f34:	89 83       	std	Y+1, r24	; 0x01
     f36:	91 81       	ldd	r25, Z+1	; 0x01
     f38:	88 81       	ld	r24, Y
     f3a:	98 17       	cp	r25, r24
     f3c:	c1 f0       	breq	.+48     	; 0xf6e <crcFromString+0x8e>
     f3e:	8b 81       	ldd	r24, Y+3	; 0x03
     f40:	9c 81       	ldd	r25, Y+4	; 0x04
     f42:	01 96       	adiw	r24, 0x01	; 1
     f44:	9c 83       	std	Y+4, r25	; 0x04
     f46:	8b 83       	std	Y+3, r24	; 0x03
     f48:	0f 2e       	mov	r0, r31
     f4a:	f2 ee       	ldi	r31, 0xE2	; 226
     f4c:	ef 2e       	mov	r14, r31
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	ff 2e       	mov	r15, r31
     f52:	f0 2d       	mov	r31, r0
     f54:	0e c0       	rjmp	.+28     	; 0xf72 <crcFromString+0x92>
     f56:	0f 5f       	subi	r16, 0xFF	; 255
     f58:	1f 4f       	sbci	r17, 0xFF	; 255
     f5a:	88 81       	ld	r24, Y
     f5c:	0e 94 80 06 	call	0xd00	; 0xd00 <crc8Update>
     f60:	88 83       	st	Y, r24
     f62:	f8 01       	movw	r30, r16
     f64:	61 91       	ld	r22, Z+
     f66:	8f 01       	movw	r16, r30
     f68:	61 11       	cpse	r22, r1
     f6a:	f7 cf       	rjmp	.-18     	; 0xf5a <crcFromString+0x7a>
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <crcFromString+0x92>
     f6e:	e1 2c       	mov	r14, r1
     f70:	f1 2c       	mov	r15, r1
     f72:	c7 01       	movw	r24, r14
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	1f 91       	pop	r17
     f7a:	0f 91       	pop	r16
     f7c:	ff 90       	pop	r15
     f7e:	ef 90       	pop	r14
     f80:	08 95       	ret
=======
000011ae <crcFromString>:
    11ae:	ef 92       	push	r14
    11b0:	ff 92       	push	r15
    11b2:	0f 93       	push	r16
    11b4:	1f 93       	push	r17
    11b6:	cf 93       	push	r28
    11b8:	df 93       	push	r29
    11ba:	8c 01       	movw	r16, r24
    11bc:	eb 01       	movw	r28, r22
    11be:	63 e2       	ldi	r22, 0x23	; 35
    11c0:	70 e0       	ldi	r23, 0x00	; 0
    11c2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <strchr>
    11c6:	7c 01       	movw	r14, r24
    11c8:	9a 83       	std	Y+2, r25	; 0x02
    11ca:	89 83       	std	Y+1, r24	; 0x01
    11cc:	89 2b       	or	r24, r25
    11ce:	29 f4       	brne	.+10     	; 0x11da <crcFromString+0x2c>
    11d0:	f8 01       	movw	r30, r16
    11d2:	60 81       	ld	r22, Z
    11d4:	61 11       	cpse	r22, r1
    11d6:	26 c0       	rjmp	.+76     	; 0x1224 <crcFromString+0x76>
    11d8:	33 c0       	rjmp	.+102    	; 0x1240 <crcFromString+0x92>
    11da:	f8 01       	movw	r30, r16
    11dc:	60 81       	ld	r22, Z
    11de:	63 32       	cpi	r22, 0x23	; 35
    11e0:	59 f0       	breq	.+22     	; 0x11f8 <crcFromString+0x4a>
    11e2:	0f 5f       	subi	r16, 0xFF	; 255
    11e4:	1f 4f       	sbci	r17, 0xFF	; 255
    11e6:	88 81       	ld	r24, Y
    11e8:	0e 94 e7 07 	call	0xfce	; 0xfce <crc8Update>
    11ec:	88 83       	st	Y, r24
    11ee:	f8 01       	movw	r30, r16
    11f0:	61 91       	ld	r22, Z+
    11f2:	8f 01       	movw	r16, r30
    11f4:	63 32       	cpi	r22, 0x23	; 35
    11f6:	b9 f7       	brne	.-18     	; 0x11e6 <crcFromString+0x38>
    11f8:	e9 81       	ldd	r30, Y+1	; 0x01
    11fa:	fa 81       	ldd	r31, Y+2	; 0x02
    11fc:	cf 01       	movw	r24, r30
    11fe:	01 96       	adiw	r24, 0x01	; 1
    1200:	9a 83       	std	Y+2, r25	; 0x02
    1202:	89 83       	std	Y+1, r24	; 0x01
    1204:	91 81       	ldd	r25, Z+1	; 0x01
    1206:	88 81       	ld	r24, Y
    1208:	98 17       	cp	r25, r24
    120a:	c1 f0       	breq	.+48     	; 0x123c <crcFromString+0x8e>
    120c:	8b 81       	ldd	r24, Y+3	; 0x03
    120e:	9c 81       	ldd	r25, Y+4	; 0x04
    1210:	01 96       	adiw	r24, 0x01	; 1
    1212:	9c 83       	std	Y+4, r25	; 0x04
    1214:	8b 83       	std	Y+3, r24	; 0x03
    1216:	0f 2e       	mov	r0, r31
    1218:	fc e0       	ldi	r31, 0x0C	; 12
    121a:	ef 2e       	mov	r14, r31
    121c:	f1 e0       	ldi	r31, 0x01	; 1
    121e:	ff 2e       	mov	r15, r31
    1220:	f0 2d       	mov	r31, r0
    1222:	0e c0       	rjmp	.+28     	; 0x1240 <crcFromString+0x92>
    1224:	0f 5f       	subi	r16, 0xFF	; 255
    1226:	1f 4f       	sbci	r17, 0xFF	; 255
    1228:	88 81       	ld	r24, Y
    122a:	0e 94 e7 07 	call	0xfce	; 0xfce <crc8Update>
    122e:	88 83       	st	Y, r24
    1230:	f8 01       	movw	r30, r16
    1232:	61 91       	ld	r22, Z+
    1234:	8f 01       	movw	r16, r30
    1236:	61 11       	cpse	r22, r1
    1238:	f7 cf       	rjmp	.-18     	; 0x1228 <crcFromString+0x7a>
    123a:	02 c0       	rjmp	.+4      	; 0x1240 <crcFromString+0x92>
    123c:	e1 2c       	mov	r14, r1
    123e:	f1 2c       	mov	r15, r1
    1240:	c7 01       	movw	r24, r14
    1242:	df 91       	pop	r29
    1244:	cf 91       	pop	r28
    1246:	1f 91       	pop	r17
    1248:	0f 91       	pop	r16
    124a:	ff 90       	pop	r15
    124c:	ef 90       	pop	r14
    124e:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00000f80 <uartProcess>:
     f80:	cf 92       	push	r12
     f82:	df 92       	push	r13
     f84:	ef 92       	push	r14
     f86:	ff 92       	push	r15
     f88:	0f 93       	push	r16
     f8a:	1f 93       	push	r17
     f8c:	cf 93       	push	r28
     f8e:	df 93       	push	r29
     f90:	ec 01       	movw	r28, r24
     f92:	0e 94 8d 06 	call	0xd1a	; 0xd1a <readRingBuff>
     f96:	88 23       	and	r24, r24
     f98:	09 f4       	brne	.+2      	; 0xf9c <uartProcess+0x1c>
     f9a:	63 c1       	rjmp	.+710    	; 0x1262 <uartProcess+0x2e2>
     f9c:	10 92 75 04 	sts	0x0475, r1	; 0x800475 <crc>
     fa0:	44 e1       	ldi	r20, 0x14	; 20
     fa2:	6d ee       	ldi	r22, 0xED	; 237
     fa4:	70 e0       	ldi	r23, 0x00	; 0
     fa6:	ce 01       	movw	r24, r28
     fa8:	0e 94 bb 01 	call	0x376	; 0x376 <srchCmd>
     fac:	81 11       	cpse	r24, r1
     fae:	43 c1       	rjmp	.+646    	; 0x1236 <uartProcess+0x2b6>
     fb0:	65 e7       	ldi	r22, 0x75	; 117
     fb2:	74 e0       	ldi	r23, 0x04	; 4
     fb4:	ce 01       	movw	r24, r28
     fb6:	0e 94 6f 07 	call	0xede	; 0xede <crcFromString>
     fba:	00 97       	sbiw	r24, 0x00	; 0
     fbc:	21 f0       	breq	.+8      	; 0xfc6 <uartProcess+0x46>
     fbe:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	5c c1       	rjmp	.+696    	; 0x127e <uartProcess+0x2fe>
     fc6:	89 81       	ldd	r24, Y+1	; 0x01
     fc8:	90 91 93 00 	lds	r25, 0x0093	; 0x800093 <uartCmd+0x1>
     fcc:	89 13       	cpse	r24, r25
     fce:	0c c0       	rjmp	.+24     	; 0xfe8 <uartProcess+0x68>
     fd0:	ce 01       	movw	r24, r28
     fd2:	02 96       	adiw	r24, 0x02	; 2
     fd4:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
     fd8:	0e 94 2e 06 	call	0xc5c	; 0xc5c <setRelais>
     fdc:	e2 e7       	ldi	r30, 0x72	; 114
     fde:	f4 e0       	ldi	r31, 0x04	; 4
     fe0:	80 81       	ld	r24, Z
     fe2:	80 68       	ori	r24, 0x80	; 128
     fe4:	80 83       	st	Z, r24
     fe6:	41 c1       	rjmp	.+642    	; 0x126a <uartProcess+0x2ea>
     fe8:	90 91 96 00 	lds	r25, 0x0096	; 0x800096 <uartCmd+0x4>
     fec:	89 13       	cpse	r24, r25
     fee:	10 c0       	rjmp	.+32     	; 0x1010 <uartProcess+0x90>
     ff0:	60 e0       	ldi	r22, 0x00	; 0
     ff2:	70 e0       	ldi	r23, 0x00	; 0
     ff4:	ce 01       	movw	r24, r28
     ff6:	01 96       	adiw	r24, 0x01	; 1
     ff8:	0e 94 1f 07 	call	0xe3e	; 0xe3e <serialNumberRW>
     ffc:	00 97       	sbiw	r24, 0x00	; 0
     ffe:	09 f4       	brne	.+2      	; 0x1002 <uartProcess+0x82>
    1000:	39 c1       	rjmp	.+626    	; 0x1274 <uartProcess+0x2f4>
    1002:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1006:	8a ee       	ldi	r24, 0xEA	; 234
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    100e:	2d c1       	rjmp	.+602    	; 0x126a <uartProcess+0x2ea>
    1010:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <uartCmd+0x3>
    1014:	89 13       	cpse	r24, r25
    1016:	2c c0       	rjmp	.+88     	; 0x1070 <uartProcess+0xf0>
    1018:	ce 01       	movw	r24, r28
    101a:	02 96       	adiw	r24, 0x02	; 2
    101c:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    1020:	8c 01       	movw	r16, r24
    1022:	ce 01       	movw	r24, r28
    1024:	05 96       	adiw	r24, 0x05	; 5
    1026:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    102a:	7c 01       	movw	r14, r24
    102c:	ce 01       	movw	r24, r28
    102e:	08 96       	adiw	r24, 0x08	; 8
    1030:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    1034:	98 01       	movw	r18, r16
    1036:	33 27       	eor	r19, r19
    1038:	28 31       	cpi	r18, 0x18	; 24
    103a:	31 05       	cpc	r19, r1
    103c:	10 f0       	brcs	.+4      	; 0x1042 <uartProcess+0xc2>
    103e:	20 e0       	ldi	r18, 0x00	; 0
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	b7 01       	movw	r22, r14
    1044:	77 27       	eor	r23, r23
    1046:	6b 33       	cpi	r22, 0x3B	; 59
    1048:	71 05       	cpc	r23, r1
    104a:	10 f0       	brcs	.+4      	; 0x1050 <uartProcess+0xd0>
    104c:	60 e0       	ldi	r22, 0x00	; 0
    104e:	70 e0       	ldi	r23, 0x00	; 0
    1050:	ac 01       	movw	r20, r24
    1052:	55 27       	eor	r21, r21
    1054:	4b 33       	cpi	r20, 0x3B	; 59
    1056:	51 05       	cpc	r21, r1
    1058:	10 f0       	brcs	.+4      	; 0x105e <uartProcess+0xde>
    105a:	40 e0       	ldi	r20, 0x00	; 0
    105c:	50 e0       	ldi	r21, 0x00	; 0
    105e:	82 2f       	mov	r24, r18
    1060:	0e 94 2b 02 	call	0x456	; 0x456 <rtcSetTime>
    1064:	e2 e7       	ldi	r30, 0x72	; 114
    1066:	f4 e0       	ldi	r31, 0x04	; 4
    1068:	80 81       	ld	r24, Z
    106a:	80 62       	ori	r24, 0x20	; 32
    106c:	80 83       	st	Z, r24
    106e:	fd c0       	rjmp	.+506    	; 0x126a <uartProcess+0x2ea>
    1070:	90 91 94 00 	lds	r25, 0x0094	; 0x800094 <uartCmd+0x2>
    1074:	89 13       	cpse	r24, r25
    1076:	3b c0       	rjmp	.+118    	; 0x10ee <uartProcess+0x16e>
    1078:	ce 01       	movw	r24, r28
    107a:	02 96       	adiw	r24, 0x02	; 2
    107c:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    1080:	8c 01       	movw	r16, r24
    1082:	ce 01       	movw	r24, r28
    1084:	05 96       	adiw	r24, 0x05	; 5
    1086:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    108a:	6c 01       	movw	r12, r24
    108c:	ce 01       	movw	r24, r28
    108e:	08 96       	adiw	r24, 0x08	; 8
    1090:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    1094:	7c 01       	movw	r14, r24
    1096:	ce 01       	movw	r24, r28
    1098:	0b 96       	adiw	r24, 0x0b	; 11
    109a:	0e 94 91 0c 	call	0x1922	; 0x1922 <atoi>
    109e:	bc 01       	movw	r22, r24
    10a0:	98 01       	movw	r18, r16
    10a2:	33 27       	eor	r19, r19
    10a4:	2f 31       	cpi	r18, 0x1F	; 31
    10a6:	31 05       	cpc	r19, r1
    10a8:	10 f0       	brcs	.+4      	; 0x10ae <uartProcess+0x12e>
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	82 2f       	mov	r24, r18
    10b0:	a6 01       	movw	r20, r12
    10b2:	55 27       	eor	r21, r21
    10b4:	4c 30       	cpi	r20, 0x0C	; 12
    10b6:	51 05       	cpc	r21, r1
    10b8:	10 f0       	brcs	.+4      	; 0x10be <uartProcess+0x13e>
    10ba:	40 e0       	ldi	r20, 0x00	; 0
    10bc:	50 e0       	ldi	r21, 0x00	; 0
    10be:	ff 24       	eor	r15, r15
    10c0:	93 e6       	ldi	r25, 0x63	; 99
    10c2:	e9 16       	cp	r14, r25
    10c4:	f1 04       	cpc	r15, r1
    10c6:	10 f0       	brcs	.+4      	; 0x10cc <uartProcess+0x14c>
    10c8:	e1 2c       	mov	r14, r1
    10ca:	f1 2c       	mov	r15, r1
    10cc:	77 27       	eor	r23, r23
    10ce:	67 30       	cpi	r22, 0x07	; 7
    10d0:	71 05       	cpc	r23, r1
    10d2:	10 f0       	brcs	.+4      	; 0x10d8 <uartProcess+0x158>
    10d4:	60 e0       	ldi	r22, 0x00	; 0
    10d6:	70 e0       	ldi	r23, 0x00	; 0
    10d8:	97 01       	movw	r18, r14
    10da:	20 53       	subi	r18, 0x30	; 48
    10dc:	38 4f       	sbci	r19, 0xF8	; 248
    10de:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <rtcSetDate>
    10e2:	e2 e7       	ldi	r30, 0x72	; 114
    10e4:	f4 e0       	ldi	r31, 0x04	; 4
    10e6:	80 81       	ld	r24, Z
    10e8:	80 61       	ori	r24, 0x10	; 16
    10ea:	80 83       	st	Z, r24
    10ec:	be c0       	rjmp	.+380    	; 0x126a <uartProcess+0x2ea>
    10ee:	90 91 97 00 	lds	r25, 0x0097	; 0x800097 <uartCmd+0x5>
    10f2:	89 13       	cpse	r24, r25
    10f4:	4f c0       	rjmp	.+158    	; 0x1194 <uartProcess+0x214>
    10f6:	89 e1       	ldi	r24, 0x19	; 25
    10f8:	ef e3       	ldi	r30, 0x3F	; 63
    10fa:	f4 e0       	ldi	r31, 0x04	; 4
    10fc:	df 01       	movw	r26, r30
    10fe:	1d 92       	st	X+, r1
    1100:	8a 95       	dec	r24
    1102:	e9 f7       	brne	.-6      	; 0x10fe <uartProcess+0x17e>
    1104:	8a 81       	ldd	r24, Y+2	; 0x02
    1106:	90 91 99 00 	lds	r25, 0x0099	; 0x800099 <uartCmd+0x7>
    110a:	89 13       	cpse	r24, r25
    110c:	19 c0       	rjmp	.+50     	; 0x1140 <uartProcess+0x1c0>
    110e:	40 e1       	ldi	r20, 0x10	; 16
    1110:	50 e0       	ldi	r21, 0x00	; 0
    1112:	64 e0       	ldi	r22, 0x04	; 4
    1114:	70 e0       	ldi	r23, 0x00	; 0
    1116:	cf 01       	movw	r24, r30
    1118:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <eeprom_read_block>
    111c:	af e3       	ldi	r26, 0x3F	; 63
    111e:	b4 e0       	ldi	r27, 0x04	; 4
    1120:	0d 90       	ld	r0, X+
    1122:	00 20       	and	r0, r0
    1124:	e9 f7       	brne	.-6      	; 0x1120 <uartProcess+0x1a0>
    1126:	11 97       	sbiw	r26, 0x01	; 1
    1128:	83 e0       	ldi	r24, 0x03	; 3
    112a:	ea ee       	ldi	r30, 0xEA	; 234
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	01 90       	ld	r0, Z+
    1130:	0d 92       	st	X+, r0
    1132:	8a 95       	dec	r24
    1134:	e1 f7       	brne	.-8      	; 0x112e <uartProcess+0x1ae>
    1136:	8f e3       	ldi	r24, 0x3F	; 63
    1138:	94 e0       	ldi	r25, 0x04	; 4
    113a:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    113e:	95 c0       	rjmp	.+298    	; 0x126a <uartProcess+0x2ea>
    1140:	90 91 9a 00 	lds	r25, 0x009A	; 0x80009a <uartCmd+0x8>
    1144:	89 13       	cpse	r24, r25
    1146:	77 c0       	rjmp	.+238    	; 0x1236 <uartProcess+0x2b6>
    1148:	23 96       	adiw	r28, 0x03	; 3
    114a:	fe 01       	movw	r30, r28
    114c:	01 90       	ld	r0, Z+
    114e:	00 20       	and	r0, r0
    1150:	e9 f7       	brne	.-6      	; 0x114c <uartProcess+0x1cc>
    1152:	31 97       	sbiw	r30, 0x01	; 1
    1154:	bf 01       	movw	r22, r30
    1156:	6c 1b       	sub	r22, r28
    1158:	7d 0b       	sbc	r23, r29
    115a:	60 31       	cpi	r22, 0x10	; 16
    115c:	08 f0       	brcs	.+2      	; 0x1160 <uartProcess+0x1e0>
    115e:	83 c0       	rjmp	.+262    	; 0x1266 <uartProcess+0x2e6>
    1160:	e2 e7       	ldi	r30, 0x72	; 114
    1162:	f4 e0       	ldi	r31, 0x04	; 4
    1164:	80 81       	ld	r24, Z
    1166:	88 60       	ori	r24, 0x08	; 8
    1168:	80 83       	st	Z, r24
    116a:	83 e0       	ldi	r24, 0x03	; 3
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	0e 94 1c 0d 	call	0x1a38	; 0x1a38 <eeprom_update_byte>
    1172:	e1 99       	sbic	0x1c, 1	; 28
    1174:	fe cf       	rjmp	.-4      	; 0x1172 <uartProcess+0x1f2>
    1176:	40 e1       	ldi	r20, 0x10	; 16
    1178:	50 e0       	ldi	r21, 0x00	; 0
    117a:	64 e0       	ldi	r22, 0x04	; 4
    117c:	70 e0       	ldi	r23, 0x00	; 0
    117e:	ce 01       	movw	r24, r28
    1180:	0e 94 0c 0d 	call	0x1a18	; 0x1a18 <eeprom_update_block>
    1184:	e1 99       	sbic	0x1c, 1	; 28
    1186:	fe cf       	rjmp	.-4      	; 0x1184 <uartProcess+0x204>
    1188:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
    118c:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
    1190:	09 95       	icall
    1192:	51 c0       	rjmp	.+162    	; 0x1236 <uartProcess+0x2b6>
    1194:	90 91 98 00 	lds	r25, 0x0098	; 0x800098 <uartCmd+0x6>
    1198:	89 13       	cpse	r24, r25
    119a:	49 c0       	rjmp	.+146    	; 0x122e <uartProcess+0x2ae>
    119c:	8a 81       	ldd	r24, Y+2	; 0x02
    119e:	90 91 99 00 	lds	r25, 0x0099	; 0x800099 <uartCmd+0x7>
    11a2:	89 13       	cpse	r24, r25
    11a4:	32 c0       	rjmp	.+100    	; 0x120a <uartProcess+0x28a>
    11a6:	60 91 72 05 	lds	r22, 0x0572	; 0x800572 <eepRAM+0x1>
    11aa:	70 91 73 05 	lds	r23, 0x0573	; 0x800573 <eepRAM+0x2>
    11ae:	8f e3       	ldi	r24, 0x3F	; 63
    11b0:	94 e0       	ldi	r25, 0x04	; 4
    11b2:	0e 94 75 05 	call	0xaea	; 0xaea <valToStr>
    11b6:	80 91 3f 04 	lds	r24, 0x043F	; 0x80043f <buffer>
    11ba:	88 23       	and	r24, r24
    11bc:	c9 f0       	breq	.+50     	; 0x11f0 <uartProcess+0x270>
    11be:	e0 e4       	ldi	r30, 0x40	; 64
    11c0:	f4 e0       	ldi	r31, 0x04	; 4
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	80 53       	subi	r24, 0x30	; 48
    11c6:	8a 30       	cpi	r24, 0x0A	; 10
    11c8:	08 f4       	brcc	.+2      	; 0x11cc <uartProcess+0x24c>
    11ca:	9f 5f       	subi	r25, 0xFF	; 255
    11cc:	81 91       	ld	r24, Z+
    11ce:	81 11       	cpse	r24, r1
    11d0:	f9 cf       	rjmp	.-14     	; 0x11c4 <uartProcess+0x244>
    11d2:	af e3       	ldi	r26, 0x3F	; 63
    11d4:	b4 e0       	ldi	r27, 0x04	; 4
    11d6:	09 c0       	rjmp	.+18     	; 0x11ea <uartProcess+0x26a>
    11d8:	91 30       	cpi	r25, 0x01	; 1
    11da:	51 f0       	breq	.+20     	; 0x11f0 <uartProcess+0x270>
    11dc:	ef e3       	ldi	r30, 0x3F	; 63
    11de:	f4 e0       	ldi	r31, 0x04	; 4
    11e0:	81 81       	ldd	r24, Z+1	; 0x01
    11e2:	81 93       	st	Z+, r24
    11e4:	81 11       	cpse	r24, r1
    11e6:	fc cf       	rjmp	.-8      	; 0x11e0 <uartProcess+0x260>
    11e8:	91 50       	subi	r25, 0x01	; 1
    11ea:	8c 91       	ld	r24, X
    11ec:	80 33       	cpi	r24, 0x30	; 48
    11ee:	a1 f3       	breq	.-24     	; 0x11d8 <uartProcess+0x258>
    11f0:	8f ee       	ldi	r24, 0xEF	; 239
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    11f8:	8f e3       	ldi	r24, 0x3F	; 63
    11fa:	94 e0       	ldi	r25, 0x04	; 4
    11fc:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1200:	8a ee       	ldi	r24, 0xEA	; 234
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1208:	30 c0       	rjmp	.+96     	; 0x126a <uartProcess+0x2ea>
    120a:	90 91 9b 00 	lds	r25, 0x009B	; 0x80009b <uartCmd+0x9>
    120e:	89 13       	cpse	r24, r25
    1210:	12 c0       	rjmp	.+36     	; 0x1236 <uartProcess+0x2b6>
    1212:	60 e0       	ldi	r22, 0x00	; 0
    1214:	70 e0       	ldi	r23, 0x00	; 0
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <eeprom_write_word>
    121e:	e1 99       	sbic	0x1c, 1	; 28
    1220:	fe cf       	rjmp	.-4      	; 0x121e <uartProcess+0x29e>
    1222:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
    1226:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
    122a:	09 95       	icall
    122c:	04 c0       	rjmp	.+8      	; 0x1236 <uartProcess+0x2b6>
    122e:	8b ef       	ldi	r24, 0xFB	; 251
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1236:	ef e3       	ldi	r30, 0x3F	; 63
    1238:	f4 e0       	ldi	r31, 0x04	; 4
    123a:	8d e0       	ldi	r24, 0x0D	; 13
    123c:	9a e0       	ldi	r25, 0x0A	; 10
    123e:	91 83       	std	Z+1, r25	; 0x01
    1240:	80 83       	st	Z, r24
    1242:	12 82       	std	Z+2, r1	; 0x02
    1244:	85 e7       	ldi	r24, 0x75	; 117
    1246:	94 e0       	ldi	r25, 0x04	; 4
    1248:	0e 94 4b 06 	call	0xc96	; 0xc96 <putCrc8>
    124c:	bc 01       	movw	r22, r24
    124e:	8f e3       	ldi	r24, 0x3F	; 63
    1250:	94 e0       	ldi	r25, 0x04	; 4
    1252:	0e 94 af 0c 	call	0x195e	; 0x195e <strcat>
    1256:	8f e3       	ldi	r24, 0x3F	; 63
    1258:	94 e0       	ldi	r25, 0x04	; 4
    125a:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    125e:	80 e0       	ldi	r24, 0x00	; 0
    1260:	0e c0       	rjmp	.+28     	; 0x127e <uartProcess+0x2fe>
    1262:	80 e0       	ldi	r24, 0x00	; 0
    1264:	0c c0       	rjmp	.+24     	; 0x127e <uartProcess+0x2fe>
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	0a c0       	rjmp	.+20     	; 0x127e <uartProcess+0x2fe>
    126a:	8c e0       	ldi	r24, 0x0C	; 12
    126c:	91 e0       	ldi	r25, 0x01	; 1
    126e:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1272:	e1 cf       	rjmp	.-62     	; 0x1236 <uartProcess+0x2b6>
    1274:	8f e0       	ldi	r24, 0x0F	; 15
    1276:	91 e0       	ldi	r25, 0x01	; 1
    1278:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    127c:	dc cf       	rjmp	.-72     	; 0x1236 <uartProcess+0x2b6>
    127e:	df 91       	pop	r29
    1280:	cf 91       	pop	r28
    1282:	1f 91       	pop	r17
    1284:	0f 91       	pop	r16
    1286:	ff 90       	pop	r15
    1288:	ef 90       	pop	r14
    128a:	df 90       	pop	r13
    128c:	cf 90       	pop	r12
    128e:	08 95       	ret
||||||| .r50
00000f82 <uartProcess>:
     f82:	cf 92       	push	r12
     f84:	df 92       	push	r13
     f86:	ef 92       	push	r14
     f88:	ff 92       	push	r15
     f8a:	0f 93       	push	r16
     f8c:	1f 93       	push	r17
     f8e:	cf 93       	push	r28
     f90:	df 93       	push	r29
     f92:	ec 01       	movw	r28, r24
     f94:	0e 94 8e 06 	call	0xd1c	; 0xd1c <readRingBuff>
     f98:	88 23       	and	r24, r24
     f9a:	09 f4       	brne	.+2      	; 0xf9e <uartProcess+0x1c>
     f9c:	63 c1       	rjmp	.+710    	; 0x1264 <uartProcess+0x2e2>
     f9e:	10 92 75 04 	sts	0x0475, r1	; 0x800475 <crc>
     fa2:	44 e1       	ldi	r20, 0x14	; 20
     fa4:	6d ee       	ldi	r22, 0xED	; 237
     fa6:	70 e0       	ldi	r23, 0x00	; 0
     fa8:	ce 01       	movw	r24, r28
     faa:	0e 94 bc 01 	call	0x378	; 0x378 <srchCmd>
     fae:	81 11       	cpse	r24, r1
     fb0:	43 c1       	rjmp	.+646    	; 0x1238 <uartProcess+0x2b6>
     fb2:	65 e7       	ldi	r22, 0x75	; 117
     fb4:	74 e0       	ldi	r23, 0x04	; 4
     fb6:	ce 01       	movw	r24, r28
     fb8:	0e 94 70 07 	call	0xee0	; 0xee0 <crcFromString>
     fbc:	00 97       	sbiw	r24, 0x00	; 0
     fbe:	21 f0       	breq	.+8      	; 0xfc8 <uartProcess+0x46>
     fc0:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	5c c1       	rjmp	.+696    	; 0x1280 <uartProcess+0x2fe>
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	90 91 93 00 	lds	r25, 0x0093	; 0x800093 <uartCmd+0x1>
     fce:	89 13       	cpse	r24, r25
     fd0:	0c c0       	rjmp	.+24     	; 0xfea <uartProcess+0x68>
     fd2:	ce 01       	movw	r24, r28
     fd4:	02 96       	adiw	r24, 0x02	; 2
     fd6:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
     fda:	0e 94 2f 06 	call	0xc5e	; 0xc5e <setRelais>
     fde:	e2 e7       	ldi	r30, 0x72	; 114
     fe0:	f4 e0       	ldi	r31, 0x04	; 4
     fe2:	80 81       	ld	r24, Z
     fe4:	80 68       	ori	r24, 0x80	; 128
     fe6:	80 83       	st	Z, r24
     fe8:	41 c1       	rjmp	.+642    	; 0x126c <uartProcess+0x2ea>
     fea:	90 91 96 00 	lds	r25, 0x0096	; 0x800096 <uartCmd+0x4>
     fee:	89 13       	cpse	r24, r25
     ff0:	10 c0       	rjmp	.+32     	; 0x1012 <uartProcess+0x90>
     ff2:	60 e0       	ldi	r22, 0x00	; 0
     ff4:	70 e0       	ldi	r23, 0x00	; 0
     ff6:	ce 01       	movw	r24, r28
     ff8:	01 96       	adiw	r24, 0x01	; 1
     ffa:	0e 94 20 07 	call	0xe40	; 0xe40 <serialNumberRW>
     ffe:	00 97       	sbiw	r24, 0x00	; 0
    1000:	09 f4       	brne	.+2      	; 0x1004 <uartProcess+0x82>
    1002:	39 c1       	rjmp	.+626    	; 0x1276 <uartProcess+0x2f4>
    1004:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1008:	8a ee       	ldi	r24, 0xEA	; 234
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1010:	2d c1       	rjmp	.+602    	; 0x126c <uartProcess+0x2ea>
    1012:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <uartCmd+0x3>
    1016:	89 13       	cpse	r24, r25
    1018:	2c c0       	rjmp	.+88     	; 0x1072 <uartProcess+0xf0>
    101a:	ce 01       	movw	r24, r28
    101c:	02 96       	adiw	r24, 0x02	; 2
    101e:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    1022:	8c 01       	movw	r16, r24
    1024:	ce 01       	movw	r24, r28
    1026:	05 96       	adiw	r24, 0x05	; 5
    1028:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    102c:	7c 01       	movw	r14, r24
    102e:	ce 01       	movw	r24, r28
    1030:	08 96       	adiw	r24, 0x08	; 8
    1032:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    1036:	98 01       	movw	r18, r16
    1038:	33 27       	eor	r19, r19
    103a:	28 31       	cpi	r18, 0x18	; 24
    103c:	31 05       	cpc	r19, r1
    103e:	10 f0       	brcs	.+4      	; 0x1044 <uartProcess+0xc2>
    1040:	20 e0       	ldi	r18, 0x00	; 0
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	b7 01       	movw	r22, r14
    1046:	77 27       	eor	r23, r23
    1048:	6b 33       	cpi	r22, 0x3B	; 59
    104a:	71 05       	cpc	r23, r1
    104c:	10 f0       	brcs	.+4      	; 0x1052 <uartProcess+0xd0>
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	70 e0       	ldi	r23, 0x00	; 0
    1052:	ac 01       	movw	r20, r24
    1054:	55 27       	eor	r21, r21
    1056:	4b 33       	cpi	r20, 0x3B	; 59
    1058:	51 05       	cpc	r21, r1
    105a:	10 f0       	brcs	.+4      	; 0x1060 <uartProcess+0xde>
    105c:	40 e0       	ldi	r20, 0x00	; 0
    105e:	50 e0       	ldi	r21, 0x00	; 0
    1060:	82 2f       	mov	r24, r18
    1062:	0e 94 2c 02 	call	0x458	; 0x458 <rtcSetTime>
    1066:	e2 e7       	ldi	r30, 0x72	; 114
    1068:	f4 e0       	ldi	r31, 0x04	; 4
    106a:	80 81       	ld	r24, Z
    106c:	80 62       	ori	r24, 0x20	; 32
    106e:	80 83       	st	Z, r24
    1070:	fd c0       	rjmp	.+506    	; 0x126c <uartProcess+0x2ea>
    1072:	90 91 94 00 	lds	r25, 0x0094	; 0x800094 <uartCmd+0x2>
    1076:	89 13       	cpse	r24, r25
    1078:	3b c0       	rjmp	.+118    	; 0x10f0 <uartProcess+0x16e>
    107a:	ce 01       	movw	r24, r28
    107c:	02 96       	adiw	r24, 0x02	; 2
    107e:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    1082:	8c 01       	movw	r16, r24
    1084:	ce 01       	movw	r24, r28
    1086:	05 96       	adiw	r24, 0x05	; 5
    1088:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    108c:	6c 01       	movw	r12, r24
    108e:	ce 01       	movw	r24, r28
    1090:	08 96       	adiw	r24, 0x08	; 8
    1092:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    1096:	7c 01       	movw	r14, r24
    1098:	ce 01       	movw	r24, r28
    109a:	0b 96       	adiw	r24, 0x0b	; 11
    109c:	0e 94 8f 0c 	call	0x191e	; 0x191e <atoi>
    10a0:	bc 01       	movw	r22, r24
    10a2:	98 01       	movw	r18, r16
    10a4:	33 27       	eor	r19, r19
    10a6:	2f 31       	cpi	r18, 0x1F	; 31
    10a8:	31 05       	cpc	r19, r1
    10aa:	10 f0       	brcs	.+4      	; 0x10b0 <uartProcess+0x12e>
    10ac:	20 e0       	ldi	r18, 0x00	; 0
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	82 2f       	mov	r24, r18
    10b2:	a6 01       	movw	r20, r12
    10b4:	55 27       	eor	r21, r21
    10b6:	4c 30       	cpi	r20, 0x0C	; 12
    10b8:	51 05       	cpc	r21, r1
    10ba:	10 f0       	brcs	.+4      	; 0x10c0 <uartProcess+0x13e>
    10bc:	40 e0       	ldi	r20, 0x00	; 0
    10be:	50 e0       	ldi	r21, 0x00	; 0
    10c0:	ff 24       	eor	r15, r15
    10c2:	93 e6       	ldi	r25, 0x63	; 99
    10c4:	e9 16       	cp	r14, r25
    10c6:	f1 04       	cpc	r15, r1
    10c8:	10 f0       	brcs	.+4      	; 0x10ce <uartProcess+0x14c>
    10ca:	e1 2c       	mov	r14, r1
    10cc:	f1 2c       	mov	r15, r1
    10ce:	77 27       	eor	r23, r23
    10d0:	67 30       	cpi	r22, 0x07	; 7
    10d2:	71 05       	cpc	r23, r1
    10d4:	10 f0       	brcs	.+4      	; 0x10da <uartProcess+0x158>
    10d6:	60 e0       	ldi	r22, 0x00	; 0
    10d8:	70 e0       	ldi	r23, 0x00	; 0
    10da:	97 01       	movw	r18, r14
    10dc:	20 53       	subi	r18, 0x30	; 48
    10de:	38 4f       	sbci	r19, 0xF8	; 248
    10e0:	0e 94 7c 02 	call	0x4f8	; 0x4f8 <rtcSetDate>
    10e4:	e2 e7       	ldi	r30, 0x72	; 114
    10e6:	f4 e0       	ldi	r31, 0x04	; 4
    10e8:	80 81       	ld	r24, Z
    10ea:	80 61       	ori	r24, 0x10	; 16
    10ec:	80 83       	st	Z, r24
    10ee:	be c0       	rjmp	.+380    	; 0x126c <uartProcess+0x2ea>
    10f0:	90 91 97 00 	lds	r25, 0x0097	; 0x800097 <uartCmd+0x5>
    10f4:	89 13       	cpse	r24, r25
    10f6:	4f c0       	rjmp	.+158    	; 0x1196 <uartProcess+0x214>
    10f8:	89 e1       	ldi	r24, 0x19	; 25
    10fa:	ef e3       	ldi	r30, 0x3F	; 63
    10fc:	f4 e0       	ldi	r31, 0x04	; 4
    10fe:	df 01       	movw	r26, r30
    1100:	1d 92       	st	X+, r1
    1102:	8a 95       	dec	r24
    1104:	e9 f7       	brne	.-6      	; 0x1100 <uartProcess+0x17e>
    1106:	8a 81       	ldd	r24, Y+2	; 0x02
    1108:	90 91 99 00 	lds	r25, 0x0099	; 0x800099 <uartCmd+0x7>
    110c:	89 13       	cpse	r24, r25
    110e:	19 c0       	rjmp	.+50     	; 0x1142 <uartProcess+0x1c0>
    1110:	40 e1       	ldi	r20, 0x10	; 16
    1112:	50 e0       	ldi	r21, 0x00	; 0
    1114:	64 e0       	ldi	r22, 0x04	; 4
    1116:	70 e0       	ldi	r23, 0x00	; 0
    1118:	cf 01       	movw	r24, r30
    111a:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <eeprom_read_block>
    111e:	af e3       	ldi	r26, 0x3F	; 63
    1120:	b4 e0       	ldi	r27, 0x04	; 4
    1122:	0d 90       	ld	r0, X+
    1124:	00 20       	and	r0, r0
    1126:	e9 f7       	brne	.-6      	; 0x1122 <uartProcess+0x1a0>
    1128:	11 97       	sbiw	r26, 0x01	; 1
    112a:	83 e0       	ldi	r24, 0x03	; 3
    112c:	ea ee       	ldi	r30, 0xEA	; 234
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	01 90       	ld	r0, Z+
    1132:	0d 92       	st	X+, r0
    1134:	8a 95       	dec	r24
    1136:	e1 f7       	brne	.-8      	; 0x1130 <uartProcess+0x1ae>
    1138:	8f e3       	ldi	r24, 0x3F	; 63
    113a:	94 e0       	ldi	r25, 0x04	; 4
    113c:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1140:	95 c0       	rjmp	.+298    	; 0x126c <uartProcess+0x2ea>
    1142:	90 91 9a 00 	lds	r25, 0x009A	; 0x80009a <uartCmd+0x8>
    1146:	89 13       	cpse	r24, r25
    1148:	77 c0       	rjmp	.+238    	; 0x1238 <uartProcess+0x2b6>
    114a:	23 96       	adiw	r28, 0x03	; 3
    114c:	fe 01       	movw	r30, r28
    114e:	01 90       	ld	r0, Z+
    1150:	00 20       	and	r0, r0
    1152:	e9 f7       	brne	.-6      	; 0x114e <uartProcess+0x1cc>
    1154:	31 97       	sbiw	r30, 0x01	; 1
    1156:	bf 01       	movw	r22, r30
    1158:	6c 1b       	sub	r22, r28
    115a:	7d 0b       	sbc	r23, r29
    115c:	60 31       	cpi	r22, 0x10	; 16
    115e:	08 f0       	brcs	.+2      	; 0x1162 <uartProcess+0x1e0>
    1160:	83 c0       	rjmp	.+262    	; 0x1268 <uartProcess+0x2e6>
    1162:	e2 e7       	ldi	r30, 0x72	; 114
    1164:	f4 e0       	ldi	r31, 0x04	; 4
    1166:	80 81       	ld	r24, Z
    1168:	88 60       	ori	r24, 0x08	; 8
    116a:	80 83       	st	Z, r24
    116c:	83 e0       	ldi	r24, 0x03	; 3
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <eeprom_update_byte>
    1174:	e1 99       	sbic	0x1c, 1	; 28
    1176:	fe cf       	rjmp	.-4      	; 0x1174 <uartProcess+0x1f2>
    1178:	40 e1       	ldi	r20, 0x10	; 16
    117a:	50 e0       	ldi	r21, 0x00	; 0
    117c:	64 e0       	ldi	r22, 0x04	; 4
    117e:	70 e0       	ldi	r23, 0x00	; 0
    1180:	ce 01       	movw	r24, r28
    1182:	0e 94 0a 0d 	call	0x1a14	; 0x1a14 <eeprom_update_block>
    1186:	e1 99       	sbic	0x1c, 1	; 28
    1188:	fe cf       	rjmp	.-4      	; 0x1186 <uartProcess+0x204>
    118a:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
    118e:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
    1192:	09 95       	icall
    1194:	51 c0       	rjmp	.+162    	; 0x1238 <uartProcess+0x2b6>
    1196:	90 91 98 00 	lds	r25, 0x0098	; 0x800098 <uartCmd+0x6>
    119a:	89 13       	cpse	r24, r25
    119c:	49 c0       	rjmp	.+146    	; 0x1230 <uartProcess+0x2ae>
    119e:	8a 81       	ldd	r24, Y+2	; 0x02
    11a0:	90 91 99 00 	lds	r25, 0x0099	; 0x800099 <uartCmd+0x7>
    11a4:	89 13       	cpse	r24, r25
    11a6:	32 c0       	rjmp	.+100    	; 0x120c <uartProcess+0x28a>
    11a8:	60 91 72 05 	lds	r22, 0x0572	; 0x800572 <eepRAM+0x1>
    11ac:	70 91 73 05 	lds	r23, 0x0573	; 0x800573 <eepRAM+0x2>
    11b0:	8f e3       	ldi	r24, 0x3F	; 63
    11b2:	94 e0       	ldi	r25, 0x04	; 4
    11b4:	0e 94 76 05 	call	0xaec	; 0xaec <valToStr>
    11b8:	80 91 3f 04 	lds	r24, 0x043F	; 0x80043f <buffer>
    11bc:	88 23       	and	r24, r24
    11be:	c9 f0       	breq	.+50     	; 0x11f2 <uartProcess+0x270>
    11c0:	e0 e4       	ldi	r30, 0x40	; 64
    11c2:	f4 e0       	ldi	r31, 0x04	; 4
    11c4:	90 e0       	ldi	r25, 0x00	; 0
    11c6:	80 53       	subi	r24, 0x30	; 48
    11c8:	8a 30       	cpi	r24, 0x0A	; 10
    11ca:	08 f4       	brcc	.+2      	; 0x11ce <uartProcess+0x24c>
    11cc:	9f 5f       	subi	r25, 0xFF	; 255
    11ce:	81 91       	ld	r24, Z+
    11d0:	81 11       	cpse	r24, r1
    11d2:	f9 cf       	rjmp	.-14     	; 0x11c6 <uartProcess+0x244>
    11d4:	af e3       	ldi	r26, 0x3F	; 63
    11d6:	b4 e0       	ldi	r27, 0x04	; 4
    11d8:	09 c0       	rjmp	.+18     	; 0x11ec <uartProcess+0x26a>
    11da:	91 30       	cpi	r25, 0x01	; 1
    11dc:	51 f0       	breq	.+20     	; 0x11f2 <uartProcess+0x270>
    11de:	ef e3       	ldi	r30, 0x3F	; 63
    11e0:	f4 e0       	ldi	r31, 0x04	; 4
    11e2:	81 81       	ldd	r24, Z+1	; 0x01
    11e4:	81 93       	st	Z+, r24
    11e6:	81 11       	cpse	r24, r1
    11e8:	fc cf       	rjmp	.-8      	; 0x11e2 <uartProcess+0x260>
    11ea:	91 50       	subi	r25, 0x01	; 1
    11ec:	8c 91       	ld	r24, X
    11ee:	80 33       	cpi	r24, 0x30	; 48
    11f0:	a1 f3       	breq	.-24     	; 0x11da <uartProcess+0x258>
    11f2:	8f ee       	ldi	r24, 0xEF	; 239
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    11fa:	8f e3       	ldi	r24, 0x3F	; 63
    11fc:	94 e0       	ldi	r25, 0x04	; 4
    11fe:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1202:	8a ee       	ldi	r24, 0xEA	; 234
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    120a:	30 c0       	rjmp	.+96     	; 0x126c <uartProcess+0x2ea>
    120c:	90 91 9b 00 	lds	r25, 0x009B	; 0x80009b <uartCmd+0x9>
    1210:	89 13       	cpse	r24, r25
    1212:	12 c0       	rjmp	.+36     	; 0x1238 <uartProcess+0x2b6>
    1214:	60 e0       	ldi	r22, 0x00	; 0
    1216:	70 e0       	ldi	r23, 0x00	; 0
    1218:	81 e0       	ldi	r24, 0x01	; 1
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <eeprom_write_word>
    1220:	e1 99       	sbic	0x1c, 1	; 28
    1222:	fe cf       	rjmp	.-4      	; 0x1220 <uartProcess+0x29e>
    1224:	e0 91 58 04 	lds	r30, 0x0458	; 0x800458 <restart>
    1228:	f0 91 59 04 	lds	r31, 0x0459	; 0x800459 <restart+0x1>
    122c:	09 95       	icall
    122e:	04 c0       	rjmp	.+8      	; 0x1238 <uartProcess+0x2b6>
    1230:	8b ef       	ldi	r24, 0xFB	; 251
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1238:	ef e3       	ldi	r30, 0x3F	; 63
    123a:	f4 e0       	ldi	r31, 0x04	; 4
    123c:	8d e0       	ldi	r24, 0x0D	; 13
    123e:	9a e0       	ldi	r25, 0x0A	; 10
    1240:	91 83       	std	Z+1, r25	; 0x01
    1242:	80 83       	st	Z, r24
    1244:	12 82       	std	Z+2, r1	; 0x02
    1246:	85 e7       	ldi	r24, 0x75	; 117
    1248:	94 e0       	ldi	r25, 0x04	; 4
    124a:	0e 94 4c 06 	call	0xc98	; 0xc98 <putCrc8>
    124e:	bc 01       	movw	r22, r24
    1250:	8f e3       	ldi	r24, 0x3F	; 63
    1252:	94 e0       	ldi	r25, 0x04	; 4
    1254:	0e 94 ad 0c 	call	0x195a	; 0x195a <strcat>
    1258:	8f e3       	ldi	r24, 0x3F	; 63
    125a:	94 e0       	ldi	r25, 0x04	; 4
    125c:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1260:	80 e0       	ldi	r24, 0x00	; 0
    1262:	0e c0       	rjmp	.+28     	; 0x1280 <uartProcess+0x2fe>
    1264:	80 e0       	ldi	r24, 0x00	; 0
    1266:	0c c0       	rjmp	.+24     	; 0x1280 <uartProcess+0x2fe>
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	0a c0       	rjmp	.+20     	; 0x1280 <uartProcess+0x2fe>
    126c:	8c e0       	ldi	r24, 0x0C	; 12
    126e:	91 e0       	ldi	r25, 0x01	; 1
    1270:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1274:	e1 cf       	rjmp	.-62     	; 0x1238 <uartProcess+0x2b6>
    1276:	8f e0       	ldi	r24, 0x0F	; 15
    1278:	91 e0       	ldi	r25, 0x01	; 1
    127a:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    127e:	dc cf       	rjmp	.-72     	; 0x1238 <uartProcess+0x2b6>
    1280:	df 91       	pop	r29
    1282:	cf 91       	pop	r28
    1284:	1f 91       	pop	r17
    1286:	0f 91       	pop	r16
    1288:	ff 90       	pop	r15
    128a:	ef 90       	pop	r14
    128c:	df 90       	pop	r13
    128e:	cf 90       	pop	r12
    1290:	08 95       	ret
=======
00001250 <uartProcess>:
    1250:	cf 92       	push	r12
    1252:	df 92       	push	r13
    1254:	ef 92       	push	r14
    1256:	ff 92       	push	r15
    1258:	0f 93       	push	r16
    125a:	1f 93       	push	r17
    125c:	cf 93       	push	r28
    125e:	df 93       	push	r29
    1260:	ec 01       	movw	r28, r24
    1262:	0e 94 f5 07 	call	0xfea	; 0xfea <readRingBuff>
    1266:	88 23       	and	r24, r24
    1268:	09 f4       	brne	.+2      	; 0x126c <uartProcess+0x1c>
    126a:	63 c1       	rjmp	.+710    	; 0x1532 <uartProcess+0x2e2>
    126c:	10 92 c9 04 	sts	0x04C9, r1	; 0x8004c9 <crc>
    1270:	44 e1       	ldi	r20, 0x14	; 20
    1272:	67 e1       	ldi	r22, 0x17	; 23
    1274:	71 e0       	ldi	r23, 0x01	; 1
    1276:	ce 01       	movw	r24, r28
    1278:	0e 94 c3 01 	call	0x386	; 0x386 <srchCmd>
    127c:	81 11       	cpse	r24, r1
    127e:	43 c1       	rjmp	.+646    	; 0x1506 <uartProcess+0x2b6>
    1280:	69 ec       	ldi	r22, 0xC9	; 201
    1282:	74 e0       	ldi	r23, 0x04	; 4
    1284:	ce 01       	movw	r24, r28
    1286:	0e 94 d7 08 	call	0x11ae	; 0x11ae <crcFromString>
    128a:	00 97       	sbiw	r24, 0x00	; 0
    128c:	21 f0       	breq	.+8      	; 0x1296 <uartProcess+0x46>
    128e:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1292:	81 e0       	ldi	r24, 0x01	; 1
    1294:	5c c1       	rjmp	.+696    	; 0x154e <uartProcess+0x2fe>
    1296:	89 81       	ldd	r24, Y+1	; 0x01
    1298:	90 91 ac 00 	lds	r25, 0x00AC	; 0x8000ac <uartCmd+0x1>
    129c:	89 13       	cpse	r24, r25
    129e:	0c c0       	rjmp	.+24     	; 0x12b8 <uartProcess+0x68>
    12a0:	ce 01       	movw	r24, r28
    12a2:	02 96       	adiw	r24, 0x02	; 2
    12a4:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    12a8:	0e 94 96 07 	call	0xf2c	; 0xf2c <setRelais>
    12ac:	e6 ec       	ldi	r30, 0xC6	; 198
    12ae:	f4 e0       	ldi	r31, 0x04	; 4
    12b0:	80 81       	ld	r24, Z
    12b2:	80 68       	ori	r24, 0x80	; 128
    12b4:	80 83       	st	Z, r24
    12b6:	41 c1       	rjmp	.+642    	; 0x153a <uartProcess+0x2ea>
    12b8:	90 91 af 00 	lds	r25, 0x00AF	; 0x8000af <uartCmd+0x4>
    12bc:	89 13       	cpse	r24, r25
    12be:	10 c0       	rjmp	.+32     	; 0x12e0 <uartProcess+0x90>
    12c0:	60 e0       	ldi	r22, 0x00	; 0
    12c2:	70 e0       	ldi	r23, 0x00	; 0
    12c4:	ce 01       	movw	r24, r28
    12c6:	01 96       	adiw	r24, 0x01	; 1
    12c8:	0e 94 87 08 	call	0x110e	; 0x110e <serialNumberRW>
    12cc:	00 97       	sbiw	r24, 0x00	; 0
    12ce:	09 f4       	brne	.+2      	; 0x12d2 <uartProcess+0x82>
    12d0:	39 c1       	rjmp	.+626    	; 0x1544 <uartProcess+0x2f4>
    12d2:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    12d6:	84 e1       	ldi	r24, 0x14	; 20
    12d8:	91 e0       	ldi	r25, 0x01	; 1
    12da:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    12de:	2d c1       	rjmp	.+602    	; 0x153a <uartProcess+0x2ea>
    12e0:	90 91 ae 00 	lds	r25, 0x00AE	; 0x8000ae <uartCmd+0x3>
    12e4:	89 13       	cpse	r24, r25
    12e6:	2c c0       	rjmp	.+88     	; 0x1340 <uartProcess+0xf0>
    12e8:	ce 01       	movw	r24, r28
    12ea:	02 96       	adiw	r24, 0x02	; 2
    12ec:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    12f0:	8c 01       	movw	r16, r24
    12f2:	ce 01       	movw	r24, r28
    12f4:	05 96       	adiw	r24, 0x05	; 5
    12f6:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    12fa:	7c 01       	movw	r14, r24
    12fc:	ce 01       	movw	r24, r28
    12fe:	08 96       	adiw	r24, 0x08	; 8
    1300:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    1304:	98 01       	movw	r18, r16
    1306:	33 27       	eor	r19, r19
    1308:	28 31       	cpi	r18, 0x18	; 24
    130a:	31 05       	cpc	r19, r1
    130c:	10 f0       	brcs	.+4      	; 0x1312 <uartProcess+0xc2>
    130e:	20 e0       	ldi	r18, 0x00	; 0
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	b7 01       	movw	r22, r14
    1314:	77 27       	eor	r23, r23
    1316:	6b 33       	cpi	r22, 0x3B	; 59
    1318:	71 05       	cpc	r23, r1
    131a:	10 f0       	brcs	.+4      	; 0x1320 <uartProcess+0xd0>
    131c:	60 e0       	ldi	r22, 0x00	; 0
    131e:	70 e0       	ldi	r23, 0x00	; 0
    1320:	ac 01       	movw	r20, r24
    1322:	55 27       	eor	r21, r21
    1324:	4b 33       	cpi	r20, 0x3B	; 59
    1326:	51 05       	cpc	r21, r1
    1328:	10 f0       	brcs	.+4      	; 0x132e <uartProcess+0xde>
    132a:	40 e0       	ldi	r20, 0x00	; 0
    132c:	50 e0       	ldi	r21, 0x00	; 0
    132e:	82 2f       	mov	r24, r18
    1330:	0e 94 96 02 	call	0x52c	; 0x52c <rtcSetTime>
    1334:	e6 ec       	ldi	r30, 0xC6	; 198
    1336:	f4 e0       	ldi	r31, 0x04	; 4
    1338:	80 81       	ld	r24, Z
    133a:	80 62       	ori	r24, 0x20	; 32
    133c:	80 83       	st	Z, r24
    133e:	fd c0       	rjmp	.+506    	; 0x153a <uartProcess+0x2ea>
    1340:	90 91 ad 00 	lds	r25, 0x00AD	; 0x8000ad <uartCmd+0x2>
    1344:	89 13       	cpse	r24, r25
    1346:	3b c0       	rjmp	.+118    	; 0x13be <uartProcess+0x16e>
    1348:	ce 01       	movw	r24, r28
    134a:	02 96       	adiw	r24, 0x02	; 2
    134c:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    1350:	8c 01       	movw	r16, r24
    1352:	ce 01       	movw	r24, r28
    1354:	05 96       	adiw	r24, 0x05	; 5
    1356:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    135a:	6c 01       	movw	r12, r24
    135c:	ce 01       	movw	r24, r28
    135e:	08 96       	adiw	r24, 0x08	; 8
    1360:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    1364:	7c 01       	movw	r14, r24
    1366:	ce 01       	movw	r24, r28
    1368:	0b 96       	adiw	r24, 0x0b	; 11
    136a:	0e 94 a7 12 	call	0x254e	; 0x254e <atoi>
    136e:	bc 01       	movw	r22, r24
    1370:	98 01       	movw	r18, r16
    1372:	33 27       	eor	r19, r19
    1374:	2f 31       	cpi	r18, 0x1F	; 31
    1376:	31 05       	cpc	r19, r1
    1378:	10 f0       	brcs	.+4      	; 0x137e <uartProcess+0x12e>
    137a:	20 e0       	ldi	r18, 0x00	; 0
    137c:	30 e0       	ldi	r19, 0x00	; 0
    137e:	82 2f       	mov	r24, r18
    1380:	a6 01       	movw	r20, r12
    1382:	55 27       	eor	r21, r21
    1384:	4c 30       	cpi	r20, 0x0C	; 12
    1386:	51 05       	cpc	r21, r1
    1388:	10 f0       	brcs	.+4      	; 0x138e <uartProcess+0x13e>
    138a:	40 e0       	ldi	r20, 0x00	; 0
    138c:	50 e0       	ldi	r21, 0x00	; 0
    138e:	ff 24       	eor	r15, r15
    1390:	93 e6       	ldi	r25, 0x63	; 99
    1392:	e9 16       	cp	r14, r25
    1394:	f1 04       	cpc	r15, r1
    1396:	10 f0       	brcs	.+4      	; 0x139c <uartProcess+0x14c>
    1398:	e1 2c       	mov	r14, r1
    139a:	f1 2c       	mov	r15, r1
    139c:	77 27       	eor	r23, r23
    139e:	67 30       	cpi	r22, 0x07	; 7
    13a0:	71 05       	cpc	r23, r1
    13a2:	10 f0       	brcs	.+4      	; 0x13a8 <uartProcess+0x158>
    13a4:	60 e0       	ldi	r22, 0x00	; 0
    13a6:	70 e0       	ldi	r23, 0x00	; 0
    13a8:	97 01       	movw	r18, r14
    13aa:	20 53       	subi	r18, 0x30	; 48
    13ac:	38 4f       	sbci	r19, 0xF8	; 248
    13ae:	0e 94 e7 02 	call	0x5ce	; 0x5ce <rtcSetDate>
    13b2:	e6 ec       	ldi	r30, 0xC6	; 198
    13b4:	f4 e0       	ldi	r31, 0x04	; 4
    13b6:	80 81       	ld	r24, Z
    13b8:	80 61       	ori	r24, 0x10	; 16
    13ba:	80 83       	st	Z, r24
    13bc:	be c0       	rjmp	.+380    	; 0x153a <uartProcess+0x2ea>
    13be:	90 91 b0 00 	lds	r25, 0x00B0	; 0x8000b0 <uartCmd+0x5>
    13c2:	89 13       	cpse	r24, r25
    13c4:	4f c0       	rjmp	.+158    	; 0x1464 <uartProcess+0x214>
    13c6:	89 e1       	ldi	r24, 0x19	; 25
    13c8:	ec e7       	ldi	r30, 0x7C	; 124
    13ca:	f4 e0       	ldi	r31, 0x04	; 4
    13cc:	df 01       	movw	r26, r30
    13ce:	1d 92       	st	X+, r1
    13d0:	8a 95       	dec	r24
    13d2:	e9 f7       	brne	.-6      	; 0x13ce <uartProcess+0x17e>
    13d4:	8a 81       	ldd	r24, Y+2	; 0x02
    13d6:	90 91 b2 00 	lds	r25, 0x00B2	; 0x8000b2 <uartCmd+0x7>
    13da:	89 13       	cpse	r24, r25
    13dc:	19 c0       	rjmp	.+50     	; 0x1410 <uartProcess+0x1c0>
    13de:	40 e1       	ldi	r20, 0x10	; 16
    13e0:	50 e0       	ldi	r21, 0x00	; 0
    13e2:	64 e0       	ldi	r22, 0x04	; 4
    13e4:	70 e0       	ldi	r23, 0x00	; 0
    13e6:	cf 01       	movw	r24, r30
    13e8:	0e 94 04 13 	call	0x2608	; 0x2608 <eeprom_read_block>
    13ec:	ac e7       	ldi	r26, 0x7C	; 124
    13ee:	b4 e0       	ldi	r27, 0x04	; 4
    13f0:	0d 90       	ld	r0, X+
    13f2:	00 20       	and	r0, r0
    13f4:	e9 f7       	brne	.-6      	; 0x13f0 <uartProcess+0x1a0>
    13f6:	11 97       	sbiw	r26, 0x01	; 1
    13f8:	83 e0       	ldi	r24, 0x03	; 3
    13fa:	e4 e1       	ldi	r30, 0x14	; 20
    13fc:	f1 e0       	ldi	r31, 0x01	; 1
    13fe:	01 90       	ld	r0, Z+
    1400:	0d 92       	st	X+, r0
    1402:	8a 95       	dec	r24
    1404:	e1 f7       	brne	.-8      	; 0x13fe <uartProcess+0x1ae>
    1406:	8c e7       	ldi	r24, 0x7C	; 124
    1408:	94 e0       	ldi	r25, 0x04	; 4
    140a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    140e:	95 c0       	rjmp	.+298    	; 0x153a <uartProcess+0x2ea>
    1410:	90 91 b3 00 	lds	r25, 0x00B3	; 0x8000b3 <uartCmd+0x8>
    1414:	89 13       	cpse	r24, r25
    1416:	77 c0       	rjmp	.+238    	; 0x1506 <uartProcess+0x2b6>
    1418:	23 96       	adiw	r28, 0x03	; 3
    141a:	fe 01       	movw	r30, r28
    141c:	01 90       	ld	r0, Z+
    141e:	00 20       	and	r0, r0
    1420:	e9 f7       	brne	.-6      	; 0x141c <uartProcess+0x1cc>
    1422:	31 97       	sbiw	r30, 0x01	; 1
    1424:	bf 01       	movw	r22, r30
    1426:	6c 1b       	sub	r22, r28
    1428:	7d 0b       	sbc	r23, r29
    142a:	60 31       	cpi	r22, 0x10	; 16
    142c:	08 f0       	brcs	.+2      	; 0x1430 <uartProcess+0x1e0>
    142e:	83 c0       	rjmp	.+262    	; 0x1536 <uartProcess+0x2e6>
    1430:	e6 ec       	ldi	r30, 0xC6	; 198
    1432:	f4 e0       	ldi	r31, 0x04	; 4
    1434:	80 81       	ld	r24, Z
    1436:	88 60       	ori	r24, 0x08	; 8
    1438:	80 83       	st	Z, r24
    143a:	83 e0       	ldi	r24, 0x03	; 3
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	0e 94 32 13 	call	0x2664	; 0x2664 <eeprom_update_byte>
    1442:	e1 99       	sbic	0x1c, 1	; 28
    1444:	fe cf       	rjmp	.-4      	; 0x1442 <uartProcess+0x1f2>
    1446:	40 e1       	ldi	r20, 0x10	; 16
    1448:	50 e0       	ldi	r21, 0x00	; 0
    144a:	64 e0       	ldi	r22, 0x04	; 4
    144c:	70 e0       	ldi	r23, 0x00	; 0
    144e:	ce 01       	movw	r24, r28
    1450:	0e 94 22 13 	call	0x2644	; 0x2644 <eeprom_update_block>
    1454:	e1 99       	sbic	0x1c, 1	; 28
    1456:	fe cf       	rjmp	.-4      	; 0x1454 <uartProcess+0x204>
    1458:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <restart>
    145c:	f0 91 96 04 	lds	r31, 0x0496	; 0x800496 <restart+0x1>
    1460:	09 95       	icall
    1462:	51 c0       	rjmp	.+162    	; 0x1506 <uartProcess+0x2b6>
    1464:	90 91 b1 00 	lds	r25, 0x00B1	; 0x8000b1 <uartCmd+0x6>
    1468:	89 13       	cpse	r24, r25
    146a:	49 c0       	rjmp	.+146    	; 0x14fe <uartProcess+0x2ae>
    146c:	8a 81       	ldd	r24, Y+2	; 0x02
    146e:	90 91 b2 00 	lds	r25, 0x00B2	; 0x8000b2 <uartCmd+0x7>
    1472:	89 13       	cpse	r24, r25
    1474:	32 c0       	rjmp	.+100    	; 0x14da <uartProcess+0x28a>
    1476:	60 91 c6 05 	lds	r22, 0x05C6	; 0x8005c6 <eepRAM+0x1>
    147a:	70 91 c7 05 	lds	r23, 0x05C7	; 0x8005c7 <eepRAM+0x2>
    147e:	8c e7       	ldi	r24, 0x7C	; 124
    1480:	94 e0       	ldi	r25, 0x04	; 4
    1482:	0e 94 dd 06 	call	0xdba	; 0xdba <valToStr>
    1486:	80 91 7c 04 	lds	r24, 0x047C	; 0x80047c <buffer>
    148a:	88 23       	and	r24, r24
    148c:	c9 f0       	breq	.+50     	; 0x14c0 <uartProcess+0x270>
    148e:	ed e7       	ldi	r30, 0x7D	; 125
    1490:	f4 e0       	ldi	r31, 0x04	; 4
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	80 53       	subi	r24, 0x30	; 48
    1496:	8a 30       	cpi	r24, 0x0A	; 10
    1498:	08 f4       	brcc	.+2      	; 0x149c <uartProcess+0x24c>
    149a:	9f 5f       	subi	r25, 0xFF	; 255
    149c:	81 91       	ld	r24, Z+
    149e:	81 11       	cpse	r24, r1
    14a0:	f9 cf       	rjmp	.-14     	; 0x1494 <uartProcess+0x244>
    14a2:	ac e7       	ldi	r26, 0x7C	; 124
    14a4:	b4 e0       	ldi	r27, 0x04	; 4
    14a6:	09 c0       	rjmp	.+18     	; 0x14ba <uartProcess+0x26a>
    14a8:	91 30       	cpi	r25, 0x01	; 1
    14aa:	51 f0       	breq	.+20     	; 0x14c0 <uartProcess+0x270>
    14ac:	ec e7       	ldi	r30, 0x7C	; 124
    14ae:	f4 e0       	ldi	r31, 0x04	; 4
    14b0:	81 81       	ldd	r24, Z+1	; 0x01
    14b2:	81 93       	st	Z+, r24
    14b4:	81 11       	cpse	r24, r1
    14b6:	fc cf       	rjmp	.-8      	; 0x14b0 <uartProcess+0x260>
    14b8:	91 50       	subi	r25, 0x01	; 1
    14ba:	8c 91       	ld	r24, X
    14bc:	80 33       	cpi	r24, 0x30	; 48
    14be:	a1 f3       	breq	.-24     	; 0x14a8 <uartProcess+0x258>
    14c0:	89 e1       	ldi	r24, 0x19	; 25
    14c2:	91 e0       	ldi	r25, 0x01	; 1
    14c4:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    14c8:	8c e7       	ldi	r24, 0x7C	; 124
    14ca:	94 e0       	ldi	r25, 0x04	; 4
    14cc:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    14d0:	84 e1       	ldi	r24, 0x14	; 20
    14d2:	91 e0       	ldi	r25, 0x01	; 1
    14d4:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    14d8:	30 c0       	rjmp	.+96     	; 0x153a <uartProcess+0x2ea>
    14da:	90 91 b4 00 	lds	r25, 0x00B4	; 0x8000b4 <uartCmd+0x9>
    14de:	89 13       	cpse	r24, r25
    14e0:	12 c0       	rjmp	.+36     	; 0x1506 <uartProcess+0x2b6>
    14e2:	60 e0       	ldi	r22, 0x00	; 0
    14e4:	70 e0       	ldi	r23, 0x00	; 0
    14e6:	81 e0       	ldi	r24, 0x01	; 1
    14e8:	90 e0       	ldi	r25, 0x00	; 0
    14ea:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <eeprom_write_word>
    14ee:	e1 99       	sbic	0x1c, 1	; 28
    14f0:	fe cf       	rjmp	.-4      	; 0x14ee <uartProcess+0x29e>
    14f2:	e0 91 95 04 	lds	r30, 0x0495	; 0x800495 <restart>
    14f6:	f0 91 96 04 	lds	r31, 0x0496	; 0x800496 <restart+0x1>
    14fa:	09 95       	icall
    14fc:	04 c0       	rjmp	.+8      	; 0x1506 <uartProcess+0x2b6>
    14fe:	85 e2       	ldi	r24, 0x25	; 37
    1500:	91 e0       	ldi	r25, 0x01	; 1
    1502:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1506:	ec e7       	ldi	r30, 0x7C	; 124
    1508:	f4 e0       	ldi	r31, 0x04	; 4
    150a:	8d e0       	ldi	r24, 0x0D	; 13
    150c:	9a e0       	ldi	r25, 0x0A	; 10
    150e:	91 83       	std	Z+1, r25	; 0x01
    1510:	80 83       	st	Z, r24
    1512:	12 82       	std	Z+2, r1	; 0x02
    1514:	89 ec       	ldi	r24, 0xC9	; 201
    1516:	94 e0       	ldi	r25, 0x04	; 4
    1518:	0e 94 b3 07 	call	0xf66	; 0xf66 <putCrc8>
    151c:	bc 01       	movw	r22, r24
    151e:	8c e7       	ldi	r24, 0x7C	; 124
    1520:	94 e0       	ldi	r25, 0x04	; 4
    1522:	0e 94 c5 12 	call	0x258a	; 0x258a <strcat>
    1526:	8c e7       	ldi	r24, 0x7C	; 124
    1528:	94 e0       	ldi	r25, 0x04	; 4
    152a:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    152e:	80 e0       	ldi	r24, 0x00	; 0
    1530:	0e c0       	rjmp	.+28     	; 0x154e <uartProcess+0x2fe>
    1532:	80 e0       	ldi	r24, 0x00	; 0
    1534:	0c c0       	rjmp	.+24     	; 0x154e <uartProcess+0x2fe>
    1536:	81 e0       	ldi	r24, 0x01	; 1
    1538:	0a c0       	rjmp	.+20     	; 0x154e <uartProcess+0x2fe>
    153a:	86 e3       	ldi	r24, 0x36	; 54
    153c:	91 e0       	ldi	r25, 0x01	; 1
    153e:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1542:	e1 cf       	rjmp	.-62     	; 0x1506 <uartProcess+0x2b6>
    1544:	89 e3       	ldi	r24, 0x39	; 57
    1546:	91 e0       	ldi	r25, 0x01	; 1
    1548:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    154c:	dc cf       	rjmp	.-72     	; 0x1506 <uartProcess+0x2b6>
    154e:	df 91       	pop	r29
    1550:	cf 91       	pop	r28
    1552:	1f 91       	pop	r17
    1554:	0f 91       	pop	r16
    1556:	ff 90       	pop	r15
    1558:	ef 90       	pop	r14
    155a:	df 90       	pop	r13
    155c:	cf 90       	pop	r12
    155e:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001290 <buildNewsticker>:
    1290:	cf 93       	push	r28
    1292:	df 93       	push	r29
    1294:	ec 01       	movw	r28, r24
    1296:	8a e0       	ldi	r24, 0x0A	; 10
    1298:	e2 ea       	ldi	r30, 0xA2	; 162
    129a:	f2 e0       	ldi	r31, 0x02	; 2
    129c:	de 01       	movw	r26, r28
    129e:	01 90       	ld	r0, Z+
    12a0:	0d 92       	st	X+, r0
    12a2:	8a 95       	dec	r24
    12a4:	e1 f7       	brne	.-8      	; 0x129e <buildNewsticker+0xe>
    12a6:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
    12aa:	bc 01       	movw	r22, r24
    12ac:	ce 01       	movw	r24, r28
    12ae:	0e 94 af 0c 	call	0x195e	; 0x195e <strcat>
    12b2:	fe 01       	movw	r30, r28
    12b4:	01 90       	ld	r0, Z+
    12b6:	00 20       	and	r0, r0
    12b8:	e9 f7       	brne	.-6      	; 0x12b4 <buildNewsticker+0x24>
    12ba:	31 97       	sbiw	r30, 0x01	; 1
    12bc:	20 e2       	ldi	r18, 0x20	; 32
    12be:	3c e7       	ldi	r19, 0x7C	; 124
    12c0:	31 83       	std	Z+1, r19	; 0x01
    12c2:	20 83       	st	Z, r18
    12c4:	80 e2       	ldi	r24, 0x20	; 32
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	93 83       	std	Z+3, r25	; 0x03
    12ca:	82 83       	std	Z+2, r24	; 0x02
    12cc:	de 01       	movw	r26, r28
    12ce:	0d 90       	ld	r0, X+
    12d0:	00 20       	and	r0, r0
    12d2:	e9 f7       	brne	.-6      	; 0x12ce <buildNewsticker+0x3e>
    12d4:	11 97       	sbiw	r26, 0x01	; 1
    12d6:	4f e0       	ldi	r20, 0x0F	; 15
    12d8:	e3 ed       	ldi	r30, 0xD3	; 211
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	01 90       	ld	r0, Z+
    12de:	0d 92       	st	X+, r0
    12e0:	4a 95       	dec	r20
    12e2:	e1 f7       	brne	.-8      	; 0x12dc <buildNewsticker+0x4c>
    12e4:	fe 01       	movw	r30, r28
    12e6:	01 90       	ld	r0, Z+
    12e8:	00 20       	and	r0, r0
    12ea:	e9 f7       	brne	.-6      	; 0x12e6 <buildNewsticker+0x56>
    12ec:	31 97       	sbiw	r30, 0x01	; 1
    12ee:	31 83       	std	Z+1, r19	; 0x01
    12f0:	20 83       	st	Z, r18
    12f2:	93 83       	std	Z+3, r25	; 0x03
    12f4:	82 83       	std	Z+2, r24	; 0x02
    12f6:	fe 01       	movw	r30, r28
    12f8:	01 90       	ld	r0, Z+
    12fa:	00 20       	and	r0, r0
    12fc:	e9 f7       	brne	.-6      	; 0x12f8 <buildNewsticker+0x68>
    12fe:	ec 1b       	sub	r30, r28
    1300:	cf 55       	subi	r28, 0x5F	; 95
    1302:	df 4f       	sbci	r29, 0xFF	; 255
    1304:	e2 50       	subi	r30, 0x02	; 2
    1306:	e8 83       	st	Y, r30
    1308:	df 91       	pop	r29
    130a:	cf 91       	pop	r28
    130c:	08 95       	ret
||||||| .r50
00001292 <buildNewsticker>:
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	ec 01       	movw	r28, r24
    1298:	8a e0       	ldi	r24, 0x0A	; 10
    129a:	e2 ea       	ldi	r30, 0xA2	; 162
    129c:	f2 e0       	ldi	r31, 0x02	; 2
    129e:	de 01       	movw	r26, r28
    12a0:	01 90       	ld	r0, Z+
    12a2:	0d 92       	st	X+, r0
    12a4:	8a 95       	dec	r24
    12a6:	e1 f7       	brne	.-8      	; 0x12a0 <buildNewsticker+0xe>
    12a8:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
    12ac:	bc 01       	movw	r22, r24
    12ae:	ce 01       	movw	r24, r28
    12b0:	0e 94 ad 0c 	call	0x195a	; 0x195a <strcat>
    12b4:	fe 01       	movw	r30, r28
    12b6:	01 90       	ld	r0, Z+
    12b8:	00 20       	and	r0, r0
    12ba:	e9 f7       	brne	.-6      	; 0x12b6 <buildNewsticker+0x24>
    12bc:	31 97       	sbiw	r30, 0x01	; 1
    12be:	20 e2       	ldi	r18, 0x20	; 32
    12c0:	3c e7       	ldi	r19, 0x7C	; 124
    12c2:	31 83       	std	Z+1, r19	; 0x01
    12c4:	20 83       	st	Z, r18
    12c6:	80 e2       	ldi	r24, 0x20	; 32
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	93 83       	std	Z+3, r25	; 0x03
    12cc:	82 83       	std	Z+2, r24	; 0x02
    12ce:	de 01       	movw	r26, r28
    12d0:	0d 90       	ld	r0, X+
    12d2:	00 20       	and	r0, r0
    12d4:	e9 f7       	brne	.-6      	; 0x12d0 <buildNewsticker+0x3e>
    12d6:	11 97       	sbiw	r26, 0x01	; 1
    12d8:	4f e0       	ldi	r20, 0x0F	; 15
    12da:	e3 ed       	ldi	r30, 0xD3	; 211
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	01 90       	ld	r0, Z+
    12e0:	0d 92       	st	X+, r0
    12e2:	4a 95       	dec	r20
    12e4:	e1 f7       	brne	.-8      	; 0x12de <buildNewsticker+0x4c>
    12e6:	fe 01       	movw	r30, r28
    12e8:	01 90       	ld	r0, Z+
    12ea:	00 20       	and	r0, r0
    12ec:	e9 f7       	brne	.-6      	; 0x12e8 <buildNewsticker+0x56>
    12ee:	31 97       	sbiw	r30, 0x01	; 1
    12f0:	31 83       	std	Z+1, r19	; 0x01
    12f2:	20 83       	st	Z, r18
    12f4:	93 83       	std	Z+3, r25	; 0x03
    12f6:	82 83       	std	Z+2, r24	; 0x02
    12f8:	fe 01       	movw	r30, r28
    12fa:	01 90       	ld	r0, Z+
    12fc:	00 20       	and	r0, r0
    12fe:	e9 f7       	brne	.-6      	; 0x12fa <buildNewsticker+0x68>
    1300:	ec 1b       	sub	r30, r28
    1302:	cf 55       	subi	r28, 0x5F	; 95
    1304:	df 4f       	sbci	r29, 0xFF	; 255
    1306:	e2 50       	subi	r30, 0x02	; 2
    1308:	e8 83       	st	Y, r30
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	08 95       	ret
=======
00001560 <glcdScrollMsg>:
    1560:	cf 92       	push	r12
    1562:	df 92       	push	r13
    1564:	ef 92       	push	r14
    1566:	ff 92       	push	r15
    1568:	1f 93       	push	r17
    156a:	cf 93       	push	r28
    156c:	df 93       	push	r29
    156e:	18 2f       	mov	r17, r24
    1570:	6b 01       	movw	r12, r22
    1572:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <x.2938>
    1576:	9f ef       	ldi	r25, 0xFF	; 255
    1578:	98 0f       	add	r25, r24
    157a:	90 93 72 00 	sts	0x0072, r25	; 0x800072 <x.2938>
    157e:	fb 01       	movw	r30, r22
    1580:	01 90       	ld	r0, Z+
    1582:	00 20       	and	r0, r0
    1584:	e9 f7       	brne	.-6      	; 0x1580 <glcdScrollMsg+0x20>
    1586:	31 97       	sbiw	r30, 0x01	; 1
    1588:	e6 1b       	sub	r30, r22
    158a:	f7 0b       	sbc	r31, r23
    158c:	08 2e       	mov	r0, r24
    158e:	00 0c       	add	r0, r0
    1590:	99 0b       	sbc	r25, r25
    1592:	ff 27       	eor	r31, r31
    1594:	e1 95       	neg	r30
    1596:	0c f4       	brge	.+2      	; 0x159a <glcdScrollMsg+0x3a>
    1598:	f0 95       	com	r31
    159a:	e8 17       	cp	r30, r24
    159c:	f9 07       	cpc	r31, r25
    159e:	1c f0       	brlt	.+6      	; 0x15a6 <glcdScrollMsg+0x46>
    15a0:	8a e1       	ldi	r24, 0x1A	; 26
    15a2:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <x.2938>
    15a6:	60 e0       	ldi	r22, 0x00	; 0
    15a8:	87 e0       	ldi	r24, 0x07	; 7
    15aa:	81 1b       	sub	r24, r17
    15ac:	0e 94 ed 03 	call	0x7da	; 0x7da <glcdSetPageColumn>
    15b0:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <x.2938>
    15b4:	88 23       	and	r24, r24
    15b6:	0c f4       	brge	.+2      	; 0x15ba <glcdScrollMsg+0x5a>
    15b8:	60 c0       	rjmp	.+192    	; 0x167a <glcdScrollMsg+0x11a>
    15ba:	18 16       	cp	r1, r24
    15bc:	0c f0       	brlt	.+2      	; 0x15c0 <glcdScrollMsg+0x60>
    15be:	b8 c0       	rjmp	.+368    	; 0x1730 <glcdScrollMsg+0x1d0>
    15c0:	ee 24       	eor	r14, r14
    15c2:	e3 94       	inc	r14
    15c4:	f1 2c       	mov	r15, r1
    15c6:	c1 e0       	ldi	r28, 0x01	; 1
    15c8:	01 c0       	rjmp	.+2      	; 0x15cc <glcdScrollMsg+0x6c>
    15ca:	cd 2f       	mov	r28, r29
    15cc:	8f ef       	ldi	r24, 0xFF	; 255
    15ce:	8c 0f       	add	r24, r28
    15d0:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    15d4:	48 2f       	mov	r20, r24
    15d6:	61 2f       	mov	r22, r17
    15d8:	80 e2       	ldi	r24, 0x20	; 32
    15da:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    15de:	d1 e0       	ldi	r29, 0x01	; 1
    15e0:	dc 0f       	add	r29, r28
    15e2:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <x.2938>
    15e6:	08 2e       	mov	r0, r24
    15e8:	00 0c       	add	r0, r0
    15ea:	99 0b       	sbc	r25, r25
    15ec:	e8 16       	cp	r14, r24
    15ee:	f9 06       	cpc	r15, r25
    15f0:	54 f0       	brlt	.+20     	; 0x1606 <glcdScrollMsg+0xa6>
    15f2:	f6 01       	movw	r30, r12
    15f4:	80 81       	ld	r24, Z
    15f6:	88 23       	and	r24, r24
    15f8:	21 f1       	breq	.+72     	; 0x1642 <glcdScrollMsg+0xe2>
    15fa:	92 e0       	ldi	r25, 0x02	; 2
    15fc:	9c 0f       	add	r25, r28
    15fe:	da 31       	cpi	r29, 0x1A	; 26
    1600:	50 f0       	brcs	.+20     	; 0x1616 <glcdScrollMsg+0xb6>
    1602:	d9 2f       	mov	r29, r25
    1604:	1e c0       	rjmp	.+60     	; 0x1642 <glcdScrollMsg+0xe2>
    1606:	ff ef       	ldi	r31, 0xFF	; 255
    1608:	ef 1a       	sub	r14, r31
    160a:	ff 0a       	sbc	r15, r31
    160c:	da 31       	cpi	r29, 0x1A	; 26
    160e:	e9 f6       	brne	.-70     	; 0x15ca <glcdScrollMsg+0x6a>
    1610:	f0 cf       	rjmp	.-32     	; 0x15f2 <glcdScrollMsg+0x92>
    1612:	92 e0       	ldi	r25, 0x02	; 2
    1614:	c0 e0       	ldi	r28, 0x00	; 0
    1616:	76 01       	movw	r14, r12
    1618:	d9 2f       	mov	r29, r25
    161a:	8c 2f       	mov	r24, r28
    161c:	dd 24       	eor	r13, r13
    161e:	da 94       	dec	r13
    1620:	d9 0e       	add	r13, r25
    1622:	dc 1a       	sub	r13, r28
    1624:	c1 e0       	ldi	r28, 0x01	; 1
    1626:	c8 0f       	add	r28, r24
    1628:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    162c:	48 2f       	mov	r20, r24
    162e:	61 2f       	mov	r22, r17
    1630:	f7 01       	movw	r30, r14
    1632:	81 91       	ld	r24, Z+
    1634:	7f 01       	movw	r14, r30
    1636:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    163a:	f7 01       	movw	r30, r14
    163c:	80 81       	ld	r24, Z
    163e:	81 11       	cpse	r24, r1
    1640:	03 c0       	rjmp	.+6      	; 0x1648 <glcdScrollMsg+0xe8>
    1642:	da 31       	cpi	r29, 0x1A	; 26
    1644:	40 f0       	brcs	.+16     	; 0x1656 <glcdScrollMsg+0xf6>
    1646:	7b c0       	rjmp	.+246    	; 0x173e <glcdScrollMsg+0x1de>
    1648:	df 5f       	subi	r29, 0xFF	; 255
    164a:	8c 2f       	mov	r24, r28
    164c:	9d 2d       	mov	r25, r13
    164e:	9c 0f       	add	r25, r28
    1650:	9a 31       	cpi	r25, 0x1A	; 26
    1652:	40 f3       	brcs	.-48     	; 0x1624 <glcdScrollMsg+0xc4>
    1654:	f6 cf       	rjmp	.-20     	; 0x1642 <glcdScrollMsg+0xe2>
    1656:	8a e1       	ldi	r24, 0x1A	; 26
    1658:	8c 0f       	add	r24, r28
    165a:	f8 2e       	mov	r15, r24
    165c:	fd 1a       	sub	r15, r29
    165e:	d1 e0       	ldi	r29, 0x01	; 1
    1660:	dc 0f       	add	r29, r28
    1662:	8c 2f       	mov	r24, r28
    1664:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    1668:	48 2f       	mov	r20, r24
    166a:	61 2f       	mov	r22, r17
    166c:	80 e2       	ldi	r24, 0x20	; 32
    166e:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    1672:	cd 2f       	mov	r28, r29
    1674:	fd 12       	cpse	r15, r29
    1676:	f3 cf       	rjmp	.-26     	; 0x165e <glcdScrollMsg+0xfe>
    1678:	62 c0       	rjmp	.+196    	; 0x173e <glcdScrollMsg+0x1de>
    167a:	f6 01       	movw	r30, r12
    167c:	01 90       	ld	r0, Z+
    167e:	00 20       	and	r0, r0
    1680:	e9 f7       	brne	.-6      	; 0x167c <glcdScrollMsg+0x11c>
    1682:	31 97       	sbiw	r30, 0x01	; 1
    1684:	ec 19       	sub	r30, r12
    1686:	fd 09       	sbc	r31, r13
    1688:	e8 0f       	add	r30, r24
    168a:	f1 1d       	adc	r31, r1
    168c:	87 fd       	sbrc	r24, 7
    168e:	fa 95       	dec	r31
    1690:	ef 2b       	or	r30, r31
    1692:	71 f4       	brne	.+28     	; 0x16b0 <glcdScrollMsg+0x150>
    1694:	80 e0       	ldi	r24, 0x00	; 0
    1696:	c1 e0       	ldi	r28, 0x01	; 1
    1698:	c8 0f       	add	r28, r24
    169a:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    169e:	48 2f       	mov	r20, r24
    16a0:	61 2f       	mov	r22, r17
    16a2:	80 e2       	ldi	r24, 0x20	; 32
    16a4:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    16a8:	8c 2f       	mov	r24, r28
    16aa:	ca 31       	cpi	r28, 0x1A	; 26
    16ac:	a1 f7       	brne	.-24     	; 0x1696 <glcdScrollMsg+0x136>
    16ae:	47 c0       	rjmp	.+142    	; 0x173e <glcdScrollMsg+0x1de>
    16b0:	08 2e       	mov	r0, r24
    16b2:	00 0c       	add	r0, r0
    16b4:	99 0b       	sbc	r25, r25
    16b6:	99 23       	and	r25, r25
    16b8:	1c f4       	brge	.+6      	; 0x16c0 <glcdScrollMsg+0x160>
    16ba:	91 95       	neg	r25
    16bc:	81 95       	neg	r24
    16be:	91 09       	sbc	r25, r1
    16c0:	d8 2f       	mov	r29, r24
    16c2:	76 01       	movw	r14, r12
    16c4:	e8 0e       	add	r14, r24
    16c6:	f1 1c       	adc	r15, r1
    16c8:	f7 01       	movw	r30, r14
    16ca:	80 81       	ld	r24, Z
    16cc:	88 23       	and	r24, r24
    16ce:	e9 f0       	breq	.+58     	; 0x170a <glcdScrollMsg+0x1aa>
    16d0:	c1 e0       	ldi	r28, 0x01	; 1
    16d2:	8f ef       	ldi	r24, 0xFF	; 255
    16d4:	8c 0f       	add	r24, r28
    16d6:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    16da:	48 2f       	mov	r20, r24
    16dc:	61 2f       	mov	r22, r17
    16de:	f7 01       	movw	r30, r14
    16e0:	80 81       	ld	r24, Z
    16e2:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    16e6:	8d 2f       	mov	r24, r29
    16e8:	8c 0f       	add	r24, r28
    16ea:	76 01       	movw	r14, r12
    16ec:	e8 0e       	add	r14, r24
    16ee:	f1 1c       	adc	r15, r1
    16f0:	f7 01       	movw	r30, r14
    16f2:	80 81       	ld	r24, Z
    16f4:	81 11       	cpse	r24, r1
    16f6:	05 c0       	rjmp	.+10     	; 0x1702 <glcdScrollMsg+0x1a2>
    16f8:	d1 e0       	ldi	r29, 0x01	; 1
    16fa:	dc 0f       	add	r29, r28
    16fc:	ca 31       	cpi	r28, 0x1A	; 26
    16fe:	38 f0       	brcs	.+14     	; 0x170e <glcdScrollMsg+0x1ae>
    1700:	1e c0       	rjmp	.+60     	; 0x173e <glcdScrollMsg+0x1de>
    1702:	cf 5f       	subi	r28, 0xFF	; 255
    1704:	cb 31       	cpi	r28, 0x1B	; 27
    1706:	29 f7       	brne	.-54     	; 0x16d2 <glcdScrollMsg+0x172>
    1708:	1a c0       	rjmp	.+52     	; 0x173e <glcdScrollMsg+0x1de>
    170a:	d1 e0       	ldi	r29, 0x01	; 1
    170c:	c0 e0       	ldi	r28, 0x00	; 0
    170e:	8c 2f       	mov	r24, r28
    1710:	d1 50       	subi	r29, 0x01	; 1
    1712:	dc 1b       	sub	r29, r28
    1714:	c1 e0       	ldi	r28, 0x01	; 1
    1716:	c8 0f       	add	r28, r24
    1718:	0e 94 c5 03 	call	0x78a	; 0x78a <calcXWidth>
    171c:	48 2f       	mov	r20, r24
    171e:	61 2f       	mov	r22, r17
    1720:	80 e2       	ldi	r24, 0x20	; 32
    1722:	0e 94 40 04 	call	0x880	; 0x880 <glcdPutc>
    1726:	8c 2f       	mov	r24, r28
    1728:	cd 0f       	add	r28, r29
    172a:	ca 31       	cpi	r28, 0x1A	; 26
    172c:	98 f3       	brcs	.-26     	; 0x1714 <glcdScrollMsg+0x1b4>
    172e:	07 c0       	rjmp	.+14     	; 0x173e <glcdScrollMsg+0x1de>
    1730:	f6 01       	movw	r30, r12
    1732:	80 81       	ld	r24, Z
    1734:	81 11       	cpse	r24, r1
    1736:	6d cf       	rjmp	.-294    	; 0x1612 <glcdScrollMsg+0xb2>
    1738:	d1 e0       	ldi	r29, 0x01	; 1
    173a:	c0 e0       	ldi	r28, 0x00	; 0
    173c:	8c cf       	rjmp	.-232    	; 0x1656 <glcdScrollMsg+0xf6>
    173e:	df 91       	pop	r29
    1740:	cf 91       	pop	r28
    1742:	1f 91       	pop	r17
    1744:	ff 90       	pop	r15
    1746:	ef 90       	pop	r14
    1748:	df 90       	pop	r13
    174a:	cf 90       	pop	r12
    174c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000130e <eepSetDefault>:
    130e:	cf 93       	push	r28
    1310:	df 93       	push	r29
    1312:	ec 01       	movw	r28, r24
    1314:	62 e3       	ldi	r22, 0x32	; 50
    1316:	4c 96       	adiw	r24, 0x1c	; 28
    1318:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    131c:	e1 99       	sbic	0x1c, 1	; 28
    131e:	fe cf       	rjmp	.-4      	; 0x131c <eepSetDefault+0xe>
    1320:	63 e2       	ldi	r22, 0x23	; 35
    1322:	ce 01       	movw	r24, r28
    1324:	4b 96       	adiw	r24, 0x1b	; 27
    1326:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    132a:	e1 99       	sbic	0x1c, 1	; 28
    132c:	fe cf       	rjmp	.-4      	; 0x132a <eepSetDefault+0x1c>
    132e:	60 e1       	ldi	r22, 0x10	; 16
    1330:	ce 01       	movw	r24, r28
    1332:	03 96       	adiw	r24, 0x03	; 3
    1334:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    1338:	e1 99       	sbic	0x1c, 1	; 28
    133a:	fe cf       	rjmp	.-4      	; 0x1338 <eepSetDefault+0x2a>
    133c:	40 e1       	ldi	r20, 0x10	; 16
    133e:	50 e0       	ldi	r21, 0x00	; 0
    1340:	be 01       	movw	r22, r28
    1342:	6c 5f       	subi	r22, 0xFC	; 252
    1344:	7f 4f       	sbci	r23, 0xFF	; 255
    1346:	8b eb       	ldi	r24, 0xBB	; 187
    1348:	92 e0       	ldi	r25, 0x02	; 2
    134a:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <eeprom_write_block>
    134e:	e1 99       	sbic	0x1c, 1	; 28
    1350:	fe cf       	rjmp	.-4      	; 0x134e <eepSetDefault+0x40>
    1352:	47 e0       	ldi	r20, 0x07	; 7
    1354:	50 e0       	ldi	r21, 0x00	; 0
    1356:	be 01       	movw	r22, r28
    1358:	6c 5e       	subi	r22, 0xEC	; 236
    135a:	7f 4f       	sbci	r23, 0xFF	; 255
    135c:	84 ec       	ldi	r24, 0xC4	; 196
    135e:	92 e0       	ldi	r25, 0x02	; 2
    1360:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <eeprom_write_block>
    1364:	e1 99       	sbic	0x1c, 1	; 28
    1366:	fe cf       	rjmp	.-4      	; 0x1364 <eepSetDefault+0x56>
    1368:	60 e0       	ldi	r22, 0x00	; 0
    136a:	70 e0       	ldi	r23, 0x00	; 0
    136c:	ce 01       	movw	r24, r28
    136e:	01 96       	adiw	r24, 0x01	; 1
    1370:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <eeprom_write_word>
    1374:	e1 99       	sbic	0x1c, 1	; 28
    1376:	fe cf       	rjmp	.-4      	; 0x1374 <eepSetDefault+0x66>
    1378:	61 e0       	ldi	r22, 0x01	; 1
    137a:	ce 01       	movw	r24, r28
    137c:	4d 96       	adiw	r24, 0x1d	; 29
    137e:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    1382:	6c e3       	ldi	r22, 0x3C	; 60
    1384:	ce 01       	movw	r24, r28
    1386:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    138a:	e1 99       	sbic	0x1c, 1	; 28
    138c:	fe cf       	rjmp	.-4      	; 0x138a <eepSetDefault+0x7c>
    138e:	df 91       	pop	r29
    1390:	cf 91       	pop	r28
    1392:	08 95       	ret
||||||| .r50
00001310 <eepSetDefault>:
    1310:	cf 93       	push	r28
    1312:	df 93       	push	r29
    1314:	ec 01       	movw	r28, r24
    1316:	62 e3       	ldi	r22, 0x32	; 50
    1318:	4c 96       	adiw	r24, 0x1c	; 28
    131a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    131e:	e1 99       	sbic	0x1c, 1	; 28
    1320:	fe cf       	rjmp	.-4      	; 0x131e <eepSetDefault+0xe>
    1322:	63 e2       	ldi	r22, 0x23	; 35
    1324:	ce 01       	movw	r24, r28
    1326:	4b 96       	adiw	r24, 0x1b	; 27
    1328:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    132c:	e1 99       	sbic	0x1c, 1	; 28
    132e:	fe cf       	rjmp	.-4      	; 0x132c <eepSetDefault+0x1c>
    1330:	60 e1       	ldi	r22, 0x10	; 16
    1332:	ce 01       	movw	r24, r28
    1334:	03 96       	adiw	r24, 0x03	; 3
    1336:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    133a:	e1 99       	sbic	0x1c, 1	; 28
    133c:	fe cf       	rjmp	.-4      	; 0x133a <eepSetDefault+0x2a>
    133e:	40 e1       	ldi	r20, 0x10	; 16
    1340:	50 e0       	ldi	r21, 0x00	; 0
    1342:	be 01       	movw	r22, r28
    1344:	6c 5f       	subi	r22, 0xFC	; 252
    1346:	7f 4f       	sbci	r23, 0xFF	; 255
    1348:	8b eb       	ldi	r24, 0xBB	; 187
    134a:	92 e0       	ldi	r25, 0x02	; 2
    134c:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <eeprom_write_block>
    1350:	e1 99       	sbic	0x1c, 1	; 28
    1352:	fe cf       	rjmp	.-4      	; 0x1350 <eepSetDefault+0x40>
    1354:	47 e0       	ldi	r20, 0x07	; 7
    1356:	50 e0       	ldi	r21, 0x00	; 0
    1358:	be 01       	movw	r22, r28
    135a:	6c 5e       	subi	r22, 0xEC	; 236
    135c:	7f 4f       	sbci	r23, 0xFF	; 255
    135e:	84 ec       	ldi	r24, 0xC4	; 196
    1360:	92 e0       	ldi	r25, 0x02	; 2
    1362:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <eeprom_write_block>
    1366:	e1 99       	sbic	0x1c, 1	; 28
    1368:	fe cf       	rjmp	.-4      	; 0x1366 <eepSetDefault+0x56>
    136a:	60 e0       	ldi	r22, 0x00	; 0
    136c:	70 e0       	ldi	r23, 0x00	; 0
    136e:	ce 01       	movw	r24, r28
    1370:	01 96       	adiw	r24, 0x01	; 1
    1372:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <eeprom_write_word>
    1376:	e1 99       	sbic	0x1c, 1	; 28
    1378:	fe cf       	rjmp	.-4      	; 0x1376 <eepSetDefault+0x66>
    137a:	61 e0       	ldi	r22, 0x01	; 1
    137c:	ce 01       	movw	r24, r28
    137e:	4d 96       	adiw	r24, 0x1d	; 29
    1380:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    1384:	6c e3       	ldi	r22, 0x3C	; 60
    1386:	ce 01       	movw	r24, r28
    1388:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    138c:	e1 99       	sbic	0x1c, 1	; 28
    138e:	fe cf       	rjmp	.-4      	; 0x138c <eepSetDefault+0x7c>
    1390:	df 91       	pop	r29
    1392:	cf 91       	pop	r28
    1394:	08 95       	ret
=======
0000174e <buildNewsticker>:
    174e:	cf 93       	push	r28
    1750:	df 93       	push	r29
    1752:	ec 01       	movw	r28, r24
    1754:	8a e0       	ldi	r24, 0x0A	; 10
    1756:	ec ec       	ldi	r30, 0xCC	; 204
    1758:	f2 e0       	ldi	r31, 0x02	; 2
    175a:	de 01       	movw	r26, r28
    175c:	01 90       	ld	r0, Z+
    175e:	0d 92       	st	X+, r0
    1760:	8a 95       	dec	r24
    1762:	e1 f7       	brne	.-8      	; 0x175c <buildNewsticker+0xe>
    1764:	0e 94 ab 01 	call	0x356	; 0x356 <buildVer>
    1768:	bc 01       	movw	r22, r24
    176a:	ce 01       	movw	r24, r28
    176c:	0e 94 c5 12 	call	0x258a	; 0x258a <strcat>
    1770:	fe 01       	movw	r30, r28
    1772:	01 90       	ld	r0, Z+
    1774:	00 20       	and	r0, r0
    1776:	e9 f7       	brne	.-6      	; 0x1772 <buildNewsticker+0x24>
    1778:	31 97       	sbiw	r30, 0x01	; 1
    177a:	20 e2       	ldi	r18, 0x20	; 32
    177c:	3c e7       	ldi	r19, 0x7C	; 124
    177e:	31 83       	std	Z+1, r19	; 0x01
    1780:	20 83       	st	Z, r18
    1782:	80 e2       	ldi	r24, 0x20	; 32
    1784:	90 e0       	ldi	r25, 0x00	; 0
    1786:	93 83       	std	Z+3, r25	; 0x03
    1788:	82 83       	std	Z+2, r24	; 0x02
    178a:	de 01       	movw	r26, r28
    178c:	0d 90       	ld	r0, X+
    178e:	00 20       	and	r0, r0
    1790:	e9 f7       	brne	.-6      	; 0x178c <buildNewsticker+0x3e>
    1792:	11 97       	sbiw	r26, 0x01	; 1
    1794:	4f e0       	ldi	r20, 0x0F	; 15
    1796:	ed ef       	ldi	r30, 0xFD	; 253
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	01 90       	ld	r0, Z+
    179c:	0d 92       	st	X+, r0
    179e:	4a 95       	dec	r20
    17a0:	e1 f7       	brne	.-8      	; 0x179a <buildNewsticker+0x4c>
    17a2:	fe 01       	movw	r30, r28
    17a4:	01 90       	ld	r0, Z+
    17a6:	00 20       	and	r0, r0
    17a8:	e9 f7       	brne	.-6      	; 0x17a4 <buildNewsticker+0x56>
    17aa:	31 97       	sbiw	r30, 0x01	; 1
    17ac:	31 83       	std	Z+1, r19	; 0x01
    17ae:	20 83       	st	Z, r18
    17b0:	93 83       	std	Z+3, r25	; 0x03
    17b2:	82 83       	std	Z+2, r24	; 0x02
    17b4:	fe 01       	movw	r30, r28
    17b6:	01 90       	ld	r0, Z+
    17b8:	00 20       	and	r0, r0
    17ba:	e9 f7       	brne	.-6      	; 0x17b6 <buildNewsticker+0x68>
    17bc:	ec 1b       	sub	r30, r28
    17be:	cf 55       	subi	r28, 0x5F	; 95
    17c0:	df 4f       	sbci	r29, 0xFF	; 255
    17c2:	e2 50       	subi	r30, 0x02	; 2
    17c4:	e8 83       	st	Y, r30
    17c6:	df 91       	pop	r29
    17c8:	cf 91       	pop	r28
    17ca:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001394 <loadEEP>:
    1394:	ef 92       	push	r14
    1396:	ff 92       	push	r15
    1398:	0f 93       	push	r16
    139a:	1f 93       	push	r17
    139c:	cf 93       	push	r28
    139e:	df 93       	push	r29
    13a0:	ec 01       	movw	r28, r24
    13a2:	8b 01       	movw	r16, r22
    13a4:	f8 94       	cli
    13a6:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <eeprom_read_byte>
    13aa:	f8 01       	movw	r30, r16
    13ac:	80 83       	st	Z, r24
    13ae:	8c 33       	cpi	r24, 0x3C	; 60
    13b0:	41 f0       	breq	.+16     	; 0x13c2 <loadEEP+0x2e>
    13b2:	ce 01       	movw	r24, r28
    13b4:	0e 94 87 09 	call	0x130e	; 0x130e <eepSetDefault>
    13b8:	b8 01       	movw	r22, r16
    13ba:	ce 01       	movw	r24, r28
    13bc:	0e 94 ca 09 	call	0x1394	; 0x1394 <loadEEP>
    13c0:	3b c0       	rjmp	.+118    	; 0x1438 <loadEEP+0xa4>
    13c2:	ce 01       	movw	r24, r28
    13c4:	4b 96       	adiw	r24, 0x1b	; 27
    13c6:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <eeprom_read_byte>
    13ca:	f8 01       	movw	r30, r16
    13cc:	83 8f       	std	Z+27, r24	; 0x1b
    13ce:	ce 01       	movw	r24, r28
    13d0:	4c 96       	adiw	r24, 0x1c	; 28
    13d2:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <eeprom_read_byte>
    13d6:	f8 01       	movw	r30, r16
    13d8:	84 8f       	std	Z+28, r24	; 0x1c
    13da:	ce 01       	movw	r24, r28
    13dc:	03 96       	adiw	r24, 0x03	; 3
    13de:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <eeprom_read_byte>
    13e2:	f8 01       	movw	r30, r16
    13e4:	83 83       	std	Z+3, r24	; 0x03
    13e6:	be 01       	movw	r22, r28
    13e8:	6c 5e       	subi	r22, 0xEC	; 236
    13ea:	7f 4f       	sbci	r23, 0xFF	; 255
    13ec:	47 e0       	ldi	r20, 0x07	; 7
    13ee:	50 e0       	ldi	r21, 0x00	; 0
    13f0:	c8 01       	movw	r24, r16
    13f2:	44 96       	adiw	r24, 0x14	; 20
    13f4:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <eeprom_read_block>
    13f8:	f8 01       	movw	r30, r16
    13fa:	43 81       	ldd	r20, Z+3	; 0x03
    13fc:	50 e0       	ldi	r21, 0x00	; 0
    13fe:	be 01       	movw	r22, r28
    1400:	6c 5f       	subi	r22, 0xFC	; 252
    1402:	7f 4f       	sbci	r23, 0xFF	; 255
    1404:	c8 01       	movw	r24, r16
    1406:	04 96       	adiw	r24, 0x04	; 4
    1408:	0e 94 ee 0c 	call	0x19dc	; 0x19dc <eeprom_read_block>
    140c:	7e 01       	movw	r14, r28
    140e:	ff ef       	ldi	r31, 0xFF	; 255
    1410:	ef 1a       	sub	r14, r31
    1412:	ff 0a       	sbc	r15, r31
    1414:	c7 01       	movw	r24, r14
    1416:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <eeprom_read_word>
    141a:	bc 01       	movw	r22, r24
    141c:	6f 5f       	subi	r22, 0xFF	; 255
    141e:	7f 4f       	sbci	r23, 0xFF	; 255
    1420:	f8 01       	movw	r30, r16
    1422:	72 83       	std	Z+2, r23	; 0x02
    1424:	61 83       	std	Z+1, r22	; 0x01
    1426:	c7 01       	movw	r24, r14
    1428:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <eeprom_write_word>
    142c:	ce 01       	movw	r24, r28
    142e:	4d 96       	adiw	r24, 0x1d	; 29
    1430:	0e 94 fe 0c 	call	0x19fc	; 0x19fc <eeprom_read_byte>
    1434:	f8 01       	movw	r30, r16
    1436:	85 8f       	std	Z+29, r24	; 0x1d
    1438:	78 94       	sei
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	1f 91       	pop	r17
    1440:	0f 91       	pop	r16
    1442:	ff 90       	pop	r15
    1444:	ef 90       	pop	r14
    1446:	08 95       	ret
||||||| .r50
00001396 <loadEEP>:
    1396:	ef 92       	push	r14
    1398:	ff 92       	push	r15
    139a:	0f 93       	push	r16
    139c:	1f 93       	push	r17
    139e:	cf 93       	push	r28
    13a0:	df 93       	push	r29
    13a2:	ec 01       	movw	r28, r24
    13a4:	8b 01       	movw	r16, r22
    13a6:	f8 94       	cli
    13a8:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <eeprom_read_byte>
    13ac:	f8 01       	movw	r30, r16
    13ae:	80 83       	st	Z, r24
    13b0:	8c 33       	cpi	r24, 0x3C	; 60
    13b2:	41 f0       	breq	.+16     	; 0x13c4 <loadEEP+0x2e>
    13b4:	ce 01       	movw	r24, r28
    13b6:	0e 94 88 09 	call	0x1310	; 0x1310 <eepSetDefault>
    13ba:	b8 01       	movw	r22, r16
    13bc:	ce 01       	movw	r24, r28
    13be:	0e 94 cb 09 	call	0x1396	; 0x1396 <loadEEP>
    13c2:	3b c0       	rjmp	.+118    	; 0x143a <loadEEP+0xa4>
    13c4:	ce 01       	movw	r24, r28
    13c6:	4b 96       	adiw	r24, 0x1b	; 27
    13c8:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <eeprom_read_byte>
    13cc:	f8 01       	movw	r30, r16
    13ce:	83 8f       	std	Z+27, r24	; 0x1b
    13d0:	ce 01       	movw	r24, r28
    13d2:	4c 96       	adiw	r24, 0x1c	; 28
    13d4:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <eeprom_read_byte>
    13d8:	f8 01       	movw	r30, r16
    13da:	84 8f       	std	Z+28, r24	; 0x1c
    13dc:	ce 01       	movw	r24, r28
    13de:	03 96       	adiw	r24, 0x03	; 3
    13e0:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <eeprom_read_byte>
    13e4:	f8 01       	movw	r30, r16
    13e6:	83 83       	std	Z+3, r24	; 0x03
    13e8:	be 01       	movw	r22, r28
    13ea:	6c 5e       	subi	r22, 0xEC	; 236
    13ec:	7f 4f       	sbci	r23, 0xFF	; 255
    13ee:	47 e0       	ldi	r20, 0x07	; 7
    13f0:	50 e0       	ldi	r21, 0x00	; 0
    13f2:	c8 01       	movw	r24, r16
    13f4:	44 96       	adiw	r24, 0x14	; 20
    13f6:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <eeprom_read_block>
    13fa:	f8 01       	movw	r30, r16
    13fc:	43 81       	ldd	r20, Z+3	; 0x03
    13fe:	50 e0       	ldi	r21, 0x00	; 0
    1400:	be 01       	movw	r22, r28
    1402:	6c 5f       	subi	r22, 0xFC	; 252
    1404:	7f 4f       	sbci	r23, 0xFF	; 255
    1406:	c8 01       	movw	r24, r16
    1408:	04 96       	adiw	r24, 0x04	; 4
    140a:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <eeprom_read_block>
    140e:	7e 01       	movw	r14, r28
    1410:	ff ef       	ldi	r31, 0xFF	; 255
    1412:	ef 1a       	sub	r14, r31
    1414:	ff 0a       	sbc	r15, r31
    1416:	c7 01       	movw	r24, r14
    1418:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <eeprom_read_word>
    141c:	bc 01       	movw	r22, r24
    141e:	6f 5f       	subi	r22, 0xFF	; 255
    1420:	7f 4f       	sbci	r23, 0xFF	; 255
    1422:	f8 01       	movw	r30, r16
    1424:	72 83       	std	Z+2, r23	; 0x02
    1426:	61 83       	std	Z+1, r22	; 0x01
    1428:	c7 01       	movw	r24, r14
    142a:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <eeprom_write_word>
    142e:	ce 01       	movw	r24, r28
    1430:	4d 96       	adiw	r24, 0x1d	; 29
    1432:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <eeprom_read_byte>
    1436:	f8 01       	movw	r30, r16
    1438:	85 8f       	std	Z+29, r24	; 0x1d
    143a:	78 94       	sei
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	0f 91       	pop	r16
    1444:	ff 90       	pop	r15
    1446:	ef 90       	pop	r14
    1448:	08 95       	ret
=======
000017cc <addNewstickerErrors>:
    17cc:	cf 93       	push	r28
    17ce:	df 93       	push	r29
    17d0:	ec 01       	movw	r28, r24
    17d2:	9b 01       	movw	r18, r22
    17d4:	fc 01       	movw	r30, r24
    17d6:	ef 55       	subi	r30, 0x5F	; 95
    17d8:	ff 4f       	sbci	r31, 0xFF	; 255
    17da:	80 81       	ld	r24, Z
    17dc:	de 01       	movw	r26, r28
    17de:	a8 0f       	add	r26, r24
    17e0:	b1 1d       	adc	r27, r1
    17e2:	9a e0       	ldi	r25, 0x0A	; 10
    17e4:	e6 ed       	ldi	r30, 0xD6	; 214
    17e6:	f2 e0       	ldi	r31, 0x02	; 2
    17e8:	01 90       	ld	r0, Z+
    17ea:	0d 92       	st	X+, r0
    17ec:	9a 95       	dec	r25
    17ee:	e1 f7       	brne	.-8      	; 0x17e8 <addNewstickerErrors+0x1c>
    17f0:	6c e7       	ldi	r22, 0x7C	; 124
    17f2:	74 e0       	ldi	r23, 0x04	; 4
    17f4:	c9 01       	movw	r24, r18
    17f6:	0e 94 0f 02 	call	0x41e	; 0x41e <decHex16>
    17fa:	bc 01       	movw	r22, r24
    17fc:	ce 01       	movw	r24, r28
    17fe:	0e 94 c5 12 	call	0x258a	; 0x258a <strcat>
    1802:	de 01       	movw	r26, r28
    1804:	0d 90       	ld	r0, X+
    1806:	00 20       	and	r0, r0
    1808:	e9 f7       	brne	.-6      	; 0x1804 <addNewstickerErrors+0x38>
    180a:	11 97       	sbiw	r26, 0x01	; 1
    180c:	85 e0       	ldi	r24, 0x05	; 5
    180e:	e0 ee       	ldi	r30, 0xE0	; 224
    1810:	f2 e0       	ldi	r31, 0x02	; 2
    1812:	01 90       	ld	r0, Z+
    1814:	0d 92       	st	X+, r0
    1816:	8a 95       	dec	r24
    1818:	e1 f7       	brne	.-8      	; 0x1812 <addNewstickerErrors+0x46>
    181a:	fe 01       	movw	r30, r28
    181c:	01 90       	ld	r0, Z+
    181e:	00 20       	and	r0, r0
    1820:	e9 f7       	brne	.-6      	; 0x181c <addNewstickerErrors+0x50>
    1822:	ec 1b       	sub	r30, r28
    1824:	c0 56       	subi	r28, 0x60	; 96
    1826:	df 4f       	sbci	r29, 0xFF	; 255
    1828:	e2 50       	subi	r30, 0x02	; 2
    182a:	e8 83       	st	Y, r30
    182c:	df 91       	pop	r29
    182e:	cf 91       	pop	r28
    1830:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001448 <uartWelcomeMsg>:
    1448:	8a ea       	ldi	r24, 0xAA	; 170
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1450:	8a ee       	ldi	r24, 0xEA	; 234
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1458:	88 eb       	ldi	r24, 0xB8	; 184
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1460:	8a ee       	ldi	r24, 0xEA	; 234
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1468:	83 ed       	ldi	r24, 0xD3	; 211
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1470:	8a ee       	ldi	r24, 0xEA	; 234
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1478:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
    147c:	0e 94 66 05 	call	0xacc	; 0xacc <uart_puts>
    1480:	08 95       	ret
||||||| .r50
0000144a <uartWelcomeMsg>:
    144a:	8a ea       	ldi	r24, 0xAA	; 170
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1452:	8a ee       	ldi	r24, 0xEA	; 234
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    145a:	88 eb       	ldi	r24, 0xB8	; 184
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1462:	8a ee       	ldi	r24, 0xEA	; 234
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    146a:	83 ed       	ldi	r24, 0xD3	; 211
    146c:	90 e0       	ldi	r25, 0x00	; 0
    146e:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1472:	8a ee       	ldi	r24, 0xEA	; 234
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    147a:	0e 94 a4 01 	call	0x348	; 0x348 <buildVer>
    147e:	0e 94 67 05 	call	0xace	; 0xace <uart_puts>
    1482:	08 95       	ret
=======
00001832 <addNewstickerTime>:
    1832:	cf 92       	push	r12
    1834:	df 92       	push	r13
    1836:	ef 92       	push	r14
    1838:	ff 92       	push	r15
    183a:	0f 93       	push	r16
    183c:	1f 93       	push	r17
    183e:	cf 93       	push	r28
    1840:	df 93       	push	r29
    1842:	ec 01       	movw	r28, r24
    1844:	82 ed       	ldi	r24, 0xD2	; 210
    1846:	94 e0       	ldi	r25, 0x04	; 4
    1848:	0e 94 62 03 	call	0x6c4	; 0x6c4 <rtcGetData>
    184c:	02 ed       	ldi	r16, 0xD2	; 210
    184e:	14 e0       	ldi	r17, 0x04	; 4
    1850:	f8 01       	movw	r30, r16
    1852:	40 81       	ld	r20, Z
    1854:	61 81       	ldd	r22, Z+1	; 0x01
    1856:	82 81       	ldd	r24, Z+2	; 0x02
    1858:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <bcd_ttostr>
    185c:	bc 01       	movw	r22, r24
    185e:	fe 01       	movw	r30, r28
    1860:	e0 56       	subi	r30, 0x60	; 96
    1862:	ff 4f       	sbci	r31, 0xFF	; 255
    1864:	90 81       	ld	r25, Z
    1866:	9e 01       	movw	r18, r28
    1868:	29 0f       	add	r18, r25
    186a:	31 1d       	adc	r19, r1
    186c:	c9 01       	movw	r24, r18
    186e:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
    1872:	fe 01       	movw	r30, r28
    1874:	01 90       	ld	r0, Z+
    1876:	00 20       	and	r0, r0
    1878:	e9 f7       	brne	.-6      	; 0x1874 <addNewstickerTime+0x42>
    187a:	31 97       	sbiw	r30, 0x01	; 1
    187c:	0f 2e       	mov	r0, r31
    187e:	f0 e2       	ldi	r31, 0x20	; 32
    1880:	cf 2e       	mov	r12, r31
    1882:	fc e7       	ldi	r31, 0x7C	; 124
    1884:	df 2e       	mov	r13, r31
    1886:	f0 2d       	mov	r31, r0
    1888:	d1 82       	std	Z+1, r13	; 0x01
    188a:	c0 82       	st	Z, r12
    188c:	68 94       	set
    188e:	ee 24       	eor	r14, r14
    1890:	e5 f8       	bld	r14, 5
    1892:	f1 2c       	mov	r15, r1
    1894:	f3 82       	std	Z+3, r15	; 0x03
    1896:	e2 82       	std	Z+2, r14	; 0x02
    1898:	f8 01       	movw	r30, r16
    189a:	46 81       	ldd	r20, Z+6	; 0x06
    189c:	57 81       	ldd	r21, Z+7	; 0x07
    189e:	40 53       	subi	r20, 0x30	; 48
    18a0:	58 4f       	sbci	r21, 0xF8	; 248
    18a2:	25 81       	ldd	r18, Z+5	; 0x05
    18a4:	63 81       	ldd	r22, Z+3	; 0x03
    18a6:	84 81       	ldd	r24, Z+4	; 0x04
    18a8:	0e 94 c6 0f 	call	0x1f8c	; 0x1f8c <bcd_dtostr>
    18ac:	bc 01       	movw	r22, r24
    18ae:	ce 01       	movw	r24, r28
    18b0:	0e 94 c5 12 	call	0x258a	; 0x258a <strcat>
    18b4:	fe 01       	movw	r30, r28
    18b6:	01 90       	ld	r0, Z+
    18b8:	00 20       	and	r0, r0
    18ba:	e9 f7       	brne	.-6      	; 0x18b6 <addNewstickerTime+0x84>
    18bc:	31 97       	sbiw	r30, 0x01	; 1
    18be:	d1 82       	std	Z+1, r13	; 0x01
    18c0:	c0 82       	st	Z, r12
    18c2:	f3 82       	std	Z+3, r15	; 0x03
    18c4:	e2 82       	std	Z+2, r14	; 0x02
    18c6:	fe 01       	movw	r30, r28
    18c8:	01 90       	ld	r0, Z+
    18ca:	00 20       	and	r0, r0
    18cc:	e9 f7       	brne	.-6      	; 0x18c8 <addNewstickerTime+0x96>
    18ce:	ec 1b       	sub	r30, r28
    18d0:	ce 55       	subi	r28, 0x5E	; 94
    18d2:	df 4f       	sbci	r29, 0xFF	; 255
    18d4:	e2 50       	subi	r30, 0x02	; 2
    18d6:	e8 83       	st	Y, r30
    18d8:	df 91       	pop	r29
    18da:	cf 91       	pop	r28
    18dc:	1f 91       	pop	r17
    18de:	0f 91       	pop	r16
    18e0:	ff 90       	pop	r15
    18e2:	ef 90       	pop	r14
    18e4:	df 90       	pop	r13
    18e6:	cf 90       	pop	r12
    18e8:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001482 <main>:
||||||| .r50
00001484 <main>:
=======
000018ea <addNewstickerStr>:
    18ea:	1f 93       	push	r17
    18ec:	cf 93       	push	r28
    18ee:	df 93       	push	r29
    18f0:	14 2f       	mov	r17, r20
    18f2:	c8 2f       	mov	r28, r24
    18f4:	d9 2f       	mov	r29, r25
    18f6:	fe 01       	movw	r30, r28
    18f8:	01 90       	ld	r0, Z+
    18fa:	00 20       	and	r0, r0
    18fc:	e9 f7       	brne	.-6      	; 0x18f8 <addNewstickerStr+0xe>
    18fe:	cf 01       	movw	r24, r30
    1900:	01 97       	sbiw	r24, 0x01	; 1
    1902:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
    1906:	11 23       	and	r17, r17
    1908:	61 f0       	breq	.+24     	; 0x1922 <addNewstickerStr+0x38>
    190a:	09 90       	ld	r0, Y+
    190c:	00 20       	and	r0, r0
    190e:	e9 f7       	brne	.-6      	; 0x190a <addNewstickerStr+0x20>
    1910:	21 97       	sbiw	r28, 0x01	; 1
    1912:	8b e2       	ldi	r24, 0x2B	; 43
    1914:	9b e2       	ldi	r25, 0x2B	; 43
    1916:	99 83       	std	Y+1, r25	; 0x01
    1918:	88 83       	st	Y, r24
    191a:	8b e2       	ldi	r24, 0x2B	; 43
    191c:	90 e0       	ldi	r25, 0x00	; 0
    191e:	9b 83       	std	Y+3, r25	; 0x03
    1920:	8a 83       	std	Y+2, r24	; 0x02
    1922:	df 91       	pop	r29
    1924:	cf 91       	pop	r28
    1926:	1f 91       	pop	r17
    1928:	08 95       	ret

0000192a <eepSetDefault>:
    192a:	cf 93       	push	r28
    192c:	df 93       	push	r29
    192e:	ec 01       	movw	r28, r24
    1930:	62 e3       	ldi	r22, 0x32	; 50
    1932:	4c 96       	adiw	r24, 0x1c	; 28
    1934:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    1938:	e1 99       	sbic	0x1c, 1	; 28
    193a:	fe cf       	rjmp	.-4      	; 0x1938 <eepSetDefault+0xe>
    193c:	63 e2       	ldi	r22, 0x23	; 35
    193e:	ce 01       	movw	r24, r28
    1940:	4b 96       	adiw	r24, 0x1b	; 27
    1942:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    1946:	e1 99       	sbic	0x1c, 1	; 28
    1948:	fe cf       	rjmp	.-4      	; 0x1946 <eepSetDefault+0x1c>
    194a:	60 e1       	ldi	r22, 0x10	; 16
    194c:	ce 01       	movw	r24, r28
    194e:	03 96       	adiw	r24, 0x03	; 3
    1950:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    1954:	e1 99       	sbic	0x1c, 1	; 28
    1956:	fe cf       	rjmp	.-4      	; 0x1954 <eepSetDefault+0x2a>
    1958:	40 e1       	ldi	r20, 0x10	; 16
    195a:	50 e0       	ldi	r21, 0x00	; 0
    195c:	be 01       	movw	r22, r28
    195e:	6c 5f       	subi	r22, 0xFC	; 252
    1960:	7f 4f       	sbci	r23, 0xFF	; 255
    1962:	85 ee       	ldi	r24, 0xE5	; 229
    1964:	92 e0       	ldi	r25, 0x02	; 2
    1966:	0e 94 43 13 	call	0x2686	; 0x2686 <eeprom_write_block>
    196a:	e1 99       	sbic	0x1c, 1	; 28
    196c:	fe cf       	rjmp	.-4      	; 0x196a <eepSetDefault+0x40>
    196e:	47 e0       	ldi	r20, 0x07	; 7
    1970:	50 e0       	ldi	r21, 0x00	; 0
    1972:	be 01       	movw	r22, r28
    1974:	6c 5e       	subi	r22, 0xEC	; 236
    1976:	7f 4f       	sbci	r23, 0xFF	; 255
    1978:	8e ee       	ldi	r24, 0xEE	; 238
    197a:	92 e0       	ldi	r25, 0x02	; 2
    197c:	0e 94 43 13 	call	0x2686	; 0x2686 <eeprom_write_block>
    1980:	e1 99       	sbic	0x1c, 1	; 28
    1982:	fe cf       	rjmp	.-4      	; 0x1980 <eepSetDefault+0x56>
    1984:	60 e0       	ldi	r22, 0x00	; 0
    1986:	70 e0       	ldi	r23, 0x00	; 0
    1988:	ce 01       	movw	r24, r28
    198a:	01 96       	adiw	r24, 0x01	; 1
    198c:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <eeprom_write_word>
    1990:	e1 99       	sbic	0x1c, 1	; 28
    1992:	fe cf       	rjmp	.-4      	; 0x1990 <eepSetDefault+0x66>
    1994:	61 e0       	ldi	r22, 0x01	; 1
    1996:	ce 01       	movw	r24, r28
    1998:	4d 96       	adiw	r24, 0x1d	; 29
    199a:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    199e:	6c e3       	ldi	r22, 0x3C	; 60
    19a0:	ce 01       	movw	r24, r28
    19a2:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    19a6:	e1 99       	sbic	0x1c, 1	; 28
    19a8:	fe cf       	rjmp	.-4      	; 0x19a6 <eepSetDefault+0x7c>
    19aa:	df 91       	pop	r29
    19ac:	cf 91       	pop	r28
    19ae:	08 95       	ret

000019b0 <loadEEP>:
    19b0:	ef 92       	push	r14
    19b2:	ff 92       	push	r15
    19b4:	0f 93       	push	r16
    19b6:	1f 93       	push	r17
    19b8:	cf 93       	push	r28
    19ba:	df 93       	push	r29
    19bc:	ec 01       	movw	r28, r24
    19be:	8b 01       	movw	r16, r22
    19c0:	f8 94       	cli
    19c2:	0e 94 14 13 	call	0x2628	; 0x2628 <eeprom_read_byte>
    19c6:	f8 01       	movw	r30, r16
    19c8:	80 83       	st	Z, r24
    19ca:	8c 33       	cpi	r24, 0x3C	; 60
    19cc:	41 f0       	breq	.+16     	; 0x19de <loadEEP+0x2e>
    19ce:	ce 01       	movw	r24, r28
    19d0:	0e 94 95 0c 	call	0x192a	; 0x192a <eepSetDefault>
    19d4:	b8 01       	movw	r22, r16
    19d6:	ce 01       	movw	r24, r28
    19d8:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <loadEEP>
    19dc:	3b c0       	rjmp	.+118    	; 0x1a54 <loadEEP+0xa4>
    19de:	ce 01       	movw	r24, r28
    19e0:	4b 96       	adiw	r24, 0x1b	; 27
    19e2:	0e 94 14 13 	call	0x2628	; 0x2628 <eeprom_read_byte>
    19e6:	f8 01       	movw	r30, r16
    19e8:	83 8f       	std	Z+27, r24	; 0x1b
    19ea:	ce 01       	movw	r24, r28
    19ec:	4c 96       	adiw	r24, 0x1c	; 28
    19ee:	0e 94 14 13 	call	0x2628	; 0x2628 <eeprom_read_byte>
    19f2:	f8 01       	movw	r30, r16
    19f4:	84 8f       	std	Z+28, r24	; 0x1c
    19f6:	ce 01       	movw	r24, r28
    19f8:	03 96       	adiw	r24, 0x03	; 3
    19fa:	0e 94 14 13 	call	0x2628	; 0x2628 <eeprom_read_byte>
    19fe:	f8 01       	movw	r30, r16
    1a00:	83 83       	std	Z+3, r24	; 0x03
    1a02:	be 01       	movw	r22, r28
    1a04:	6c 5e       	subi	r22, 0xEC	; 236
    1a06:	7f 4f       	sbci	r23, 0xFF	; 255
    1a08:	47 e0       	ldi	r20, 0x07	; 7
    1a0a:	50 e0       	ldi	r21, 0x00	; 0
    1a0c:	c8 01       	movw	r24, r16
    1a0e:	44 96       	adiw	r24, 0x14	; 20
    1a10:	0e 94 04 13 	call	0x2608	; 0x2608 <eeprom_read_block>
    1a14:	f8 01       	movw	r30, r16
    1a16:	43 81       	ldd	r20, Z+3	; 0x03
    1a18:	50 e0       	ldi	r21, 0x00	; 0
    1a1a:	be 01       	movw	r22, r28
    1a1c:	6c 5f       	subi	r22, 0xFC	; 252
    1a1e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a20:	c8 01       	movw	r24, r16
    1a22:	04 96       	adiw	r24, 0x04	; 4
    1a24:	0e 94 04 13 	call	0x2608	; 0x2608 <eeprom_read_block>
    1a28:	7e 01       	movw	r14, r28
    1a2a:	ff ef       	ldi	r31, 0xFF	; 255
    1a2c:	ef 1a       	sub	r14, r31
    1a2e:	ff 0a       	sbc	r15, r31
    1a30:	c7 01       	movw	r24, r14
    1a32:	0e 94 1c 13 	call	0x2638	; 0x2638 <eeprom_read_word>
    1a36:	bc 01       	movw	r22, r24
    1a38:	6f 5f       	subi	r22, 0xFF	; 255
    1a3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a3c:	f8 01       	movw	r30, r16
    1a3e:	72 83       	std	Z+2, r23	; 0x02
    1a40:	61 83       	std	Z+1, r22	; 0x01
    1a42:	c7 01       	movw	r24, r14
    1a44:	0e 94 5a 13 	call	0x26b4	; 0x26b4 <eeprom_write_word>
    1a48:	ce 01       	movw	r24, r28
    1a4a:	4d 96       	adiw	r24, 0x1d	; 29
    1a4c:	0e 94 14 13 	call	0x2628	; 0x2628 <eeprom_read_byte>
    1a50:	f8 01       	movw	r30, r16
    1a52:	85 8f       	std	Z+29, r24	; 0x1d
    1a54:	78 94       	sei
    1a56:	df 91       	pop	r29
    1a58:	cf 91       	pop	r28
    1a5a:	1f 91       	pop	r17
    1a5c:	0f 91       	pop	r16
    1a5e:	ff 90       	pop	r15
    1a60:	ef 90       	pop	r14
    1a62:	08 95       	ret

00001a64 <uartWelcomeMsg>:
    1a64:	84 ed       	ldi	r24, 0xD4	; 212
    1a66:	90 e0       	ldi	r25, 0x00	; 0
    1a68:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a6c:	84 e1       	ldi	r24, 0x14	; 20
    1a6e:	91 e0       	ldi	r25, 0x01	; 1
    1a70:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a74:	82 ee       	ldi	r24, 0xE2	; 226
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a7c:	84 e1       	ldi	r24, 0x14	; 20
    1a7e:	91 e0       	ldi	r25, 0x01	; 1
    1a80:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a84:	8d ef       	ldi	r24, 0xFD	; 253
    1a86:	90 e0       	ldi	r25, 0x00	; 0
    1a88:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a8c:	84 e1       	ldi	r24, 0x14	; 20
    1a8e:	91 e0       	ldi	r25, 0x01	; 1
    1a90:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a94:	0e 94 ab 01 	call	0x356	; 0x356 <buildVer>
    1a98:	0e 94 ce 06 	call	0xd9c	; 0xd9c <uart_puts>
    1a9c:	08 95       	ret

00001a9e <main>:
>>>>>>> .r51
}

int main(void)
{				
	i2c_init();	
    1a9e:	0e 94 4c 01 	call	0x298	; 0x298 <i2c_init>
	rtcInit(); 	
    1aa2:	0e 94 82 02 	call	0x504	; 0x504 <rtcInit>
	rtcSetClkOut( F_1Hz );	
    1aa6:	83 e8       	ldi	r24, 0x83	; 131
    1aa8:	0e 94 4d 03 	call	0x69a	; 0x69a <rtcSetClkOut>
	hardware_init();
<<<<<<< .mine
    1482:	0e 94 07 02 	call	0x40e	; 0x40e <hardware_init>
||||||| .r50
    1484:	0e 94 08 02 	call	0x410	; 0x410 <hardware_init>
=======
    1aac:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <hardware_init>
>>>>>>> .r51
	uart_init(UART_BAUD_SELECT(UART_BAUD_RATE,16e6));
<<<<<<< .mine
    1486:	87 e6       	ldi	r24, 0x67	; 103
    1488:	90 e0       	ldi	r25, 0x00	; 0
    148a:	0e 94 28 05 	call	0xa50	; 0xa50 <uart_init>
	i2c_init();	
    148e:	0e 94 45 01 	call	0x28a	; 0x28a <i2c_init>
	rtcInit(); 
    1492:	0e 94 1f 02 	call	0x43e	; 0x43e <rtcInit>
||||||| .r50
    1488:	87 e6       	ldi	r24, 0x67	; 103
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	0e 94 29 05 	call	0xa52	; 0xa52 <uart_init>
	i2c_init();	
    1490:	0e 94 45 01 	call	0x28a	; 0x28a <i2c_init>
	rtcInit(); 
    1494:	0e 94 20 02 	call	0x440	; 0x440 <rtcInit>
=======
    1ab0:	87 e6       	ldi	r24, 0x67	; 103
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	0e 94 90 06 	call	0xd20	; 0xd20 <uart_init>

>>>>>>> .r51
	rtcSetClkOut(F_1Hz);
<<<<<<< .mine
    1496:	83 e8       	ldi	r24, 0x83	; 131
    1498:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <rtcSetClkOut>
||||||| .r50
    1498:	83 e8       	ldi	r24, 0x83	; 131
    149a:	0e 94 e5 02 	call	0x5ca	; 0x5ca <rtcSetClkOut>
=======
    1ab8:	83 e8       	ldi	r24, 0x83	; 131
    1aba:	0e 94 4d 03 	call	0x69a	; 0x69a <rtcSetClkOut>
>>>>>>> .r51
 	timerInit();	
<<<<<<< .mine
    149c:	0e 94 40 06 	call	0xc80	; 0xc80 <timerInit>
||||||| .r50
    149e:	0e 94 41 06 	call	0xc82	; 0xc82 <timerInit>
=======
    1abe:	0e 94 a8 07 	call	0xf50	; 0xf50 <timerInit>
>>>>>>> .r51
	sts3x_init();
<<<<<<< .mine
    14a0:	0e 94 c5 04 	call	0x98a	; 0x98a <sts3x_init>
	rtcSetClkOut(F_1Hz);
    14a4:	83 e8       	ldi	r24, 0x83	; 131
    14a6:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <rtcSetClkOut>
||||||| .r50
    14a2:	0e 94 c6 04 	call	0x98c	; 0x98c <sts3x_init>
=======
    1ac2:	0e 94 bf 05 	call	0xb7e	; 0xb7e <sts3x_init>
>>>>>>> .r51
	sei();
<<<<<<< .mine
    14aa:	78 94       	sei

||||||| .r50
    14a6:	78 94       	sei

=======
    1ac6:	78 94       	sei
>>>>>>> .r51
	
	
	/*
	*	EEPROM Daten laden..
	*/
	loadEEP(&eep,&eepRAM);
<<<<<<< .mine
    14ac:	61 e7       	ldi	r22, 0x71	; 113
    14ae:	75 e0       	ldi	r23, 0x05	; 5
    14b0:	80 e0       	ldi	r24, 0x00	; 0
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	0e 94 ca 09 	call	0x1394	; 0x1394 <loadEEP>
||||||| .r50
    14a8:	61 e7       	ldi	r22, 0x71	; 113
    14aa:	75 e0       	ldi	r23, 0x05	; 5
    14ac:	80 e0       	ldi	r24, 0x00	; 0
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	0e 94 cb 09 	call	0x1396	; 0x1396 <loadEEP>
=======
    1ac8:	65 ec       	ldi	r22, 0xC5	; 197
    1aca:	75 e0       	ldi	r23, 0x05	; 5
    1acc:	80 e0       	ldi	r24, 0x00	; 0
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	0e 94 d8 0c 	call	0x19b0	; 0x19b0 <loadEEP>
>>>>>>> .r51
	
	/*
	*	GLCD Initalisieren mit vorher konfigurierem Kontrast
	*/
	glcdInit(eepRAM.contrast);
<<<<<<< .mine
    14b8:	80 91 8c 05 	lds	r24, 0x058C	; 0x80058c <eepRAM+0x1b>
    14bc:	0e 94 41 03 	call	0x682	; 0x682 <glcdInit>
||||||| .r50
    14b4:	80 91 8c 05 	lds	r24, 0x058C	; 0x80058c <eepRAM+0x1b>
    14b8:	0e 94 42 03 	call	0x684	; 0x684 <glcdInit>
=======
    1ad4:	80 91 e0 05 	lds	r24, 0x05E0	; 0x8005e0 <eepRAM+0x1b>
    1ad8:	0e 94 13 04 	call	0x826	; 0x826 <glcdInit>
>>>>>>> .r51
	
	/*
	*	Systemschrift setzen
	*/
	glcdSetFont(System5x7);
<<<<<<< .mine
    14c0:	84 e5       	ldi	r24, 0x54	; 84
    14c2:	90 e0       	ldi	r25, 0x00	; 0
    14c4:	0e 94 69 03 	call	0x6d2	; 0x6d2 <glcdSetFont>
||||||| .r50
    14bc:	84 e5       	ldi	r24, 0x54	; 84
    14be:	90 e0       	ldi	r25, 0x00	; 0
    14c0:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <glcdSetFont>
=======
    1adc:	82 e6       	ldi	r24, 0x62	; 98
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	0e 94 3b 04 	call	0x876	; 0x876 <glcdSetFont>
>>>>>>> .r51
	
	/*
	*	Überprüfen ob das Gerät eine Seriennummer hat,
	*	sollte dies nicht der Fall sein, kann man die Software nicht benutzen
	*/
	char *serialNr = checkSerialNumber(eepRAM.srn, &sys);
<<<<<<< .mine
    14c8:	6f e5       	ldi	r22, 0x5F	; 95
    14ca:	74 e0       	ldi	r23, 0x04	; 4
    14cc:	85 e8       	ldi	r24, 0x85	; 133
    14ce:	95 e0       	ldi	r25, 0x05	; 5
    14d0:	0e 94 02 07 	call	0xe04	; 0xe04 <checkSerialNumber>
||||||| .r50
    14c4:	6f e5       	ldi	r22, 0x5F	; 95
    14c6:	74 e0       	ldi	r23, 0x04	; 4
    14c8:	85 e8       	ldi	r24, 0x85	; 133
    14ca:	95 e0       	ldi	r25, 0x05	; 5
    14cc:	0e 94 03 07 	call	0xe06	; 0xe06 <checkSerialNumber>
=======
    1ae4:	63 eb       	ldi	r22, 0xB3	; 179
    1ae6:	74 e0       	ldi	r23, 0x04	; 4
    1ae8:	89 ed       	ldi	r24, 0xD9	; 217
    1aea:	95 e0       	ldi	r25, 0x05	; 5
    1aec:	0e 94 6a 08 	call	0x10d4	; 0x10d4 <checkSerialNumber>
>>>>>>> .r51
	if (serialNr != NULL)
<<<<<<< .mine
    14d4:	00 97       	sbiw	r24, 0x00	; 0
    14d6:	19 f0       	breq	.+6      	; 0x14de <main+0x5c>
||||||| .r50
    14d0:	00 97       	sbiw	r24, 0x00	; 0
    14d2:	19 f0       	breq	.+6      	; 0x14da <main+0x56>
=======
    1af0:	00 97       	sbiw	r24, 0x00	; 0
    1af2:	19 f0       	breq	.+6      	; 0x1afa <main+0x5c>
>>>>>>> .r51
	{
		glcdPrintInfo(serialNr);
<<<<<<< .mine
    14d8:	0e 94 ca 06 	call	0xd94	; 0xd94 <glcdPrintInfo>
    14dc:	04 c0       	rjmp	.+8      	; 0x14e6 <main+0x64>
||||||| .r50
    14d4:	0e 94 cb 06 	call	0xd96	; 0xd96 <glcdPrintInfo>
    14d8:	04 c0       	rjmp	.+8      	; 0x14e2 <main+0x5e>
=======
    1af4:	0e 94 32 08 	call	0x1064	; 0x1064 <glcdPrintInfo>
    1af8:	04 c0       	rjmp	.+8      	; 0x1b02 <main+0x64>
>>>>>>> .r51
	}
	else
	{
		glcdPrintInfo((char*)board.id[ID_ERR]);
<<<<<<< .mine
    14de:	8f e0       	ldi	r24, 0x0F	; 15
    14e0:	91 e0       	ldi	r25, 0x01	; 1
    14e2:	0e 94 ca 06 	call	0xd94	; 0xd94 <glcdPrintInfo>
||||||| .r50
    14da:	8f e0       	ldi	r24, 0x0F	; 15
    14dc:	91 e0       	ldi	r25, 0x01	; 1
    14de:	0e 94 cb 06 	call	0xd96	; 0xd96 <glcdPrintInfo>
=======
    1afa:	89 e3       	ldi	r24, 0x39	; 57
    1afc:	91 e0       	ldi	r25, 0x01	; 1
    1afe:	0e 94 32 08 	call	0x1064	; 0x1064 <glcdPrintInfo>
>>>>>>> .r51
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
<<<<<<< .mine
    14e6:	2f ef       	ldi	r18, 0xFF	; 255
    14e8:	83 ed       	ldi	r24, 0xD3	; 211
    14ea:	90 e3       	ldi	r25, 0x30	; 48
    14ec:	21 50       	subi	r18, 0x01	; 1
    14ee:	80 40       	sbci	r24, 0x00	; 0
    14f0:	90 40       	sbci	r25, 0x00	; 0
    14f2:	e1 f7       	brne	.-8      	; 0x14ec <main+0x6a>
    14f4:	00 c0       	rjmp	.+0      	; 0x14f6 <main+0x74>
    14f6:	00 00       	nop
||||||| .r50
    14e2:	2f ef       	ldi	r18, 0xFF	; 255
    14e4:	83 ed       	ldi	r24, 0xD3	; 211
    14e6:	90 e3       	ldi	r25, 0x30	; 48
    14e8:	21 50       	subi	r18, 0x01	; 1
    14ea:	80 40       	sbci	r24, 0x00	; 0
    14ec:	90 40       	sbci	r25, 0x00	; 0
    14ee:	e1 f7       	brne	.-8      	; 0x14e8 <main+0x64>
    14f0:	00 c0       	rjmp	.+0      	; 0x14f2 <main+0x6e>
    14f2:	00 00       	nop
=======
    1b02:	2f ef       	ldi	r18, 0xFF	; 255
    1b04:	83 ed       	ldi	r24, 0xD3	; 211
    1b06:	90 e3       	ldi	r25, 0x30	; 48
    1b08:	21 50       	subi	r18, 0x01	; 1
    1b0a:	80 40       	sbci	r24, 0x00	; 0
    1b0c:	90 40       	sbci	r25, 0x00	; 0
    1b0e:	e1 f7       	brne	.-8      	; 0x1b08 <main+0x6a>
    1b10:	00 c0       	rjmp	.+0      	; 0x1b12 <main+0x74>
    1b12:	00 00       	nop
>>>>>>> .r51
		
	/*
	*	Festen Text für den Newsticker schreiben.
	*	Dies muss nur einmal vor dem Start geschehen
	*/
	buildNewsticker(&newsticker);
<<<<<<< .mine
    14f8:	8a e8       	ldi	r24, 0x8A	; 138
    14fa:	94 e0       	ldi	r25, 0x04	; 4
    14fc:	0e 94 48 09 	call	0x1290	; 0x1290 <buildNewsticker>
||||||| .r50
    14f4:	8a e8       	ldi	r24, 0x8A	; 138
    14f6:	94 e0       	ldi	r25, 0x04	; 4
    14f8:	0e 94 49 09 	call	0x1292	; 0x1292 <buildNewsticker>
=======
    1b14:	8e ed       	ldi	r24, 0xDE	; 222
    1b16:	94 e0       	ldi	r25, 0x04	; 4
    1b18:	0e 94 a7 0b 	call	0x174e	; 0x174e <buildNewsticker>
>>>>>>> .r51
		
	glcdClear();
<<<<<<< .mine
    1500:	0e 94 2d 03 	call	0x65a	; 0x65a <glcdClear>
||||||| .r50
    14fc:	0e 94 2e 03 	call	0x65c	; 0x65c <glcdClear>
=======
    1b1c:	0e 94 ff 03 	call	0x7fe	; 0x7fe <glcdClear>
>>>>>>> .r51
// 	}
	
	/*
	*	Zu letzt gespeicherte Helligkeit laden und benutzen
	*/
	GLCD_SET_BRIGHTNESS(eepRAM.brightness);
<<<<<<< .mine
    1504:	80 91 8d 05 	lds	r24, 0x058D	; 0x80058d <eepRAM+0x1c>
    1508:	ec e7       	ldi	r30, 0x7C	; 124
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 83       	st	Z, r24
    150e:	81 83       	std	Z+1, r24	; 0x01
    1510:	82 83       	std	Z+2, r24	; 0x02
||||||| .r50
    1500:	80 91 8d 05 	lds	r24, 0x058D	; 0x80058d <eepRAM+0x1c>
    1504:	ec e7       	ldi	r30, 0x7C	; 124
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 83       	st	Z, r24
    150a:	81 83       	std	Z+1, r24	; 0x01
    150c:	82 83       	std	Z+2, r24	; 0x02
=======
    1b20:	80 91 e1 05 	lds	r24, 0x05E1	; 0x8005e1 <eepRAM+0x1c>
    1b24:	e5 e9       	ldi	r30, 0x95	; 149
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 83       	st	Z, r24
    1b2a:	81 83       	std	Z+1, r24	; 0x01
    1b2c:	82 83       	std	Z+2, r24	; 0x02
>>>>>>> .r51
	
	/*
	*	Softwareinformationen Seriell ausgeben
	*/
	uartWelcomeMsg();
<<<<<<< .mine
    1512:	0e 94 24 0a 	call	0x1448	; 0x1448 <uartWelcomeMsg>
||||||| .r50
    150e:	0e 94 25 0a 	call	0x144a	; 0x144a <uartWelcomeMsg>
=======
    1b2e:	0e 94 32 0d 	call	0x1a64	; 0x1a64 <uartWelcomeMsg>
>>>>>>> .r51
	
	glcdClear();
<<<<<<< .mine
    1516:	0e 94 2d 03 	call	0x65a	; 0x65a <glcdClear>
// 		refreshTemp();
||||||| .r50
    1512:	0e 94 2e 03 	call	0x65c	; 0x65c <glcdClear>
// 		refreshTemp();
=======
    1b32:	0e 94 ff 03 	call	0x7fe	; 0x7fe <glcdClear>
	while (1) 
    {			
		/*
		*	Lauftext.: Newsticker.
		*/
		if (sys.scrollTime > 5000)
    1b36:	c3 eb       	ldi	r28, 0xB3	; 179
    1b38:	d4 e0       	ldi	r29, 0x04	; 4
static inline void refreshTemp(void)
{
	if (sts3xRead > 50000)
	{
		rtcGetData(&rtc);
		sts3x.actual = sts3x_get_temp();
    1b3a:	0e e6       	ldi	r16, 0x6E	; 110
    1b3c:	10 e0       	ldi	r17, 0x00	; 0
			strcpy ( stamp[0].time , bcd_ttostr(rtc.hour,rtc.minute,rtc.second) );
		}	
		else if ( sts3x.actual > sts3x.highest )
		{
			sts3x.highest = sts3x.actual;
			stamp[1].temp = sts3x.highest;
    1b3e:	0f 2e       	mov	r0, r31
    1b40:	f1 e8       	ldi	r31, 0x81	; 129
    1b42:	ef 2e       	mov	r14, r31
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	ff 2e       	mov	r15, r31
    1b48:	f0 2d       	mov	r31, r0
	while (1) 
    {			
		/*
		*	Lauftext.: Newsticker.
		*/
		if (sys.scrollTime > 5000)
    1b4a:	89 81       	ldd	r24, Y+1	; 0x01
    1b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b4e:	ab 81       	ldd	r26, Y+3	; 0x03
    1b50:	bc 81       	ldd	r27, Y+4	; 0x04
    1b52:	89 38       	cpi	r24, 0x89	; 137
    1b54:	93 41       	sbci	r25, 0x13	; 19
    1b56:	a1 05       	cpc	r26, r1
    1b58:	b1 05       	cpc	r27, r1
    1b5a:	30 f1       	brcs	.+76     	; 0x1ba8 <main+0x10a>
		{
			sys.scrollTime = 0;
    1b5c:	19 82       	std	Y+1, r1	; 0x01
    1b5e:	1a 82       	std	Y+2, r1	; 0x02
    1b60:	1b 82       	std	Y+3, r1	; 0x03
    1b62:	1c 82       	std	Y+4, r1	; 0x04
	
			glcdDrawLine(10,0,127);	
    1b64:	4f e7       	ldi	r20, 0x7F	; 127
    1b66:	60 e0       	ldi	r22, 0x00	; 0
    1b68:	8a e0       	ldi	r24, 0x0A	; 10
    1b6a:	0e 94 a8 05 	call	0xb50	; 0xb50 <glcdDrawLine>
			addNewstickerErrors(&newsticker,sys.state.result);
    1b6e:	6b 89       	ldd	r22, Y+19	; 0x13
    1b70:	7c 89       	ldd	r23, Y+20	; 0x14
    1b72:	8e ed       	ldi	r24, 0xDE	; 222
    1b74:	94 e0       	ldi	r25, 0x04	; 4
    1b76:	0e 94 e6 0b 	call	0x17cc	; 0x17cc <addNewstickerErrors>
			addNewstickerTime(&newsticker);
    1b7a:	8e ed       	ldi	r24, 0xDE	; 222
    1b7c:	94 e0       	ldi	r25, 0x04	; 4
    1b7e:	0e 94 19 0c 	call	0x1832	; 0x1832 <addNewstickerTime>
			addNewstickerStr(&newsticker,"User.: ",0);
    1b82:	40 e0       	ldi	r20, 0x00	; 0
    1b84:	65 ef       	ldi	r22, 0xF5	; 245
    1b86:	72 e0       	ldi	r23, 0x02	; 2
    1b88:	8e ed       	ldi	r24, 0xDE	; 222
    1b8a:	94 e0       	ldi	r25, 0x04	; 4
    1b8c:	0e 94 75 0c 	call	0x18ea	; 0x18ea <addNewstickerStr>
			addNewstickerStr(&newsticker,(char*)eepRAM.userName,1);	
    1b90:	41 e0       	ldi	r20, 0x01	; 1
    1b92:	69 ec       	ldi	r22, 0xC9	; 201
    1b94:	75 e0       	ldi	r23, 0x05	; 5
    1b96:	8e ed       	ldi	r24, 0xDE	; 222
    1b98:	94 e0       	ldi	r25, 0x04	; 4
    1b9a:	0e 94 75 0c 	call	0x18ea	; 0x18ea <addNewstickerStr>
						
			glcdScrollMsg(7,newsticker.newsBuff);
    1b9e:	6e ed       	ldi	r22, 0xDE	; 222
    1ba0:	74 e0       	ldi	r23, 0x04	; 4
    1ba2:	87 e0       	ldi	r24, 0x07	; 7
    1ba4:	0e 94 b0 0a 	call	0x1560	; 0x1560 <glcdScrollMsg>
}

volatile uint32_t sts3xRead;
static inline void refreshTemp(void)
{
	if (sts3xRead > 50000)
    1ba8:	80 91 ce 04 	lds	r24, 0x04CE	; 0x8004ce <sts3xRead>
    1bac:	90 91 cf 04 	lds	r25, 0x04CF	; 0x8004cf <sts3xRead+0x1>
    1bb0:	a0 91 d0 04 	lds	r26, 0x04D0	; 0x8004d0 <sts3xRead+0x2>
    1bb4:	b0 91 d1 04 	lds	r27, 0x04D1	; 0x8004d1 <sts3xRead+0x3>
    1bb8:	81 35       	cpi	r24, 0x51	; 81
    1bba:	93 4c       	sbci	r25, 0xC3	; 195
    1bbc:	a1 05       	cpc	r26, r1
    1bbe:	b1 05       	cpc	r27, r1
    1bc0:	b0 f1       	brcs	.+108    	; 0x1c2e <main+0x190>
	{
		rtcGetData(&rtc);
    1bc2:	82 ed       	ldi	r24, 0xD2	; 210
    1bc4:	94 e0       	ldi	r25, 0x04	; 4
    1bc6:	0e 94 62 03 	call	0x6c4	; 0x6c4 <rtcGetData>
		sts3x.actual = sts3x_get_temp();
    1bca:	0e 94 2b 06 	call	0xc56	; 0xc56 <sts3x_get_temp>
    1bce:	f8 01       	movw	r30, r16
    1bd0:	82 83       	std	Z+2, r24	; 0x02
			
		if ( sts3x.actual < sts3x.lowest )
    1bd2:	91 81       	ldd	r25, Z+1	; 0x01
    1bd4:	89 17       	cp	r24, r25
    1bd6:	84 f4       	brge	.+32     	; 0x1bf8 <main+0x15a>
		{
			sts3x.lowest = sts3x.actual;
    1bd8:	81 83       	std	Z+1, r24	; 0x01
			stamp[0].temp = sts3x.lowest;
    1bda:	f7 01       	movw	r30, r14
    1bdc:	80 83       	st	Z, r24
			strcpy ( stamp[0].time , bcd_ttostr(rtc.hour,rtc.minute,rtc.second) );
    1bde:	e2 ed       	ldi	r30, 0xD2	; 210
    1be0:	f4 e0       	ldi	r31, 0x04	; 4
    1be2:	40 81       	ld	r20, Z
    1be4:	61 81       	ldd	r22, Z+1	; 0x01
    1be6:	82 81       	ldd	r24, Z+2	; 0x02
    1be8:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <bcd_ttostr>
    1bec:	bc 01       	movw	r22, r24
    1bee:	82 e8       	ldi	r24, 0x82	; 130
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
    1bf6:	13 c0       	rjmp	.+38     	; 0x1c1e <main+0x180>
		}	
		else if ( sts3x.actual > sts3x.highest )
    1bf8:	f8 01       	movw	r30, r16
    1bfa:	93 81       	ldd	r25, Z+3	; 0x03
    1bfc:	98 17       	cp	r25, r24
    1bfe:	7c f4       	brge	.+30     	; 0x1c1e <main+0x180>
		{
			sts3x.highest = sts3x.actual;
    1c00:	83 83       	std	Z+3, r24	; 0x03
			stamp[1].temp = sts3x.highest;
    1c02:	f7 01       	movw	r30, r14
    1c04:	82 87       	std	Z+10, r24	; 0x0a
			strcpy ( stamp[1].time , bcd_ttostr(rtc.hour,rtc.minute,rtc.second) );
    1c06:	e2 ed       	ldi	r30, 0xD2	; 210
    1c08:	f4 e0       	ldi	r31, 0x04	; 4
    1c0a:	40 81       	ld	r20, Z
    1c0c:	61 81       	ldd	r22, Z+1	; 0x01
    1c0e:	82 81       	ldd	r24, Z+2	; 0x02
    1c10:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <bcd_ttostr>
    1c14:	bc 01       	movw	r22, r24
    1c16:	8c e8       	ldi	r24, 0x8C	; 140
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	0e 94 db 12 	call	0x25b6	; 0x25b6 <strcpy>
		}
		sts3xRead = 0;
    1c1e:	10 92 ce 04 	sts	0x04CE, r1	; 0x8004ce <sts3xRead>
    1c22:	10 92 cf 04 	sts	0x04CF, r1	; 0x8004cf <sts3xRead+0x1>
    1c26:	10 92 d0 04 	sts	0x04D0, r1	; 0x8004d0 <sts3xRead+0x2>
    1c2a:	10 92 d1 04 	sts	0x04D1, r1	; 0x8004d1 <sts3xRead+0x3>
		refreshTemp();
>>>>>>> .r51
		
		/*
		*	Verarbeite Kommandos von der Seriellen Schnittstelle
		*/
		uartProcess(&uart);		
<<<<<<< .mine
    151a:	8d e2       	ldi	r24, 0x2D	; 45
    151c:	95 e0       	ldi	r25, 0x05	; 5
    151e:	0e 94 c0 07 	call	0xf80	; 0xf80 <uartProcess>
    1522:	fb cf       	rjmp	.-10     	; 0x151a <main+0x98>
||||||| .r50
    1516:	8d e2       	ldi	r24, 0x2D	; 45
    1518:	95 e0       	ldi	r25, 0x05	; 5
    151a:	0e 94 c1 07 	call	0xf82	; 0xf82 <uartProcess>
    151e:	fb cf       	rjmp	.-10     	; 0x1516 <main+0x92>
=======
    1c2e:	81 e8       	ldi	r24, 0x81	; 129
    1c30:	95 e0       	ldi	r25, 0x05	; 5
    1c32:	0e 94 28 09 	call	0x1250	; 0x1250 <uartProcess>
    }
    1c36:	89 cf       	rjmp	.-238    	; 0x1b4a <main+0xac>
>>>>>>> .r51

<<<<<<< .mine
00001524 <__vector_7>:
    }
||||||| .r50
00001520 <__vector_7>:
    }
=======
00001c38 <__vector_7>:
>>>>>>> .r51
}

/* live the CPU?*/
ISR(TIMER1_COMPA_vect)
{
<<<<<<< .mine
    1524:	1f 92       	push	r1
    1526:	0f 92       	push	r0
    1528:	0f b6       	in	r0, 0x3f	; 63
    152a:	0f 92       	push	r0
    152c:	11 24       	eor	r1, r1
    152e:	2f 93       	push	r18
    1530:	3f 93       	push	r19
    1532:	4f 93       	push	r20
    1534:	5f 93       	push	r21
    1536:	6f 93       	push	r22
    1538:	7f 93       	push	r23
    153a:	8f 93       	push	r24
    153c:	9f 93       	push	r25
    153e:	af 93       	push	r26
    1540:	bf 93       	push	r27
    1542:	ef 93       	push	r30
    1544:	ff 93       	push	r31
||||||| .r50
    1520:	1f 92       	push	r1
    1522:	0f 92       	push	r0
    1524:	0f b6       	in	r0, 0x3f	; 63
    1526:	0f 92       	push	r0
    1528:	11 24       	eor	r1, r1
    152a:	2f 93       	push	r18
    152c:	3f 93       	push	r19
    152e:	4f 93       	push	r20
    1530:	5f 93       	push	r21
    1532:	6f 93       	push	r22
    1534:	7f 93       	push	r23
    1536:	8f 93       	push	r24
    1538:	9f 93       	push	r25
    153a:	af 93       	push	r26
    153c:	bf 93       	push	r27
    153e:	ef 93       	push	r30
    1540:	ff 93       	push	r31
=======
    1c38:	1f 92       	push	r1
    1c3a:	0f 92       	push	r0
    1c3c:	0f b6       	in	r0, 0x3f	; 63
    1c3e:	0f 92       	push	r0
    1c40:	11 24       	eor	r1, r1
    1c42:	2f 93       	push	r18
    1c44:	3f 93       	push	r19
    1c46:	4f 93       	push	r20
    1c48:	5f 93       	push	r21
    1c4a:	6f 93       	push	r22
    1c4c:	7f 93       	push	r23
    1c4e:	8f 93       	push	r24
    1c50:	9f 93       	push	r25
    1c52:	af 93       	push	r26
    1c54:	bf 93       	push	r27
    1c56:	ef 93       	push	r30
    1c58:	ff 93       	push	r31
>>>>>>> .r51
	static uint32_t stateLED = 0;
	
	sts3xRead++;
<<<<<<< .mine
    1546:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <sts3xRead>
    154a:	90 91 7b 04 	lds	r25, 0x047B	; 0x80047b <sts3xRead+0x1>
    154e:	a0 91 7c 04 	lds	r26, 0x047C	; 0x80047c <sts3xRead+0x2>
    1552:	b0 91 7d 04 	lds	r27, 0x047D	; 0x80047d <sts3xRead+0x3>
    1556:	01 96       	adiw	r24, 0x01	; 1
    1558:	a1 1d       	adc	r26, r1
    155a:	b1 1d       	adc	r27, r1
    155c:	80 93 7a 04 	sts	0x047A, r24	; 0x80047a <sts3xRead>
    1560:	90 93 7b 04 	sts	0x047B, r25	; 0x80047b <sts3xRead+0x1>
    1564:	a0 93 7c 04 	sts	0x047C, r26	; 0x80047c <sts3xRead+0x2>
    1568:	b0 93 7d 04 	sts	0x047D, r27	; 0x80047d <sts3xRead+0x3>
||||||| .r50
    1542:	80 91 7a 04 	lds	r24, 0x047A	; 0x80047a <sts3xRead>
    1546:	90 91 7b 04 	lds	r25, 0x047B	; 0x80047b <sts3xRead+0x1>
    154a:	a0 91 7c 04 	lds	r26, 0x047C	; 0x80047c <sts3xRead+0x2>
    154e:	b0 91 7d 04 	lds	r27, 0x047D	; 0x80047d <sts3xRead+0x3>
    1552:	01 96       	adiw	r24, 0x01	; 1
    1554:	a1 1d       	adc	r26, r1
    1556:	b1 1d       	adc	r27, r1
    1558:	80 93 7a 04 	sts	0x047A, r24	; 0x80047a <sts3xRead>
    155c:	90 93 7b 04 	sts	0x047B, r25	; 0x80047b <sts3xRead+0x1>
    1560:	a0 93 7c 04 	sts	0x047C, r26	; 0x80047c <sts3xRead+0x2>
    1564:	b0 93 7d 04 	sts	0x047D, r27	; 0x80047d <sts3xRead+0x3>
=======
    1c5a:	80 91 ce 04 	lds	r24, 0x04CE	; 0x8004ce <sts3xRead>
    1c5e:	90 91 cf 04 	lds	r25, 0x04CF	; 0x8004cf <sts3xRead+0x1>
    1c62:	a0 91 d0 04 	lds	r26, 0x04D0	; 0x8004d0 <sts3xRead+0x2>
    1c66:	b0 91 d1 04 	lds	r27, 0x04D1	; 0x8004d1 <sts3xRead+0x3>
    1c6a:	01 96       	adiw	r24, 0x01	; 1
    1c6c:	a1 1d       	adc	r26, r1
    1c6e:	b1 1d       	adc	r27, r1
    1c70:	80 93 ce 04 	sts	0x04CE, r24	; 0x8004ce <sts3xRead>
    1c74:	90 93 cf 04 	sts	0x04CF, r25	; 0x8004cf <sts3xRead+0x1>
    1c78:	a0 93 d0 04 	sts	0x04D0, r26	; 0x8004d0 <sts3xRead+0x2>
    1c7c:	b0 93 d1 04 	sts	0x04D1, r27	; 0x8004d1 <sts3xRead+0x3>
>>>>>>> .r51
	sys.scrollTime++;
<<<<<<< .mine
    156c:	ef e5       	ldi	r30, 0x5F	; 95
    156e:	f4 e0       	ldi	r31, 0x04	; 4
    1570:	81 81       	ldd	r24, Z+1	; 0x01
    1572:	92 81       	ldd	r25, Z+2	; 0x02
    1574:	a3 81       	ldd	r26, Z+3	; 0x03
    1576:	b4 81       	ldd	r27, Z+4	; 0x04
    1578:	01 96       	adiw	r24, 0x01	; 1
    157a:	a1 1d       	adc	r26, r1
    157c:	b1 1d       	adc	r27, r1
    157e:	81 83       	std	Z+1, r24	; 0x01
    1580:	92 83       	std	Z+2, r25	; 0x02
    1582:	a3 83       	std	Z+3, r26	; 0x03
    1584:	b4 83       	std	Z+4, r27	; 0x04
||||||| .r50
    1568:	ef e5       	ldi	r30, 0x5F	; 95
    156a:	f4 e0       	ldi	r31, 0x04	; 4
    156c:	81 81       	ldd	r24, Z+1	; 0x01
    156e:	92 81       	ldd	r25, Z+2	; 0x02
    1570:	a3 81       	ldd	r26, Z+3	; 0x03
    1572:	b4 81       	ldd	r27, Z+4	; 0x04
    1574:	01 96       	adiw	r24, 0x01	; 1
    1576:	a1 1d       	adc	r26, r1
    1578:	b1 1d       	adc	r27, r1
    157a:	81 83       	std	Z+1, r24	; 0x01
    157c:	92 83       	std	Z+2, r25	; 0x02
    157e:	a3 83       	std	Z+3, r26	; 0x03
    1580:	b4 83       	std	Z+4, r27	; 0x04
=======
    1c80:	e3 eb       	ldi	r30, 0xB3	; 179
    1c82:	f4 e0       	ldi	r31, 0x04	; 4
    1c84:	81 81       	ldd	r24, Z+1	; 0x01
    1c86:	92 81       	ldd	r25, Z+2	; 0x02
    1c88:	a3 81       	ldd	r26, Z+3	; 0x03
    1c8a:	b4 81       	ldd	r27, Z+4	; 0x04
    1c8c:	01 96       	adiw	r24, 0x01	; 1
    1c8e:	a1 1d       	adc	r26, r1
    1c90:	b1 1d       	adc	r27, r1
    1c92:	81 83       	std	Z+1, r24	; 0x01
    1c94:	92 83       	std	Z+2, r25	; 0x02
    1c96:	a3 83       	std	Z+3, r26	; 0x03
    1c98:	b4 83       	std	Z+4, r27	; 0x04
>>>>>>> .r51
	sys.autoDimm++;
<<<<<<< .mine
    1586:	85 81       	ldd	r24, Z+5	; 0x05
    1588:	96 81       	ldd	r25, Z+6	; 0x06
    158a:	a7 81       	ldd	r26, Z+7	; 0x07
    158c:	b0 85       	ldd	r27, Z+8	; 0x08
    158e:	01 96       	adiw	r24, 0x01	; 1
    1590:	a1 1d       	adc	r26, r1
    1592:	b1 1d       	adc	r27, r1
    1594:	85 83       	std	Z+5, r24	; 0x05
    1596:	96 83       	std	Z+6, r25	; 0x06
    1598:	a7 83       	std	Z+7, r26	; 0x07
    159a:	b0 87       	std	Z+8, r27	; 0x08
||||||| .r50
    1582:	85 81       	ldd	r24, Z+5	; 0x05
    1584:	96 81       	ldd	r25, Z+6	; 0x06
    1586:	a7 81       	ldd	r26, Z+7	; 0x07
    1588:	b0 85       	ldd	r27, Z+8	; 0x08
    158a:	01 96       	adiw	r24, 0x01	; 1
    158c:	a1 1d       	adc	r26, r1
    158e:	b1 1d       	adc	r27, r1
    1590:	85 83       	std	Z+5, r24	; 0x05
    1592:	96 83       	std	Z+6, r25	; 0x06
    1594:	a7 83       	std	Z+7, r26	; 0x07
    1596:	b0 87       	std	Z+8, r27	; 0x08
=======
    1c9a:	85 81       	ldd	r24, Z+5	; 0x05
    1c9c:	96 81       	ldd	r25, Z+6	; 0x06
    1c9e:	a7 81       	ldd	r26, Z+7	; 0x07
    1ca0:	b0 85       	ldd	r27, Z+8	; 0x08
    1ca2:	01 96       	adiw	r24, 0x01	; 1
    1ca4:	a1 1d       	adc	r26, r1
    1ca6:	b1 1d       	adc	r27, r1
    1ca8:	85 83       	std	Z+5, r24	; 0x05
    1caa:	96 83       	std	Z+6, r25	; 0x06
    1cac:	a7 83       	std	Z+7, r26	; 0x07
    1cae:	b0 87       	std	Z+8, r27	; 0x08
>>>>>>> .r51
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    159c:	80 91 39 04 	lds	r24, 0x0439	; 0x800439 <stateLED.3216>
    15a0:	90 91 3a 04 	lds	r25, 0x043A	; 0x80043a <stateLED.3216+0x1>
    15a4:	a0 91 3b 04 	lds	r26, 0x043B	; 0x80043b <stateLED.3216+0x2>
    15a8:	b0 91 3c 04 	lds	r27, 0x043C	; 0x80043c <stateLED.3216+0x3>
    15ac:	01 96       	adiw	r24, 0x01	; 1
    15ae:	a1 1d       	adc	r26, r1
    15b0:	b1 1d       	adc	r27, r1
||||||| .r50
    1598:	80 91 39 04 	lds	r24, 0x0439	; 0x800439 <stateLED.3216>
    159c:	90 91 3a 04 	lds	r25, 0x043A	; 0x80043a <stateLED.3216+0x1>
    15a0:	a0 91 3b 04 	lds	r26, 0x043B	; 0x80043b <stateLED.3216+0x2>
    15a4:	b0 91 3c 04 	lds	r27, 0x043C	; 0x80043c <stateLED.3216+0x3>
    15a8:	01 96       	adiw	r24, 0x01	; 1
    15aa:	a1 1d       	adc	r26, r1
    15ac:	b1 1d       	adc	r27, r1
=======
    1cb0:	80 91 76 04 	lds	r24, 0x0476	; 0x800476 <stateLED.3256>
    1cb4:	90 91 77 04 	lds	r25, 0x0477	; 0x800477 <stateLED.3256+0x1>
    1cb8:	a0 91 78 04 	lds	r26, 0x0478	; 0x800478 <stateLED.3256+0x2>
    1cbc:	b0 91 79 04 	lds	r27, 0x0479	; 0x800479 <stateLED.3256+0x3>
    1cc0:	01 96       	adiw	r24, 0x01	; 1
    1cc2:	a1 1d       	adc	r26, r1
    1cc4:	b1 1d       	adc	r27, r1
>>>>>>> .r51
	}
}

static inline uint16_t checkMaxValue(uint16_t val, uint16_t max)
{
	if( val >= max )
<<<<<<< .mine
    15b2:	80 31       	cpi	r24, 0x10	; 16
    15b4:	27 e2       	ldi	r18, 0x27	; 39
    15b6:	92 07       	cpc	r25, r18
    15b8:	08 f0       	brcs	.+2      	; 0x15bc <__vector_7+0x98>
    15ba:	17 c1       	rjmp	.+558    	; 0x17ea <__vector_7+0x2c6>
    15bc:	aa 27       	eor	r26, r26
    15be:	bb 27       	eor	r27, r27
||||||| .r50
    15ae:	80 31       	cpi	r24, 0x10	; 16
    15b0:	27 e2       	ldi	r18, 0x27	; 39
    15b2:	92 07       	cpc	r25, r18
    15b4:	08 f0       	brcs	.+2      	; 0x15b8 <__vector_7+0x98>
    15b6:	17 c1       	rjmp	.+558    	; 0x17e6 <__vector_7+0x2c6>
    15b8:	aa 27       	eor	r26, r26
    15ba:	bb 27       	eor	r27, r27
=======
    1cc6:	80 31       	cpi	r24, 0x10	; 16
    1cc8:	27 e2       	ldi	r18, 0x27	; 39
    1cca:	92 07       	cpc	r25, r18
    1ccc:	08 f0       	brcs	.+2      	; 0x1cd0 <__vector_7+0x98>
    1cce:	17 c1       	rjmp	.+558    	; 0x1efe <__vector_7+0x2c6>
    1cd0:	aa 27       	eor	r26, r26
    1cd2:	bb 27       	eor	r27, r27
>>>>>>> .r51
	sys.autoDimm++;
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    15c0:	80 93 39 04 	sts	0x0439, r24	; 0x800439 <stateLED.3216>
    15c4:	90 93 3a 04 	sts	0x043A, r25	; 0x80043a <stateLED.3216+0x1>
    15c8:	a0 93 3b 04 	sts	0x043B, r26	; 0x80043b <stateLED.3216+0x2>
    15cc:	b0 93 3c 04 	sts	0x043C, r27	; 0x80043c <stateLED.3216+0x3>
||||||| .r50
    15bc:	80 93 39 04 	sts	0x0439, r24	; 0x800439 <stateLED.3216>
    15c0:	90 93 3a 04 	sts	0x043A, r25	; 0x80043a <stateLED.3216+0x1>
    15c4:	a0 93 3b 04 	sts	0x043B, r26	; 0x80043b <stateLED.3216+0x2>
    15c8:	b0 93 3c 04 	sts	0x043C, r27	; 0x80043c <stateLED.3216+0x3>
=======
    1cd4:	80 93 76 04 	sts	0x0476, r24	; 0x800476 <stateLED.3256>
    1cd8:	90 93 77 04 	sts	0x0477, r25	; 0x800477 <stateLED.3256+0x1>
    1cdc:	a0 93 78 04 	sts	0x0478, r26	; 0x800478 <stateLED.3256+0x2>
    1ce0:	b0 93 79 04 	sts	0x0479, r27	; 0x800479 <stateLED.3256+0x3>
>>>>>>> .r51
	
	if ( stateLED <= 200 )
<<<<<<< .mine
    15d0:	89 3c       	cpi	r24, 0xC9	; 201
    15d2:	91 05       	cpc	r25, r1
    15d4:	a1 05       	cpc	r26, r1
    15d6:	b1 05       	cpc	r27, r1
    15d8:	10 f4       	brcc	.+4      	; 0x15de <__vector_7+0xba>
||||||| .r50
    15cc:	89 3c       	cpi	r24, 0xC9	; 201
    15ce:	91 05       	cpc	r25, r1
    15d0:	a1 05       	cpc	r26, r1
    15d2:	b1 05       	cpc	r27, r1
    15d4:	10 f4       	brcc	.+4      	; 0x15da <__vector_7+0xba>
=======
    1ce4:	89 3c       	cpi	r24, 0xC9	; 201
    1ce6:	91 05       	cpc	r25, r1
    1ce8:	a1 05       	cpc	r26, r1
    1cea:	b1 05       	cpc	r27, r1
    1cec:	10 f4       	brcc	.+4      	; 0x1cf2 <__vector_7+0xba>
>>>>>>> .r51
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    15da:	c7 98       	cbi	0x18, 7	; 24
    15dc:	24 c0       	rjmp	.+72     	; 0x1626 <__vector_7+0x102>
||||||| .r50
    15d6:	c7 98       	cbi	0x18, 7	; 24
    15d8:	24 c0       	rjmp	.+72     	; 0x1622 <__vector_7+0x102>
=======
    1cee:	c7 98       	cbi	0x18, 7	; 24
    1cf0:	24 c0       	rjmp	.+72     	; 0x1d3a <__vector_7+0x102>
>>>>>>> .r51
	}
	else if ( ( stateLED >= 400 ) && ( stateLED <= 600 ) )
<<<<<<< .mine
    15de:	ac 01       	movw	r20, r24
    15e0:	bd 01       	movw	r22, r26
    15e2:	40 59       	subi	r20, 0x90	; 144
    15e4:	51 40       	sbci	r21, 0x01	; 1
    15e6:	61 09       	sbc	r22, r1
    15e8:	71 09       	sbc	r23, r1
    15ea:	49 3c       	cpi	r20, 0xC9	; 201
    15ec:	51 05       	cpc	r21, r1
    15ee:	61 05       	cpc	r22, r1
    15f0:	71 05       	cpc	r23, r1
    15f2:	10 f4       	brcc	.+4      	; 0x15f8 <__vector_7+0xd4>
||||||| .r50
    15da:	ac 01       	movw	r20, r24
    15dc:	bd 01       	movw	r22, r26
    15de:	40 59       	subi	r20, 0x90	; 144
    15e0:	51 40       	sbci	r21, 0x01	; 1
    15e2:	61 09       	sbc	r22, r1
    15e4:	71 09       	sbc	r23, r1
    15e6:	49 3c       	cpi	r20, 0xC9	; 201
    15e8:	51 05       	cpc	r21, r1
    15ea:	61 05       	cpc	r22, r1
    15ec:	71 05       	cpc	r23, r1
    15ee:	10 f4       	brcc	.+4      	; 0x15f4 <__vector_7+0xd4>
=======
    1cf2:	ac 01       	movw	r20, r24
    1cf4:	bd 01       	movw	r22, r26
    1cf6:	40 59       	subi	r20, 0x90	; 144
    1cf8:	51 40       	sbci	r21, 0x01	; 1
    1cfa:	61 09       	sbc	r22, r1
    1cfc:	71 09       	sbc	r23, r1
    1cfe:	49 3c       	cpi	r20, 0xC9	; 201
    1d00:	51 05       	cpc	r21, r1
    1d02:	61 05       	cpc	r22, r1
    1d04:	71 05       	cpc	r23, r1
    1d06:	10 f4       	brcc	.+4      	; 0x1d0c <__vector_7+0xd4>
>>>>>>> .r51
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    15f4:	c7 9a       	sbi	0x18, 7	; 24
    15f6:	17 c0       	rjmp	.+46     	; 0x1626 <__vector_7+0x102>
||||||| .r50
    15f0:	c7 9a       	sbi	0x18, 7	; 24
    15f2:	17 c0       	rjmp	.+46     	; 0x1622 <__vector_7+0x102>
=======
    1d08:	c7 9a       	sbi	0x18, 7	; 24
    1d0a:	17 c0       	rjmp	.+46     	; 0x1d3a <__vector_7+0x102>
>>>>>>> .r51
	}
	else if ( ( stateLED >= 1000 ) && ( stateLED <= 1400 ) )
<<<<<<< .mine
    15f8:	ac 01       	movw	r20, r24
    15fa:	bd 01       	movw	r22, r26
    15fc:	48 5e       	subi	r20, 0xE8	; 232
    15fe:	53 40       	sbci	r21, 0x03	; 3
    1600:	61 09       	sbc	r22, r1
    1602:	71 09       	sbc	r23, r1
    1604:	41 39       	cpi	r20, 0x91	; 145
    1606:	51 40       	sbci	r21, 0x01	; 1
    1608:	61 05       	cpc	r22, r1
    160a:	71 05       	cpc	r23, r1
    160c:	10 f4       	brcc	.+4      	; 0x1612 <__vector_7+0xee>
||||||| .r50
    15f4:	ac 01       	movw	r20, r24
    15f6:	bd 01       	movw	r22, r26
    15f8:	48 5e       	subi	r20, 0xE8	; 232
    15fa:	53 40       	sbci	r21, 0x03	; 3
    15fc:	61 09       	sbc	r22, r1
    15fe:	71 09       	sbc	r23, r1
    1600:	41 39       	cpi	r20, 0x91	; 145
    1602:	51 40       	sbci	r21, 0x01	; 1
    1604:	61 05       	cpc	r22, r1
    1606:	71 05       	cpc	r23, r1
    1608:	10 f4       	brcc	.+4      	; 0x160e <__vector_7+0xee>
=======
    1d0c:	ac 01       	movw	r20, r24
    1d0e:	bd 01       	movw	r22, r26
    1d10:	48 5e       	subi	r20, 0xE8	; 232
    1d12:	53 40       	sbci	r21, 0x03	; 3
    1d14:	61 09       	sbc	r22, r1
    1d16:	71 09       	sbc	r23, r1
    1d18:	41 39       	cpi	r20, 0x91	; 145
    1d1a:	51 40       	sbci	r21, 0x01	; 1
    1d1c:	61 05       	cpc	r22, r1
    1d1e:	71 05       	cpc	r23, r1
    1d20:	10 f4       	brcc	.+4      	; 0x1d26 <__vector_7+0xee>
>>>>>>> .r51
	{
		BC(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    160e:	c7 98       	cbi	0x18, 7	; 24
    1610:	0a c0       	rjmp	.+20     	; 0x1626 <__vector_7+0x102>
||||||| .r50
    160a:	c7 98       	cbi	0x18, 7	; 24
    160c:	0a c0       	rjmp	.+20     	; 0x1622 <__vector_7+0x102>
=======
    1d22:	c7 98       	cbi	0x18, 7	; 24
    1d24:	0a c0       	rjmp	.+20     	; 0x1d3a <__vector_7+0x102>
>>>>>>> .r51
	}
	else if ( ( stateLED >= 1600 ) && ( stateLED <= 1800 ) )
<<<<<<< .mine
    1612:	80 54       	subi	r24, 0x40	; 64
    1614:	96 40       	sbci	r25, 0x06	; 6
    1616:	a1 09       	sbc	r26, r1
    1618:	b1 09       	sbc	r27, r1
    161a:	89 3c       	cpi	r24, 0xC9	; 201
    161c:	91 05       	cpc	r25, r1
    161e:	a1 05       	cpc	r26, r1
    1620:	b1 05       	cpc	r27, r1
    1622:	08 f4       	brcc	.+2      	; 0x1626 <__vector_7+0x102>
||||||| .r50
    160e:	80 54       	subi	r24, 0x40	; 64
    1610:	96 40       	sbci	r25, 0x06	; 6
    1612:	a1 09       	sbc	r26, r1
    1614:	b1 09       	sbc	r27, r1
    1616:	89 3c       	cpi	r24, 0xC9	; 201
    1618:	91 05       	cpc	r25, r1
    161a:	a1 05       	cpc	r26, r1
    161c:	b1 05       	cpc	r27, r1
    161e:	08 f4       	brcc	.+2      	; 0x1622 <__vector_7+0x102>
=======
    1d26:	80 54       	subi	r24, 0x40	; 64
    1d28:	96 40       	sbci	r25, 0x06	; 6
    1d2a:	a1 09       	sbc	r26, r1
    1d2c:	b1 09       	sbc	r27, r1
    1d2e:	89 3c       	cpi	r24, 0xC9	; 201
    1d30:	91 05       	cpc	r25, r1
    1d32:	a1 05       	cpc	r26, r1
    1d34:	b1 05       	cpc	r27, r1
    1d36:	08 f4       	brcc	.+2      	; 0x1d3a <__vector_7+0x102>
>>>>>>> .r51
	{
		BS(LED_HEARTBEAT_PORT,LED_HEARTBEAT_bp);
<<<<<<< .mine
    1624:	c7 9a       	sbi	0x18, 7	; 24
||||||| .r50
    1620:	c7 9a       	sbi	0x18, 7	; 24
=======
    1d38:	c7 9a       	sbi	0x18, 7	; 24
>>>>>>> .r51
	}
	
	/*
	*	Drehencoder auswertung.
	*/
	encoder.Last = ( ( encoder.Last << 2 ) & 0x0F );
<<<<<<< .mine
    1626:	e0 e8       	ldi	r30, 0x80	; 128
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	81 89       	ldd	r24, Z+17	; 0x11
    162c:	24 e0       	ldi	r18, 0x04	; 4
    162e:	82 02       	muls	r24, r18
    1630:	c0 01       	movw	r24, r0
    1632:	11 24       	eor	r1, r1
    1634:	8f 70       	andi	r24, 0x0F	; 15
    1636:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r50
    1622:	e0 e8       	ldi	r30, 0x80	; 128
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	81 89       	ldd	r24, Z+17	; 0x11
    1628:	24 e0       	ldi	r18, 0x04	; 4
    162a:	82 02       	muls	r24, r18
    162c:	c0 01       	movw	r24, r0
    162e:	11 24       	eor	r1, r1
    1630:	8f 70       	andi	r24, 0x0F	; 15
    1632:	81 8b       	std	Z+17, r24	; 0x11
=======
    1d3a:	e9 e9       	ldi	r30, 0x99	; 153
    1d3c:	f0 e0       	ldi	r31, 0x00	; 0
    1d3e:	81 89       	ldd	r24, Z+17	; 0x11
    1d40:	24 e0       	ldi	r18, 0x04	; 4
    1d42:	82 02       	muls	r24, r18
    1d44:	c0 01       	movw	r24, r0
    1d46:	11 24       	eor	r1, r1
    1d48:	8f 70       	andi	r24, 0x0F	; 15
    1d4a:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r51
	if (ENC_PIN & 1<<ENC_B)
<<<<<<< .mine
    1638:	c9 9b       	sbis	0x19, 1	; 25
    163a:	03 c0       	rjmp	.+6      	; 0x1642 <__vector_7+0x11e>
||||||| .r50
    1634:	c9 9b       	sbis	0x19, 1	; 25
    1636:	03 c0       	rjmp	.+6      	; 0x163e <__vector_7+0x11e>
=======
    1d4c:	c9 9b       	sbis	0x19, 1	; 25
    1d4e:	03 c0       	rjmp	.+6      	; 0x1d56 <__vector_7+0x11e>
>>>>>>> .r51
	{
		encoder.Last |= 2;
<<<<<<< .mine
    163c:	81 89       	ldd	r24, Z+17	; 0x11
    163e:	82 60       	ori	r24, 0x02	; 2
    1640:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r50
    1638:	81 89       	ldd	r24, Z+17	; 0x11
    163a:	82 60       	ori	r24, 0x02	; 2
    163c:	81 8b       	std	Z+17, r24	; 0x11
=======
    1d50:	81 89       	ldd	r24, Z+17	; 0x11
    1d52:	82 60       	ori	r24, 0x02	; 2
    1d54:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r51
	}
	if (ENC_PIN & 1<<ENC_A)
<<<<<<< .mine
    1642:	ca 9b       	sbis	0x19, 2	; 25
    1644:	05 c0       	rjmp	.+10     	; 0x1650 <__vector_7+0x12c>
||||||| .r50
    163e:	ca 9b       	sbis	0x19, 2	; 25
    1640:	05 c0       	rjmp	.+10     	; 0x164c <__vector_7+0x12c>
=======
    1d56:	ca 9b       	sbis	0x19, 2	; 25
    1d58:	05 c0       	rjmp	.+10     	; 0x1d64 <__vector_7+0x12c>
>>>>>>> .r51
	{
		encoder.Last |= 1;
<<<<<<< .mine
    1646:	e0 e8       	ldi	r30, 0x80	; 128
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	81 89       	ldd	r24, Z+17	; 0x11
    164c:	81 60       	ori	r24, 0x01	; 1
    164e:	81 8b       	std	Z+17, r24	; 0x11
||||||| .r50
    1642:	e0 e8       	ldi	r30, 0x80	; 128
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	81 89       	ldd	r24, Z+17	; 0x11
    1648:	81 60       	ori	r24, 0x01	; 1
    164a:	81 8b       	std	Z+17, r24	; 0x11
=======
    1d5a:	e9 e9       	ldi	r30, 0x99	; 153
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	81 89       	ldd	r24, Z+17	; 0x11
    1d60:	81 60       	ori	r24, 0x01	; 1
    1d62:	81 8b       	std	Z+17, r24	; 0x11
>>>>>>> .r51
	} 	
	encoder.result += encoder.Table[encoder.Last];		
<<<<<<< .mine
    1650:	a0 e8       	ldi	r26, 0x80	; 128
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	51 96       	adiw	r26, 0x11	; 17
    1656:	ec 91       	ld	r30, X
    1658:	51 97       	sbiw	r26, 0x11	; 17
    165a:	0e 2e       	mov	r0, r30
    165c:	00 0c       	add	r0, r0
    165e:	ff 0b       	sbc	r31, r31
    1660:	e0 58       	subi	r30, 0x80	; 128
    1662:	ff 4f       	sbci	r31, 0xFF	; 255
    1664:	80 81       	ld	r24, Z
    1666:	50 96       	adiw	r26, 0x10	; 16
    1668:	9c 91       	ld	r25, X
    166a:	50 97       	sbiw	r26, 0x10	; 16
    166c:	89 0f       	add	r24, r25
    166e:	50 96       	adiw	r26, 0x10	; 16
    1670:	8c 93       	st	X, r24
||||||| .r50
    164c:	a0 e8       	ldi	r26, 0x80	; 128
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	51 96       	adiw	r26, 0x11	; 17
    1652:	ec 91       	ld	r30, X
    1654:	51 97       	sbiw	r26, 0x11	; 17
    1656:	0e 2e       	mov	r0, r30
    1658:	00 0c       	add	r0, r0
    165a:	ff 0b       	sbc	r31, r31
    165c:	e0 58       	subi	r30, 0x80	; 128
    165e:	ff 4f       	sbci	r31, 0xFF	; 255
    1660:	80 81       	ld	r24, Z
    1662:	50 96       	adiw	r26, 0x10	; 16
    1664:	9c 91       	ld	r25, X
    1666:	50 97       	sbiw	r26, 0x10	; 16
    1668:	89 0f       	add	r24, r25
    166a:	50 96       	adiw	r26, 0x10	; 16
    166c:	8c 93       	st	X, r24
=======
    1d64:	a9 e9       	ldi	r26, 0x99	; 153
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	51 96       	adiw	r26, 0x11	; 17
    1d6a:	ec 91       	ld	r30, X
    1d6c:	51 97       	sbiw	r26, 0x11	; 17
    1d6e:	0e 2e       	mov	r0, r30
    1d70:	00 0c       	add	r0, r0
    1d72:	ff 0b       	sbc	r31, r31
    1d74:	e7 56       	subi	r30, 0x67	; 103
    1d76:	ff 4f       	sbci	r31, 0xFF	; 255
    1d78:	80 81       	ld	r24, Z
    1d7a:	50 96       	adiw	r26, 0x10	; 16
    1d7c:	9c 91       	ld	r25, X
    1d7e:	50 97       	sbiw	r26, 0x10	; 16
    1d80:	89 0f       	add	r24, r25
    1d82:	50 96       	adiw	r26, 0x10	; 16
    1d84:	8c 93       	st	X, r24
>>>>>>> .r51
	/*
	*	Software PWM
	*/	
	static uint8_t pwmCnt = 0;
	
	if ( pwmCnt >= PWM_FREQUENZ )
<<<<<<< .mine
    1672:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    1676:	84 36       	cpi	r24, 0x64	; 100
    1678:	18 f0       	brcs	.+6      	; 0x1680 <__vector_7+0x15c>
||||||| .r50
    166e:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    1672:	84 36       	cpi	r24, 0x64	; 100
    1674:	18 f0       	brcs	.+6      	; 0x167c <__vector_7+0x15c>
=======
    1d86:	80 91 75 04 	lds	r24, 0x0475	; 0x800475 <pwmCnt.3257>
    1d8a:	84 36       	cpi	r24, 0x64	; 100
    1d8c:	18 f0       	brcs	.+6      	; 0x1d94 <__vector_7+0x15c>
>>>>>>> .r51
	{
		pwmCnt = 0;
<<<<<<< .mine
    167a:	10 92 38 04 	sts	0x0438, r1	; 0x800438 <pwmCnt.3217>
    167e:	03 c0       	rjmp	.+6      	; 0x1686 <__vector_7+0x162>
||||||| .r50
    1676:	10 92 38 04 	sts	0x0438, r1	; 0x800438 <pwmCnt.3217>
    167a:	03 c0       	rjmp	.+6      	; 0x1682 <__vector_7+0x162>
=======
    1d8e:	10 92 75 04 	sts	0x0475, r1	; 0x800475 <pwmCnt.3257>
    1d92:	03 c0       	rjmp	.+6      	; 0x1d9a <__vector_7+0x162>
>>>>>>> .r51
	}
	else
	{
		pwmCnt++;
<<<<<<< .mine
    1680:	8f 5f       	subi	r24, 0xFF	; 255
    1682:	80 93 38 04 	sts	0x0438, r24	; 0x800438 <pwmCnt.3217>
||||||| .r50
    167c:	8f 5f       	subi	r24, 0xFF	; 255
    167e:	80 93 38 04 	sts	0x0438, r24	; 0x800438 <pwmCnt.3217>
=======
    1d94:	8f 5f       	subi	r24, 0xFF	; 255
    1d96:	80 93 75 04 	sts	0x0475, r24	; 0x800475 <pwmCnt.3257>
>>>>>>> .r51
	}
	
	if ( pwmCnt >= pwm.glcd.red )
<<<<<<< .mine
    1686:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <pwm>
    168a:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    168e:	89 17       	cp	r24, r25
    1690:	10 f0       	brcs	.+4      	; 0x1696 <__vector_7+0x172>
||||||| .r50
    1682:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <pwm>
    1686:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    168a:	89 17       	cp	r24, r25
    168c:	10 f0       	brcs	.+4      	; 0x1692 <__vector_7+0x172>
=======
    1d9a:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <pwm>
    1d9e:	80 91 75 04 	lds	r24, 0x0475	; 0x800475 <pwmCnt.3257>
    1da2:	89 17       	cp	r24, r25
    1da4:	10 f0       	brcs	.+4      	; 0x1daa <__vector_7+0x172>
>>>>>>> .r51
	BC(GLCD_LED_PORT,GLCD_LED_RED_bp);
<<<<<<< .mine
    1692:	ad 98       	cbi	0x15, 5	; 21
    1694:	01 c0       	rjmp	.+2      	; 0x1698 <__vector_7+0x174>
||||||| .r50
    168e:	ad 98       	cbi	0x15, 5	; 21
    1690:	01 c0       	rjmp	.+2      	; 0x1694 <__vector_7+0x174>
=======
    1da6:	ad 98       	cbi	0x15, 5	; 21
    1da8:	01 c0       	rjmp	.+2      	; 0x1dac <__vector_7+0x174>
>>>>>>> .r51
	else
	BS(GLCD_LED_PORT,GLCD_LED_RED_bp);
<<<<<<< .mine
    1696:	ad 9a       	sbi	0x15, 5	; 21
||||||| .r50
    1692:	ad 9a       	sbi	0x15, 5	; 21
=======
    1daa:	ad 9a       	sbi	0x15, 5	; 21
>>>>>>> .r51

	if ( pwmCnt >= pwm.glcd.green )
<<<<<<< .mine
    1698:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <pwm+0x1>
    169c:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    16a0:	89 17       	cp	r24, r25
    16a2:	10 f0       	brcs	.+4      	; 0x16a8 <__vector_7+0x184>
||||||| .r50
    1694:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <pwm+0x1>
    1698:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    169c:	89 17       	cp	r24, r25
    169e:	10 f0       	brcs	.+4      	; 0x16a4 <__vector_7+0x184>
=======
    1dac:	90 91 96 00 	lds	r25, 0x0096	; 0x800096 <pwm+0x1>
    1db0:	80 91 75 04 	lds	r24, 0x0475	; 0x800475 <pwmCnt.3257>
    1db4:	89 17       	cp	r24, r25
    1db6:	10 f0       	brcs	.+4      	; 0x1dbc <__vector_7+0x184>
>>>>>>> .r51
	BC(GLCD_LED_PORT,GLCD_LED_GREEN_bp);
<<<<<<< .mine
    16a4:	ae 98       	cbi	0x15, 6	; 21
    16a6:	01 c0       	rjmp	.+2      	; 0x16aa <__vector_7+0x186>
||||||| .r50
    16a0:	ae 98       	cbi	0x15, 6	; 21
    16a2:	01 c0       	rjmp	.+2      	; 0x16a6 <__vector_7+0x186>
=======
    1db8:	ae 98       	cbi	0x15, 6	; 21
    1dba:	01 c0       	rjmp	.+2      	; 0x1dbe <__vector_7+0x186>
>>>>>>> .r51
	else
	BS(GLCD_LED_PORT,GLCD_LED_GREEN_bp);
<<<<<<< .mine
    16a8:	ae 9a       	sbi	0x15, 6	; 21
||||||| .r50
    16a4:	ae 9a       	sbi	0x15, 6	; 21
=======
    1dbc:	ae 9a       	sbi	0x15, 6	; 21
>>>>>>> .r51
	
	if ( pwmCnt >= pwm.glcd.blue )
<<<<<<< .mine
    16aa:	90 91 7e 00 	lds	r25, 0x007E	; 0x80007e <pwm+0x2>
    16ae:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    16b2:	89 17       	cp	r24, r25
    16b4:	10 f0       	brcs	.+4      	; 0x16ba <__vector_7+0x196>
||||||| .r50
    16a6:	90 91 7e 00 	lds	r25, 0x007E	; 0x80007e <pwm+0x2>
    16aa:	80 91 38 04 	lds	r24, 0x0438	; 0x800438 <pwmCnt.3217>
    16ae:	89 17       	cp	r24, r25
    16b0:	10 f0       	brcs	.+4      	; 0x16b6 <__vector_7+0x196>
=======
    1dbe:	90 91 97 00 	lds	r25, 0x0097	; 0x800097 <pwm+0x2>
    1dc2:	80 91 75 04 	lds	r24, 0x0475	; 0x800475 <pwmCnt.3257>
    1dc6:	89 17       	cp	r24, r25
    1dc8:	10 f0       	brcs	.+4      	; 0x1dce <__vector_7+0x196>
>>>>>>> .r51
	BC(GLCD_LED_PORT,GLCD_LED_BLUE_bp);
<<<<<<< .mine
    16b6:	af 98       	cbi	0x15, 7	; 21
    16b8:	01 c0       	rjmp	.+2      	; 0x16bc <__vector_7+0x198>
||||||| .r50
    16b2:	af 98       	cbi	0x15, 7	; 21
    16b4:	01 c0       	rjmp	.+2      	; 0x16b8 <__vector_7+0x198>
=======
    1dca:	af 98       	cbi	0x15, 7	; 21
    1dcc:	01 c0       	rjmp	.+2      	; 0x1dd0 <__vector_7+0x198>
>>>>>>> .r51
	else
	BS(GLCD_LED_PORT,GLCD_LED_BLUE_bp);
<<<<<<< .mine
    16ba:	af 9a       	sbi	0x15, 7	; 21
||||||| .r50
    16b6:	af 9a       	sbi	0x15, 7	; 21
=======
    1dce:	af 9a       	sbi	0x15, 7	; 21
>>>>>>> .r51

	static int8_t lastResult = 0;
	if ( lastResult != encoder.result )
<<<<<<< .mine
    16bc:	90 91 90 00 	lds	r25, 0x0090	; 0x800090 <encoder+0x10>
    16c0:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <lastResult.3218>
    16c4:	98 17       	cp	r25, r24
    16c6:	91 f0       	breq	.+36     	; 0x16ec <__vector_7+0x1c8>
||||||| .r50
    16b8:	90 91 90 00 	lds	r25, 0x0090	; 0x800090 <encoder+0x10>
    16bc:	80 91 37 04 	lds	r24, 0x0437	; 0x800437 <lastResult.3218>
    16c0:	98 17       	cp	r25, r24
    16c2:	91 f0       	breq	.+36     	; 0x16e8 <__vector_7+0x1c8>
=======
    1dd0:	90 91 a9 00 	lds	r25, 0x00A9	; 0x8000a9 <encoder+0x10>
    1dd4:	80 91 74 04 	lds	r24, 0x0474	; 0x800474 <lastResult.3258>
    1dd8:	98 17       	cp	r25, r24
    1dda:	91 f0       	breq	.+36     	; 0x1e00 <__vector_7+0x1c8>
>>>>>>> .r51
	{
		lastResult = encoder.result;
<<<<<<< .mine
    16c8:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <encoder+0x10>
    16cc:	80 93 37 04 	sts	0x0437, r24	; 0x800437 <lastResult.3218>
||||||| .r50
    16c4:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <encoder+0x10>
    16c8:	80 93 37 04 	sts	0x0437, r24	; 0x800437 <lastResult.3218>
=======
    1ddc:	80 91 a9 00 	lds	r24, 0x00A9	; 0x8000a9 <encoder+0x10>
    1de0:	80 93 74 04 	sts	0x0474, r24	; 0x800474 <lastResult.3258>
>>>>>>> .r51
		sys.autoDimm = 0;
<<<<<<< .mine
    16d0:	10 92 64 04 	sts	0x0464, r1	; 0x800464 <sys+0x5>
    16d4:	10 92 65 04 	sts	0x0465, r1	; 0x800465 <sys+0x6>
    16d8:	10 92 66 04 	sts	0x0466, r1	; 0x800466 <sys+0x7>
    16dc:	10 92 67 04 	sts	0x0467, r1	; 0x800467 <sys+0x8>
||||||| .r50
    16cc:	10 92 64 04 	sts	0x0464, r1	; 0x800464 <sys+0x5>
    16d0:	10 92 65 04 	sts	0x0465, r1	; 0x800465 <sys+0x6>
    16d4:	10 92 66 04 	sts	0x0466, r1	; 0x800466 <sys+0x7>
    16d8:	10 92 67 04 	sts	0x0467, r1	; 0x800467 <sys+0x8>
=======
    1de4:	10 92 b8 04 	sts	0x04B8, r1	; 0x8004b8 <sys+0x5>
    1de8:	10 92 b9 04 	sts	0x04B9, r1	; 0x8004b9 <sys+0x6>
    1dec:	10 92 ba 04 	sts	0x04BA, r1	; 0x8004ba <sys+0x7>
    1df0:	10 92 bb 04 	sts	0x04BB, r1	; 0x8004bb <sys+0x8>
>>>>>>> .r51
		pwm.fadeUp = 1;
<<<<<<< .mine
    16e0:	ef e7       	ldi	r30, 0x7F	; 127
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	81 60       	ori	r24, 0x01	; 1
    16e8:	80 83       	st	Z, r24
    16ea:	31 c0       	rjmp	.+98     	; 0x174e <__vector_7+0x22a>
||||||| .r50
    16dc:	ef e7       	ldi	r30, 0x7F	; 127
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	81 60       	ori	r24, 0x01	; 1
    16e4:	80 83       	st	Z, r24
    16e6:	31 c0       	rjmp	.+98     	; 0x174a <__vector_7+0x22a>
=======
    1df4:	e8 e9       	ldi	r30, 0x98	; 152
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	80 81       	ld	r24, Z
    1dfa:	81 60       	ori	r24, 0x01	; 1
    1dfc:	80 83       	st	Z, r24
    1dfe:	31 c0       	rjmp	.+98     	; 0x1e62 <__vector_7+0x22a>
>>>>>>> .r51
	}

	if( ( sys.autoDimm > 10e5 ) && ( sys.autoDimmEnable ) )
<<<<<<< .mine
    16ec:	60 91 64 04 	lds	r22, 0x0464	; 0x800464 <sys+0x5>
    16f0:	70 91 65 04 	lds	r23, 0x0465	; 0x800465 <sys+0x6>
    16f4:	80 91 66 04 	lds	r24, 0x0466	; 0x800466 <sys+0x7>
    16f8:	90 91 67 04 	lds	r25, 0x0467	; 0x800467 <sys+0x8>
    16fc:	0e 94 1c 0c 	call	0x1838	; 0x1838 <__floatunsisf>
    1700:	20 e0       	ldi	r18, 0x00	; 0
    1702:	34 e2       	ldi	r19, 0x24	; 36
    1704:	44 e7       	ldi	r20, 0x74	; 116
    1706:	59 e4       	ldi	r21, 0x49	; 73
    1708:	0e 94 59 0c 	call	0x18b2	; 0x18b2 <__gesf2>
    170c:	18 16       	cp	r1, r24
    170e:	fc f4       	brge	.+62     	; 0x174e <__vector_7+0x22a>
    1710:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sys+0xd>
    1714:	80 ff       	sbrs	r24, 0
    1716:	72 c0       	rjmp	.+228    	; 0x17fc <__vector_7+0x2d8>
||||||| .r50
    16e8:	60 91 64 04 	lds	r22, 0x0464	; 0x800464 <sys+0x5>
    16ec:	70 91 65 04 	lds	r23, 0x0465	; 0x800465 <sys+0x6>
    16f0:	80 91 66 04 	lds	r24, 0x0466	; 0x800466 <sys+0x7>
    16f4:	90 91 67 04 	lds	r25, 0x0467	; 0x800467 <sys+0x8>
    16f8:	0e 94 1a 0c 	call	0x1834	; 0x1834 <__floatunsisf>
    16fc:	20 e0       	ldi	r18, 0x00	; 0
    16fe:	34 e2       	ldi	r19, 0x24	; 36
    1700:	44 e7       	ldi	r20, 0x74	; 116
    1702:	59 e4       	ldi	r21, 0x49	; 73
    1704:	0e 94 57 0c 	call	0x18ae	; 0x18ae <__gesf2>
    1708:	18 16       	cp	r1, r24
    170a:	fc f4       	brge	.+62     	; 0x174a <__vector_7+0x22a>
    170c:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sys+0xd>
    1710:	80 ff       	sbrs	r24, 0
    1712:	72 c0       	rjmp	.+228    	; 0x17f8 <__vector_7+0x2d8>
=======
    1e00:	60 91 b8 04 	lds	r22, 0x04B8	; 0x8004b8 <sys+0x5>
    1e04:	70 91 b9 04 	lds	r23, 0x04B9	; 0x8004b9 <sys+0x6>
    1e08:	80 91 ba 04 	lds	r24, 0x04BA	; 0x8004ba <sys+0x7>
    1e0c:	90 91 bb 04 	lds	r25, 0x04BB	; 0x8004bb <sys+0x8>
    1e10:	0e 94 6e 11 	call	0x22dc	; 0x22dc <__floatunsisf>
    1e14:	20 e0       	ldi	r18, 0x00	; 0
    1e16:	34 e2       	ldi	r19, 0x24	; 36
    1e18:	44 e7       	ldi	r20, 0x74	; 116
    1e1a:	59 e4       	ldi	r21, 0x49	; 73
    1e1c:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <__gesf2>
    1e20:	18 16       	cp	r1, r24
    1e22:	fc f4       	brge	.+62     	; 0x1e62 <__vector_7+0x22a>
    1e24:	80 91 c0 04 	lds	r24, 0x04C0	; 0x8004c0 <sys+0xd>
    1e28:	80 ff       	sbrs	r24, 0
    1e2a:	72 c0       	rjmp	.+228    	; 0x1f10 <__vector_7+0x2d8>
>>>>>>> .r51
	{
		pwm.fadeUp = 0;
<<<<<<< .mine
    1718:	ef e7       	ldi	r30, 0x7F	; 127
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	8e 7f       	andi	r24, 0xFE	; 254
    1720:	80 83       	st	Z, r24
||||||| .r50
    1714:	ef e7       	ldi	r30, 0x7F	; 127
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	8e 7f       	andi	r24, 0xFE	; 254
    171c:	80 83       	st	Z, r24
=======
    1e2c:	e8 e9       	ldi	r30, 0x98	; 152
    1e2e:	f0 e0       	ldi	r31, 0x00	; 0
    1e30:	80 81       	ld	r24, Z
    1e32:	8e 7f       	andi	r24, 0xFE	; 254
    1e34:	80 83       	st	Z, r24
>>>>>>> .r51
	}
	
	if ( ( sys.autoDimmDelay++ > 200 && sys.autoDimmEnable ) )
<<<<<<< .mine
    1722:	ef e5       	ldi	r30, 0x5F	; 95
    1724:	f4 e0       	ldi	r31, 0x04	; 4
    1726:	81 85       	ldd	r24, Z+9	; 0x09
    1728:	92 85       	ldd	r25, Z+10	; 0x0a
    172a:	a3 85       	ldd	r26, Z+11	; 0x0b
    172c:	b4 85       	ldd	r27, Z+12	; 0x0c
    172e:	ac 01       	movw	r20, r24
    1730:	bd 01       	movw	r22, r26
    1732:	4f 5f       	subi	r20, 0xFF	; 255
    1734:	5f 4f       	sbci	r21, 0xFF	; 255
    1736:	6f 4f       	sbci	r22, 0xFF	; 255
    1738:	7f 4f       	sbci	r23, 0xFF	; 255
    173a:	41 87       	std	Z+9, r20	; 0x09
    173c:	52 87       	std	Z+10, r21	; 0x0a
    173e:	63 87       	std	Z+11, r22	; 0x0b
    1740:	74 87       	std	Z+12, r23	; 0x0c
    1742:	89 3c       	cpi	r24, 0xC9	; 201
    1744:	91 05       	cpc	r25, r1
    1746:	a1 05       	cpc	r26, r1
    1748:	b1 05       	cpc	r27, r1
    174a:	d8 f4       	brcc	.+54     	; 0x1782 <__vector_7+0x25e>
    174c:	64 c0       	rjmp	.+200    	; 0x1816 <__vector_7+0x2f2>
    174e:	ef e5       	ldi	r30, 0x5F	; 95
    1750:	f4 e0       	ldi	r31, 0x04	; 4
    1752:	81 85       	ldd	r24, Z+9	; 0x09
    1754:	92 85       	ldd	r25, Z+10	; 0x0a
    1756:	a3 85       	ldd	r26, Z+11	; 0x0b
    1758:	b4 85       	ldd	r27, Z+12	; 0x0c
    175a:	ac 01       	movw	r20, r24
    175c:	bd 01       	movw	r22, r26
    175e:	4f 5f       	subi	r20, 0xFF	; 255
    1760:	5f 4f       	sbci	r21, 0xFF	; 255
    1762:	6f 4f       	sbci	r22, 0xFF	; 255
    1764:	7f 4f       	sbci	r23, 0xFF	; 255
    1766:	41 87       	std	Z+9, r20	; 0x09
    1768:	52 87       	std	Z+10, r21	; 0x0a
    176a:	63 87       	std	Z+11, r22	; 0x0b
    176c:	74 87       	std	Z+12, r23	; 0x0c
    176e:	89 3c       	cpi	r24, 0xC9	; 201
    1770:	91 05       	cpc	r25, r1
    1772:	a1 05       	cpc	r26, r1
    1774:	b1 05       	cpc	r27, r1
    1776:	08 f4       	brcc	.+2      	; 0x177a <__vector_7+0x256>
    1778:	4e c0       	rjmp	.+156    	; 0x1816 <__vector_7+0x2f2>
    177a:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sys+0xd>
    177e:	80 ff       	sbrs	r24, 0
    1780:	4a c0       	rjmp	.+148    	; 0x1816 <__vector_7+0x2f2>
||||||| .r50
    171e:	ef e5       	ldi	r30, 0x5F	; 95
    1720:	f4 e0       	ldi	r31, 0x04	; 4
    1722:	81 85       	ldd	r24, Z+9	; 0x09
    1724:	92 85       	ldd	r25, Z+10	; 0x0a
    1726:	a3 85       	ldd	r26, Z+11	; 0x0b
    1728:	b4 85       	ldd	r27, Z+12	; 0x0c
    172a:	ac 01       	movw	r20, r24
    172c:	bd 01       	movw	r22, r26
    172e:	4f 5f       	subi	r20, 0xFF	; 255
    1730:	5f 4f       	sbci	r21, 0xFF	; 255
    1732:	6f 4f       	sbci	r22, 0xFF	; 255
    1734:	7f 4f       	sbci	r23, 0xFF	; 255
    1736:	41 87       	std	Z+9, r20	; 0x09
    1738:	52 87       	std	Z+10, r21	; 0x0a
    173a:	63 87       	std	Z+11, r22	; 0x0b
    173c:	74 87       	std	Z+12, r23	; 0x0c
    173e:	89 3c       	cpi	r24, 0xC9	; 201
    1740:	91 05       	cpc	r25, r1
    1742:	a1 05       	cpc	r26, r1
    1744:	b1 05       	cpc	r27, r1
    1746:	d8 f4       	brcc	.+54     	; 0x177e <__vector_7+0x25e>
    1748:	64 c0       	rjmp	.+200    	; 0x1812 <__vector_7+0x2f2>
    174a:	ef e5       	ldi	r30, 0x5F	; 95
    174c:	f4 e0       	ldi	r31, 0x04	; 4
    174e:	81 85       	ldd	r24, Z+9	; 0x09
    1750:	92 85       	ldd	r25, Z+10	; 0x0a
    1752:	a3 85       	ldd	r26, Z+11	; 0x0b
    1754:	b4 85       	ldd	r27, Z+12	; 0x0c
    1756:	ac 01       	movw	r20, r24
    1758:	bd 01       	movw	r22, r26
    175a:	4f 5f       	subi	r20, 0xFF	; 255
    175c:	5f 4f       	sbci	r21, 0xFF	; 255
    175e:	6f 4f       	sbci	r22, 0xFF	; 255
    1760:	7f 4f       	sbci	r23, 0xFF	; 255
    1762:	41 87       	std	Z+9, r20	; 0x09
    1764:	52 87       	std	Z+10, r21	; 0x0a
    1766:	63 87       	std	Z+11, r22	; 0x0b
    1768:	74 87       	std	Z+12, r23	; 0x0c
    176a:	89 3c       	cpi	r24, 0xC9	; 201
    176c:	91 05       	cpc	r25, r1
    176e:	a1 05       	cpc	r26, r1
    1770:	b1 05       	cpc	r27, r1
    1772:	08 f4       	brcc	.+2      	; 0x1776 <__vector_7+0x256>
    1774:	4e c0       	rjmp	.+156    	; 0x1812 <__vector_7+0x2f2>
    1776:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <sys+0xd>
    177a:	80 ff       	sbrs	r24, 0
    177c:	4a c0       	rjmp	.+148    	; 0x1812 <__vector_7+0x2f2>
=======
    1e36:	e3 eb       	ldi	r30, 0xB3	; 179
    1e38:	f4 e0       	ldi	r31, 0x04	; 4
    1e3a:	81 85       	ldd	r24, Z+9	; 0x09
    1e3c:	92 85       	ldd	r25, Z+10	; 0x0a
    1e3e:	a3 85       	ldd	r26, Z+11	; 0x0b
    1e40:	b4 85       	ldd	r27, Z+12	; 0x0c
    1e42:	ac 01       	movw	r20, r24
    1e44:	bd 01       	movw	r22, r26
    1e46:	4f 5f       	subi	r20, 0xFF	; 255
    1e48:	5f 4f       	sbci	r21, 0xFF	; 255
    1e4a:	6f 4f       	sbci	r22, 0xFF	; 255
    1e4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1e4e:	41 87       	std	Z+9, r20	; 0x09
    1e50:	52 87       	std	Z+10, r21	; 0x0a
    1e52:	63 87       	std	Z+11, r22	; 0x0b
    1e54:	74 87       	std	Z+12, r23	; 0x0c
    1e56:	89 3c       	cpi	r24, 0xC9	; 201
    1e58:	91 05       	cpc	r25, r1
    1e5a:	a1 05       	cpc	r26, r1
    1e5c:	b1 05       	cpc	r27, r1
    1e5e:	d8 f4       	brcc	.+54     	; 0x1e96 <__vector_7+0x25e>
    1e60:	64 c0       	rjmp	.+200    	; 0x1f2a <__vector_7+0x2f2>
    1e62:	e3 eb       	ldi	r30, 0xB3	; 179
    1e64:	f4 e0       	ldi	r31, 0x04	; 4
    1e66:	81 85       	ldd	r24, Z+9	; 0x09
    1e68:	92 85       	ldd	r25, Z+10	; 0x0a
    1e6a:	a3 85       	ldd	r26, Z+11	; 0x0b
    1e6c:	b4 85       	ldd	r27, Z+12	; 0x0c
    1e6e:	ac 01       	movw	r20, r24
    1e70:	bd 01       	movw	r22, r26
    1e72:	4f 5f       	subi	r20, 0xFF	; 255
    1e74:	5f 4f       	sbci	r21, 0xFF	; 255
    1e76:	6f 4f       	sbci	r22, 0xFF	; 255
    1e78:	7f 4f       	sbci	r23, 0xFF	; 255
    1e7a:	41 87       	std	Z+9, r20	; 0x09
    1e7c:	52 87       	std	Z+10, r21	; 0x0a
    1e7e:	63 87       	std	Z+11, r22	; 0x0b
    1e80:	74 87       	std	Z+12, r23	; 0x0c
    1e82:	89 3c       	cpi	r24, 0xC9	; 201
    1e84:	91 05       	cpc	r25, r1
    1e86:	a1 05       	cpc	r26, r1
    1e88:	b1 05       	cpc	r27, r1
    1e8a:	08 f4       	brcc	.+2      	; 0x1e8e <__vector_7+0x256>
    1e8c:	4e c0       	rjmp	.+156    	; 0x1f2a <__vector_7+0x2f2>
    1e8e:	80 91 c0 04 	lds	r24, 0x04C0	; 0x8004c0 <sys+0xd>
    1e92:	80 ff       	sbrs	r24, 0
    1e94:	4a c0       	rjmp	.+148    	; 0x1f2a <__vector_7+0x2f2>
>>>>>>> .r51
	{
		if ( pwm.fadeUp ) // Hoch faden
<<<<<<< .mine
    1782:	80 91 7f 00 	lds	r24, 0x007F	; 0x80007f <pwm+0x3>
    1786:	80 ff       	sbrs	r24, 0
    1788:	12 c0       	rjmp	.+36     	; 0x17ae <__vector_7+0x28a>
||||||| .r50
    177e:	80 91 7f 00 	lds	r24, 0x007F	; 0x80007f <pwm+0x3>
    1782:	80 ff       	sbrs	r24, 0
    1784:	12 c0       	rjmp	.+36     	; 0x17aa <__vector_7+0x28a>
=======
    1e96:	80 91 98 00 	lds	r24, 0x0098	; 0x800098 <pwm+0x3>
    1e9a:	80 ff       	sbrs	r24, 0
    1e9c:	12 c0       	rjmp	.+36     	; 0x1ec2 <__vector_7+0x28a>
>>>>>>> .r51
		{
			if ( pwm.glcd.red < eepRAM.brightness )
<<<<<<< .mine
    178a:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <pwm>
    178e:	80 91 8d 05 	lds	r24, 0x058D	; 0x80058d <eepRAM+0x1c>
    1792:	98 17       	cp	r25, r24
    1794:	08 f5       	brcc	.+66     	; 0x17d8 <__vector_7+0x2b4>
||||||| .r50
    1786:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <pwm>
    178a:	80 91 8d 05 	lds	r24, 0x058D	; 0x80058d <eepRAM+0x1c>
    178e:	98 17       	cp	r25, r24
    1790:	08 f5       	brcc	.+66     	; 0x17d4 <__vector_7+0x2b4>
=======
    1e9e:	90 91 95 00 	lds	r25, 0x0095	; 0x800095 <pwm>
    1ea2:	80 91 e1 05 	lds	r24, 0x05E1	; 0x8005e1 <eepRAM+0x1c>
    1ea6:	98 17       	cp	r25, r24
    1ea8:	08 f5       	brcc	.+66     	; 0x1eec <__vector_7+0x2b4>
>>>>>>> .r51
			{	
				pwm.glcd.red++;
<<<<<<< .mine
    1796:	ec e7       	ldi	r30, 0x7C	; 124
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	80 81       	ld	r24, Z
    179c:	8f 5f       	subi	r24, 0xFF	; 255
    179e:	80 83       	st	Z, r24
||||||| .r50
    1792:	ec e7       	ldi	r30, 0x7C	; 124
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	8f 5f       	subi	r24, 0xFF	; 255
    179a:	80 83       	st	Z, r24
=======
    1eaa:	e5 e9       	ldi	r30, 0x95	; 149
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	8f 5f       	subi	r24, 0xFF	; 255
    1eb2:	80 83       	st	Z, r24
>>>>>>> .r51
				pwm.glcd.green++;
<<<<<<< .mine
    17a0:	81 81       	ldd	r24, Z+1	; 0x01
    17a2:	8f 5f       	subi	r24, 0xFF	; 255
    17a4:	81 83       	std	Z+1, r24	; 0x01
||||||| .r50
    179c:	81 81       	ldd	r24, Z+1	; 0x01
    179e:	8f 5f       	subi	r24, 0xFF	; 255
    17a0:	81 83       	std	Z+1, r24	; 0x01
=======
    1eb4:	81 81       	ldd	r24, Z+1	; 0x01
    1eb6:	8f 5f       	subi	r24, 0xFF	; 255
    1eb8:	81 83       	std	Z+1, r24	; 0x01
>>>>>>> .r51
				pwm.glcd.blue++;					
<<<<<<< .mine
    17a6:	82 81       	ldd	r24, Z+2	; 0x02
    17a8:	8f 5f       	subi	r24, 0xFF	; 255
    17aa:	82 83       	std	Z+2, r24	; 0x02
    17ac:	15 c0       	rjmp	.+42     	; 0x17d8 <__vector_7+0x2b4>
||||||| .r50
    17a2:	82 81       	ldd	r24, Z+2	; 0x02
    17a4:	8f 5f       	subi	r24, 0xFF	; 255
    17a6:	82 83       	std	Z+2, r24	; 0x02
    17a8:	15 c0       	rjmp	.+42     	; 0x17d4 <__vector_7+0x2b4>
=======
    1eba:	82 81       	ldd	r24, Z+2	; 0x02
    1ebc:	8f 5f       	subi	r24, 0xFF	; 255
    1ebe:	82 83       	std	Z+2, r24	; 0x02
    1ec0:	15 c0       	rjmp	.+42     	; 0x1eec <__vector_7+0x2b4>
>>>>>>> .r51
			}
		}
		else
		{
			if ( pwm.glcd.red > DISP_MIN_PWM ) // Runter faden
<<<<<<< .mine
    17ae:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <pwm>
    17b2:	88 23       	and	r24, r24
    17b4:	61 f0       	breq	.+24     	; 0x17ce <__vector_7+0x2aa>
||||||| .r50
    17aa:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <pwm>
    17ae:	88 23       	and	r24, r24
    17b0:	61 f0       	breq	.+24     	; 0x17ca <__vector_7+0x2aa>
=======
    1ec2:	80 91 95 00 	lds	r24, 0x0095	; 0x800095 <pwm>
    1ec6:	88 23       	and	r24, r24
    1ec8:	61 f0       	breq	.+24     	; 0x1ee2 <__vector_7+0x2aa>
>>>>>>> .r51
			{	
				pwm.glcd.red--;
<<<<<<< .mine
    17b6:	ec e7       	ldi	r30, 0x7C	; 124
    17b8:	f0 e0       	ldi	r31, 0x00	; 0
    17ba:	80 81       	ld	r24, Z
    17bc:	81 50       	subi	r24, 0x01	; 1
    17be:	80 83       	st	Z, r24
||||||| .r50
    17b2:	ec e7       	ldi	r30, 0x7C	; 124
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	80 81       	ld	r24, Z
    17b8:	81 50       	subi	r24, 0x01	; 1
    17ba:	80 83       	st	Z, r24
=======
    1eca:	e5 e9       	ldi	r30, 0x95	; 149
    1ecc:	f0 e0       	ldi	r31, 0x00	; 0
    1ece:	80 81       	ld	r24, Z
    1ed0:	81 50       	subi	r24, 0x01	; 1
    1ed2:	80 83       	st	Z, r24
>>>>>>> .r51
				pwm.glcd.green--;
<<<<<<< .mine
    17c0:	81 81       	ldd	r24, Z+1	; 0x01
    17c2:	81 50       	subi	r24, 0x01	; 1
    17c4:	81 83       	std	Z+1, r24	; 0x01
||||||| .r50
    17bc:	81 81       	ldd	r24, Z+1	; 0x01
    17be:	81 50       	subi	r24, 0x01	; 1
    17c0:	81 83       	std	Z+1, r24	; 0x01
=======
    1ed4:	81 81       	ldd	r24, Z+1	; 0x01
    1ed6:	81 50       	subi	r24, 0x01	; 1
    1ed8:	81 83       	std	Z+1, r24	; 0x01
>>>>>>> .r51
				pwm.glcd.blue--;
<<<<<<< .mine
    17c6:	82 81       	ldd	r24, Z+2	; 0x02
    17c8:	81 50       	subi	r24, 0x01	; 1
    17ca:	82 83       	std	Z+2, r24	; 0x02
    17cc:	05 c0       	rjmp	.+10     	; 0x17d8 <__vector_7+0x2b4>
||||||| .r50
    17c2:	82 81       	ldd	r24, Z+2	; 0x02
    17c4:	81 50       	subi	r24, 0x01	; 1
    17c6:	82 83       	std	Z+2, r24	; 0x02
    17c8:	05 c0       	rjmp	.+10     	; 0x17d4 <__vector_7+0x2b4>
=======
    1eda:	82 81       	ldd	r24, Z+2	; 0x02
    1edc:	81 50       	subi	r24, 0x01	; 1
    1ede:	82 83       	std	Z+2, r24	; 0x02
    1ee0:	05 c0       	rjmp	.+10     	; 0x1eec <__vector_7+0x2b4>
>>>>>>> .r51
			}
			else
			{
				pwm.fadeUp = 0;
<<<<<<< .mine
    17ce:	ef e7       	ldi	r30, 0x7F	; 127
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	80 81       	ld	r24, Z
    17d4:	8e 7f       	andi	r24, 0xFE	; 254
    17d6:	80 83       	st	Z, r24
||||||| .r50
    17ca:	ef e7       	ldi	r30, 0x7F	; 127
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	80 81       	ld	r24, Z
    17d0:	8e 7f       	andi	r24, 0xFE	; 254
    17d2:	80 83       	st	Z, r24
=======
    1ee2:	e8 e9       	ldi	r30, 0x98	; 152
    1ee4:	f0 e0       	ldi	r31, 0x00	; 0
    1ee6:	80 81       	ld	r24, Z
    1ee8:	8e 7f       	andi	r24, 0xFE	; 254
    1eea:	80 83       	st	Z, r24
>>>>>>> .r51
			}		
		}
		sys.autoDimmDelay = 0;
<<<<<<< .mine
    17d8:	10 92 68 04 	sts	0x0468, r1	; 0x800468 <sys+0x9>
    17dc:	10 92 69 04 	sts	0x0469, r1	; 0x800469 <sys+0xa>
    17e0:	10 92 6a 04 	sts	0x046A, r1	; 0x80046a <sys+0xb>
    17e4:	10 92 6b 04 	sts	0x046B, r1	; 0x80046b <sys+0xc>
||||||| .r50
    17d4:	10 92 68 04 	sts	0x0468, r1	; 0x800468 <sys+0x9>
    17d8:	10 92 69 04 	sts	0x0469, r1	; 0x800469 <sys+0xa>
    17dc:	10 92 6a 04 	sts	0x046A, r1	; 0x80046a <sys+0xb>
    17e0:	10 92 6b 04 	sts	0x046B, r1	; 0x80046b <sys+0xc>
=======
    1eec:	10 92 bc 04 	sts	0x04BC, r1	; 0x8004bc <sys+0x9>
    1ef0:	10 92 bd 04 	sts	0x04BD, r1	; 0x8004bd <sys+0xa>
    1ef4:	10 92 be 04 	sts	0x04BE, r1	; 0x8004be <sys+0xb>
    1ef8:	10 92 bf 04 	sts	0x04BF, r1	; 0x8004bf <sys+0xc>
>>>>>>> .r51
	}
<<<<<<< .mine
    17e8:	16 c0       	rjmp	.+44     	; 0x1816 <__vector_7+0x2f2>
||||||| .r50
    17e4:	16 c0       	rjmp	.+44     	; 0x1812 <__vector_7+0x2f2>
=======
    1efc:	16 c0       	rjmp	.+44     	; 0x1f2a <__vector_7+0x2f2>
>>>>>>> .r51
	sys.autoDimm++;
	
	/*
	*	Status Anzeige
	*/
	stateLED = checkMaxValue( ++stateLED , 10e3 );
<<<<<<< .mine
    17ea:	10 92 39 04 	sts	0x0439, r1	; 0x800439 <stateLED.3216>
    17ee:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <stateLED.3216+0x1>
    17f2:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <stateLED.3216+0x2>
    17f6:	10 92 3c 04 	sts	0x043C, r1	; 0x80043c <stateLED.3216+0x3>
    17fa:	ef ce       	rjmp	.-546    	; 0x15da <__vector_7+0xb6>
||||||| .r50
    17e6:	10 92 39 04 	sts	0x0439, r1	; 0x800439 <stateLED.3216>
    17ea:	10 92 3a 04 	sts	0x043A, r1	; 0x80043a <stateLED.3216+0x1>
    17ee:	10 92 3b 04 	sts	0x043B, r1	; 0x80043b <stateLED.3216+0x2>
    17f2:	10 92 3c 04 	sts	0x043C, r1	; 0x80043c <stateLED.3216+0x3>
    17f6:	ef ce       	rjmp	.-546    	; 0x15d6 <__vector_7+0xb6>
=======
    1efe:	10 92 76 04 	sts	0x0476, r1	; 0x800476 <stateLED.3256>
    1f02:	10 92 77 04 	sts	0x0477, r1	; 0x800477 <stateLED.3256+0x1>
    1f06:	10 92 78 04 	sts	0x0478, r1	; 0x800478 <stateLED.3256+0x2>
    1f0a:	10 92 79 04 	sts	0x0479, r1	; 0x800479 <stateLED.3256+0x3>
    1f0e:	ef ce       	rjmp	.-546    	; 0x1cee <__vector_7+0xb6>
>>>>>>> .r51
	if( ( sys.autoDimm > 10e5 ) && ( sys.autoDimmEnable ) )
	{
		pwm.fadeUp = 0;
	}
	
	if ( ( sys.autoDimmDelay++ > 200 && sys.autoDimmEnable ) )
<<<<<<< .mine
    17fc:	ef e5       	ldi	r30, 0x5F	; 95
    17fe:	f4 e0       	ldi	r31, 0x04	; 4
    1800:	81 85       	ldd	r24, Z+9	; 0x09
    1802:	92 85       	ldd	r25, Z+10	; 0x0a
    1804:	a3 85       	ldd	r26, Z+11	; 0x0b
    1806:	b4 85       	ldd	r27, Z+12	; 0x0c
    1808:	01 96       	adiw	r24, 0x01	; 1
    180a:	a1 1d       	adc	r26, r1
    180c:	b1 1d       	adc	r27, r1
    180e:	81 87       	std	Z+9, r24	; 0x09
    1810:	92 87       	std	Z+10, r25	; 0x0a
    1812:	a3 87       	std	Z+11, r26	; 0x0b
    1814:	b4 87       	std	Z+12, r27	; 0x0c
||||||| .r50
    17f8:	ef e5       	ldi	r30, 0x5F	; 95
    17fa:	f4 e0       	ldi	r31, 0x04	; 4
    17fc:	81 85       	ldd	r24, Z+9	; 0x09
    17fe:	92 85       	ldd	r25, Z+10	; 0x0a
    1800:	a3 85       	ldd	r26, Z+11	; 0x0b
    1802:	b4 85       	ldd	r27, Z+12	; 0x0c
    1804:	01 96       	adiw	r24, 0x01	; 1
    1806:	a1 1d       	adc	r26, r1
    1808:	b1 1d       	adc	r27, r1
    180a:	81 87       	std	Z+9, r24	; 0x09
    180c:	92 87       	std	Z+10, r25	; 0x0a
    180e:	a3 87       	std	Z+11, r26	; 0x0b
    1810:	b4 87       	std	Z+12, r27	; 0x0c
=======
    1f10:	e3 eb       	ldi	r30, 0xB3	; 179
    1f12:	f4 e0       	ldi	r31, 0x04	; 4
    1f14:	81 85       	ldd	r24, Z+9	; 0x09
    1f16:	92 85       	ldd	r25, Z+10	; 0x0a
    1f18:	a3 85       	ldd	r26, Z+11	; 0x0b
    1f1a:	b4 85       	ldd	r27, Z+12	; 0x0c
    1f1c:	01 96       	adiw	r24, 0x01	; 1
    1f1e:	a1 1d       	adc	r26, r1
    1f20:	b1 1d       	adc	r27, r1
    1f22:	81 87       	std	Z+9, r24	; 0x09
    1f24:	92 87       	std	Z+10, r25	; 0x0a
    1f26:	a3 87       	std	Z+11, r26	; 0x0b
    1f28:	b4 87       	std	Z+12, r27	; 0x0c
>>>>>>> .r51
				pwm.fadeUp = 0;
			}		
		}
		sys.autoDimmDelay = 0;
	}
<<<<<<< .mine
    1816:	ff 91       	pop	r31
    1818:	ef 91       	pop	r30
    181a:	bf 91       	pop	r27
    181c:	af 91       	pop	r26
    181e:	9f 91       	pop	r25
    1820:	8f 91       	pop	r24
    1822:	7f 91       	pop	r23
    1824:	6f 91       	pop	r22
    1826:	5f 91       	pop	r21
    1828:	4f 91       	pop	r20
    182a:	3f 91       	pop	r19
    182c:	2f 91       	pop	r18
    182e:	0f 90       	pop	r0
    1830:	0f be       	out	0x3f, r0	; 63
    1832:	0f 90       	pop	r0
    1834:	1f 90       	pop	r1
    1836:	18 95       	reti
||||||| .r50
    1812:	ff 91       	pop	r31
    1814:	ef 91       	pop	r30
    1816:	bf 91       	pop	r27
    1818:	af 91       	pop	r26
    181a:	9f 91       	pop	r25
    181c:	8f 91       	pop	r24
    181e:	7f 91       	pop	r23
    1820:	6f 91       	pop	r22
    1822:	5f 91       	pop	r21
    1824:	4f 91       	pop	r20
    1826:	3f 91       	pop	r19
    1828:	2f 91       	pop	r18
    182a:	0f 90       	pop	r0
    182c:	0f be       	out	0x3f, r0	; 63
    182e:	0f 90       	pop	r0
    1830:	1f 90       	pop	r1
    1832:	18 95       	reti
=======
    1f2a:	ff 91       	pop	r31
    1f2c:	ef 91       	pop	r30
    1f2e:	bf 91       	pop	r27
    1f30:	af 91       	pop	r26
    1f32:	9f 91       	pop	r25
    1f34:	8f 91       	pop	r24
    1f36:	7f 91       	pop	r23
    1f38:	6f 91       	pop	r22
    1f3a:	5f 91       	pop	r21
    1f3c:	4f 91       	pop	r20
    1f3e:	3f 91       	pop	r19
    1f40:	2f 91       	pop	r18
    1f42:	0f 90       	pop	r0
    1f44:	0f be       	out	0x3f, r0	; 63
    1f46:	0f 90       	pop	r0
    1f48:	1f 90       	pop	r1
    1f4a:	18 95       	reti
>>>>>>> .r51

<<<<<<< .mine
00001838 <__floatunsisf>:
    1838:	e8 94       	clt
    183a:	09 c0       	rjmp	.+18     	; 0x184e <__floatsisf+0x12>
||||||| .r50
00001834 <__floatunsisf>:
    1834:	e8 94       	clt
    1836:	09 c0       	rjmp	.+18     	; 0x184a <__floatsisf+0x12>
=======
00001f4c <bcd_ttostr>:
		time[7] = (sec % 10) + 48;
	}
	time[8] = '\0';
	
	return time;
}
    1f4c:	e5 ea       	ldi	r30, 0xA5	; 165
    1f4e:	f4 e0       	ldi	r31, 0x04	; 4
    1f50:	98 2f       	mov	r25, r24
    1f52:	92 95       	swap	r25
    1f54:	9f 70       	andi	r25, 0x0F	; 15
    1f56:	90 5d       	subi	r25, 0xD0	; 208
    1f58:	90 83       	st	Z, r25
    1f5a:	8f 70       	andi	r24, 0x0F	; 15
    1f5c:	80 5d       	subi	r24, 0xD0	; 208
    1f5e:	81 83       	std	Z+1, r24	; 0x01
    1f60:	9a e3       	ldi	r25, 0x3A	; 58
    1f62:	92 83       	std	Z+2, r25	; 0x02
    1f64:	86 2f       	mov	r24, r22
    1f66:	82 95       	swap	r24
    1f68:	8f 70       	andi	r24, 0x0F	; 15
    1f6a:	80 5d       	subi	r24, 0xD0	; 208
    1f6c:	83 83       	std	Z+3, r24	; 0x03
    1f6e:	6f 70       	andi	r22, 0x0F	; 15
    1f70:	60 5d       	subi	r22, 0xD0	; 208
    1f72:	64 83       	std	Z+4, r22	; 0x04
    1f74:	95 83       	std	Z+5, r25	; 0x05
    1f76:	84 2f       	mov	r24, r20
    1f78:	82 95       	swap	r24
    1f7a:	8f 70       	andi	r24, 0x0F	; 15
    1f7c:	80 5d       	subi	r24, 0xD0	; 208
    1f7e:	86 83       	std	Z+6, r24	; 0x06
    1f80:	4f 70       	andi	r20, 0x0F	; 15
    1f82:	40 5d       	subi	r20, 0xD0	; 208
    1f84:	47 83       	std	Z+7, r20	; 0x07
    1f86:	10 86       	std	Z+8, r1	; 0x08
    1f88:	cf 01       	movw	r24, r30
    1f8a:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000183c <__floatsisf>:
    183c:	97 fb       	bst	r25, 7
    183e:	3e f4       	brtc	.+14     	; 0x184e <__floatsisf+0x12>
    1840:	90 95       	com	r25
    1842:	80 95       	com	r24
    1844:	70 95       	com	r23
    1846:	61 95       	neg	r22
    1848:	7f 4f       	sbci	r23, 0xFF	; 255
    184a:	8f 4f       	sbci	r24, 0xFF	; 255
    184c:	9f 4f       	sbci	r25, 0xFF	; 255
    184e:	99 23       	and	r25, r25
    1850:	a9 f0       	breq	.+42     	; 0x187c <__floatsisf+0x40>
    1852:	f9 2f       	mov	r31, r25
    1854:	96 e9       	ldi	r25, 0x96	; 150
    1856:	bb 27       	eor	r27, r27
    1858:	93 95       	inc	r25
    185a:	f6 95       	lsr	r31
    185c:	87 95       	ror	r24
    185e:	77 95       	ror	r23
    1860:	67 95       	ror	r22
    1862:	b7 95       	ror	r27
    1864:	f1 11       	cpse	r31, r1
    1866:	f8 cf       	rjmp	.-16     	; 0x1858 <__floatsisf+0x1c>
    1868:	fa f4       	brpl	.+62     	; 0x18a8 <__floatsisf+0x6c>
    186a:	bb 0f       	add	r27, r27
    186c:	11 f4       	brne	.+4      	; 0x1872 <__floatsisf+0x36>
    186e:	60 ff       	sbrs	r22, 0
    1870:	1b c0       	rjmp	.+54     	; 0x18a8 <__floatsisf+0x6c>
    1872:	6f 5f       	subi	r22, 0xFF	; 255
    1874:	7f 4f       	sbci	r23, 0xFF	; 255
    1876:	8f 4f       	sbci	r24, 0xFF	; 255
    1878:	9f 4f       	sbci	r25, 0xFF	; 255
    187a:	16 c0       	rjmp	.+44     	; 0x18a8 <__floatsisf+0x6c>
    187c:	88 23       	and	r24, r24
    187e:	11 f0       	breq	.+4      	; 0x1884 <__floatsisf+0x48>
    1880:	96 e9       	ldi	r25, 0x96	; 150
    1882:	11 c0       	rjmp	.+34     	; 0x18a6 <__floatsisf+0x6a>
    1884:	77 23       	and	r23, r23
    1886:	21 f0       	breq	.+8      	; 0x1890 <__floatsisf+0x54>
    1888:	9e e8       	ldi	r25, 0x8E	; 142
    188a:	87 2f       	mov	r24, r23
    188c:	76 2f       	mov	r23, r22
    188e:	05 c0       	rjmp	.+10     	; 0x189a <__floatsisf+0x5e>
    1890:	66 23       	and	r22, r22
    1892:	71 f0       	breq	.+28     	; 0x18b0 <__floatsisf+0x74>
    1894:	96 e8       	ldi	r25, 0x86	; 134
    1896:	86 2f       	mov	r24, r22
    1898:	70 e0       	ldi	r23, 0x00	; 0
    189a:	60 e0       	ldi	r22, 0x00	; 0
    189c:	2a f0       	brmi	.+10     	; 0x18a8 <__floatsisf+0x6c>
    189e:	9a 95       	dec	r25
    18a0:	66 0f       	add	r22, r22
    18a2:	77 1f       	adc	r23, r23
    18a4:	88 1f       	adc	r24, r24
    18a6:	da f7       	brpl	.-10     	; 0x189e <__floatsisf+0x62>
    18a8:	88 0f       	add	r24, r24
    18aa:	96 95       	lsr	r25
    18ac:	87 95       	ror	r24
    18ae:	97 f9       	bld	r25, 7
    18b0:	08 95       	ret
||||||| .r50
00001838 <__floatsisf>:
    1838:	97 fb       	bst	r25, 7
    183a:	3e f4       	brtc	.+14     	; 0x184a <__floatsisf+0x12>
    183c:	90 95       	com	r25
    183e:	80 95       	com	r24
    1840:	70 95       	com	r23
    1842:	61 95       	neg	r22
    1844:	7f 4f       	sbci	r23, 0xFF	; 255
    1846:	8f 4f       	sbci	r24, 0xFF	; 255
    1848:	9f 4f       	sbci	r25, 0xFF	; 255
    184a:	99 23       	and	r25, r25
    184c:	a9 f0       	breq	.+42     	; 0x1878 <__floatsisf+0x40>
    184e:	f9 2f       	mov	r31, r25
    1850:	96 e9       	ldi	r25, 0x96	; 150
    1852:	bb 27       	eor	r27, r27
    1854:	93 95       	inc	r25
    1856:	f6 95       	lsr	r31
    1858:	87 95       	ror	r24
    185a:	77 95       	ror	r23
    185c:	67 95       	ror	r22
    185e:	b7 95       	ror	r27
    1860:	f1 11       	cpse	r31, r1
    1862:	f8 cf       	rjmp	.-16     	; 0x1854 <__floatsisf+0x1c>
    1864:	fa f4       	brpl	.+62     	; 0x18a4 <__floatsisf+0x6c>
    1866:	bb 0f       	add	r27, r27
    1868:	11 f4       	brne	.+4      	; 0x186e <__floatsisf+0x36>
    186a:	60 ff       	sbrs	r22, 0
    186c:	1b c0       	rjmp	.+54     	; 0x18a4 <__floatsisf+0x6c>
    186e:	6f 5f       	subi	r22, 0xFF	; 255
    1870:	7f 4f       	sbci	r23, 0xFF	; 255
    1872:	8f 4f       	sbci	r24, 0xFF	; 255
    1874:	9f 4f       	sbci	r25, 0xFF	; 255
    1876:	16 c0       	rjmp	.+44     	; 0x18a4 <__floatsisf+0x6c>
    1878:	88 23       	and	r24, r24
    187a:	11 f0       	breq	.+4      	; 0x1880 <__floatsisf+0x48>
    187c:	96 e9       	ldi	r25, 0x96	; 150
    187e:	11 c0       	rjmp	.+34     	; 0x18a2 <__floatsisf+0x6a>
    1880:	77 23       	and	r23, r23
    1882:	21 f0       	breq	.+8      	; 0x188c <__floatsisf+0x54>
    1884:	9e e8       	ldi	r25, 0x8E	; 142
    1886:	87 2f       	mov	r24, r23
    1888:	76 2f       	mov	r23, r22
    188a:	05 c0       	rjmp	.+10     	; 0x1896 <__floatsisf+0x5e>
    188c:	66 23       	and	r22, r22
    188e:	71 f0       	breq	.+28     	; 0x18ac <__floatsisf+0x74>
    1890:	96 e8       	ldi	r25, 0x86	; 134
    1892:	86 2f       	mov	r24, r22
    1894:	70 e0       	ldi	r23, 0x00	; 0
    1896:	60 e0       	ldi	r22, 0x00	; 0
    1898:	2a f0       	brmi	.+10     	; 0x18a4 <__floatsisf+0x6c>
    189a:	9a 95       	dec	r25
    189c:	66 0f       	add	r22, r22
    189e:	77 1f       	adc	r23, r23
    18a0:	88 1f       	adc	r24, r24
    18a2:	da f7       	brpl	.-10     	; 0x189a <__floatsisf+0x62>
    18a4:	88 0f       	add	r24, r24
    18a6:	96 95       	lsr	r25
    18a8:	87 95       	ror	r24
    18aa:	97 f9       	bld	r25, 7
    18ac:	08 95       	ret
=======
00001f8c <bcd_dtostr>:
>>>>>>> .r51

<<<<<<< .mine
000018b2 <__gesf2>:
    18b2:	0e 94 5e 0c 	call	0x18bc	; 0x18bc <__fp_cmp>
    18b6:	08 f4       	brcc	.+2      	; 0x18ba <__gesf2+0x8>
    18b8:	8f ef       	ldi	r24, 0xFF	; 255
    18ba:	08 95       	ret
||||||| .r50
000018ae <__gesf2>:
    18ae:	0e 94 5c 0c 	call	0x18b8	; 0x18b8 <__fp_cmp>
    18b2:	08 f4       	brcc	.+2      	; 0x18b6 <__gesf2+0x8>
    18b4:	8f ef       	ldi	r24, 0xFF	; 255
    18b6:	08 95       	ret
=======
char *bcd_dtostr(uint8_t day, uint8_t month, uint16_t year, char Day_Name)
{
    1f8c:	cf 93       	push	r28
    1f8e:	df 93       	push	r29
    1f90:	e2 2f       	mov	r30, r18
	uint8_t tmp;
	
	/* BCD  to ASCII */
	date[0]		= (day >> 4) + 48; // ten
    1f92:	c7 e9       	ldi	r28, 0x97	; 151
    1f94:	d4 e0       	ldi	r29, 0x04	; 4
    1f96:	98 2f       	mov	r25, r24
    1f98:	92 95       	swap	r25
    1f9a:	9f 70       	andi	r25, 0x0F	; 15
    1f9c:	90 5d       	subi	r25, 0xD0	; 208
    1f9e:	98 83       	st	Y, r25
	date[1]		= (day & 0x0F) + 48; // ones
    1fa0:	8f 70       	andi	r24, 0x0F	; 15
    1fa2:	80 5d       	subi	r24, 0xD0	; 208
    1fa4:	89 83       	std	Y+1, r24	; 0x01
	date[2]		= '.'; // point
    1fa6:	9e e2       	ldi	r25, 0x2E	; 46
    1fa8:	9a 83       	std	Y+2, r25	; 0x02
	date[3]		= (month >> 4) + 48; // ten
    1faa:	86 2f       	mov	r24, r22
    1fac:	82 95       	swap	r24
    1fae:	8f 70       	andi	r24, 0x0F	; 15
    1fb0:	80 5d       	subi	r24, 0xD0	; 208
    1fb2:	8b 83       	std	Y+3, r24	; 0x03
	date[4]		= (month & 0x0F) + 48; // ones
    1fb4:	6f 70       	andi	r22, 0x0F	; 15
    1fb6:	60 5d       	subi	r22, 0xD0	; 208
    1fb8:	6c 83       	std	Y+4, r22	; 0x04
	date[5]		= '.'; // point
    1fba:	9d 83       	std	Y+5, r25	; 0x05
	
	date[6]		= (year / 1000) + 48; // thousand 
    1fbc:	9a 01       	movw	r18, r20
    1fbe:	36 95       	lsr	r19
    1fc0:	27 95       	ror	r18
    1fc2:	36 95       	lsr	r19
    1fc4:	27 95       	ror	r18
    1fc6:	36 95       	lsr	r19
    1fc8:	27 95       	ror	r18
    1fca:	a5 ec       	ldi	r26, 0xC5	; 197
    1fcc:	b0 e2       	ldi	r27, 0x20	; 32
    1fce:	0e 94 98 12 	call	0x2530	; 0x2530 <__umulhisi3>
    1fd2:	92 95       	swap	r25
    1fd4:	82 95       	swap	r24
    1fd6:	8f 70       	andi	r24, 0x0F	; 15
    1fd8:	89 27       	eor	r24, r25
    1fda:	9f 70       	andi	r25, 0x0F	; 15
    1fdc:	89 27       	eor	r24, r25
    1fde:	20 e3       	ldi	r18, 0x30	; 48
    1fe0:	28 0f       	add	r18, r24
    1fe2:	2e 83       	std	Y+6, r18	; 0x06
	tmp			= year % 1000;
    1fe4:	68 ee       	ldi	r22, 0xE8	; 232
    1fe6:	73 e0       	ldi	r23, 0x03	; 3
    1fe8:	86 9f       	mul	r24, r22
    1fea:	90 01       	movw	r18, r0
    1fec:	87 9f       	mul	r24, r23
    1fee:	30 0d       	add	r19, r0
    1ff0:	96 9f       	mul	r25, r22
    1ff2:	30 0d       	add	r19, r0
    1ff4:	11 24       	eor	r1, r1
    1ff6:	42 1b       	sub	r20, r18
    1ff8:	53 0b       	sbc	r21, r19
	
	date[7]		= (tmp / 100) + 48; // hounder
    1ffa:	89 e2       	ldi	r24, 0x29	; 41
    1ffc:	48 9f       	mul	r20, r24
    1ffe:	81 2d       	mov	r24, r1
    2000:	11 24       	eor	r1, r1
    2002:	82 95       	swap	r24
    2004:	8f 70       	andi	r24, 0x0F	; 15
    2006:	90 e3       	ldi	r25, 0x30	; 48
    2008:	98 0f       	add	r25, r24
    200a:	9f 83       	std	Y+7, r25	; 0x07
	tmp			= tmp % 100;
    200c:	94 e6       	ldi	r25, 0x64	; 100
    200e:	89 9f       	mul	r24, r25
    2010:	40 19       	sub	r20, r0
    2012:	11 24       	eor	r1, r1
	
	year -= 2000;
	
	date[8]		=  (tmp >> 4) + 48; // tens
    2014:	84 2f       	mov	r24, r20
    2016:	82 95       	swap	r24
    2018:	8f 70       	andi	r24, 0x0F	; 15
    201a:	80 5d       	subi	r24, 0xD0	; 208
    201c:	88 87       	std	Y+8, r24	; 0x08
	date[9]		=  (tmp & 0x0F) + 48;
    201e:	4f 70       	andi	r20, 0x0F	; 15
    2020:	40 5d       	subi	r20, 0xD0	; 208
    2022:	49 87       	std	Y+9, r20	; 0x09
	date[10]	= ' '; // empty 
    2024:	80 e2       	ldi	r24, 0x20	; 32
    2026:	8a 87       	std	Y+10, r24	; 0x0a
>>>>>>> .r51

<<<<<<< .mine
000018bc <__fp_cmp>:
    18bc:	99 0f       	add	r25, r25
    18be:	00 08       	sbc	r0, r0
    18c0:	55 0f       	add	r21, r21
    18c2:	aa 0b       	sbc	r26, r26
    18c4:	e0 e8       	ldi	r30, 0x80	; 128
    18c6:	fe ef       	ldi	r31, 0xFE	; 254
    18c8:	16 16       	cp	r1, r22
    18ca:	17 06       	cpc	r1, r23
    18cc:	e8 07       	cpc	r30, r24
    18ce:	f9 07       	cpc	r31, r25
    18d0:	c0 f0       	brcs	.+48     	; 0x1902 <__fp_cmp+0x46>
    18d2:	12 16       	cp	r1, r18
    18d4:	13 06       	cpc	r1, r19
    18d6:	e4 07       	cpc	r30, r20
    18d8:	f5 07       	cpc	r31, r21
    18da:	98 f0       	brcs	.+38     	; 0x1902 <__fp_cmp+0x46>
    18dc:	62 1b       	sub	r22, r18
    18de:	73 0b       	sbc	r23, r19
    18e0:	84 0b       	sbc	r24, r20
    18e2:	95 0b       	sbc	r25, r21
    18e4:	39 f4       	brne	.+14     	; 0x18f4 <__fp_cmp+0x38>
    18e6:	0a 26       	eor	r0, r26
    18e8:	61 f0       	breq	.+24     	; 0x1902 <__fp_cmp+0x46>
    18ea:	23 2b       	or	r18, r19
    18ec:	24 2b       	or	r18, r20
    18ee:	25 2b       	or	r18, r21
    18f0:	21 f4       	brne	.+8      	; 0x18fa <__fp_cmp+0x3e>
    18f2:	08 95       	ret
    18f4:	0a 26       	eor	r0, r26
    18f6:	09 f4       	brne	.+2      	; 0x18fa <__fp_cmp+0x3e>
    18f8:	a1 40       	sbci	r26, 0x01	; 1
    18fa:	a6 95       	lsr	r26
    18fc:	8f ef       	ldi	r24, 0xFF	; 255
    18fe:	81 1d       	adc	r24, r1
    1900:	81 1d       	adc	r24, r1
    1902:	08 95       	ret
||||||| .r50
000018b8 <__fp_cmp>:
    18b8:	99 0f       	add	r25, r25
    18ba:	00 08       	sbc	r0, r0
    18bc:	55 0f       	add	r21, r21
    18be:	aa 0b       	sbc	r26, r26
    18c0:	e0 e8       	ldi	r30, 0x80	; 128
    18c2:	fe ef       	ldi	r31, 0xFE	; 254
    18c4:	16 16       	cp	r1, r22
    18c6:	17 06       	cpc	r1, r23
    18c8:	e8 07       	cpc	r30, r24
    18ca:	f9 07       	cpc	r31, r25
    18cc:	c0 f0       	brcs	.+48     	; 0x18fe <__fp_cmp+0x46>
    18ce:	12 16       	cp	r1, r18
    18d0:	13 06       	cpc	r1, r19
    18d2:	e4 07       	cpc	r30, r20
    18d4:	f5 07       	cpc	r31, r21
    18d6:	98 f0       	brcs	.+38     	; 0x18fe <__fp_cmp+0x46>
    18d8:	62 1b       	sub	r22, r18
    18da:	73 0b       	sbc	r23, r19
    18dc:	84 0b       	sbc	r24, r20
    18de:	95 0b       	sbc	r25, r21
    18e0:	39 f4       	brne	.+14     	; 0x18f0 <__fp_cmp+0x38>
    18e2:	0a 26       	eor	r0, r26
    18e4:	61 f0       	breq	.+24     	; 0x18fe <__fp_cmp+0x46>
    18e6:	23 2b       	or	r18, r19
    18e8:	24 2b       	or	r18, r20
    18ea:	25 2b       	or	r18, r21
    18ec:	21 f4       	brne	.+8      	; 0x18f6 <__fp_cmp+0x3e>
    18ee:	08 95       	ret
    18f0:	0a 26       	eor	r0, r26
    18f2:	09 f4       	brne	.+2      	; 0x18f6 <__fp_cmp+0x3e>
    18f4:	a1 40       	sbci	r26, 0x01	; 1
    18f6:	a6 95       	lsr	r26
    18f8:	8f ef       	ldi	r24, 0xFF	; 255
    18fa:	81 1d       	adc	r24, r1
    18fc:	81 1d       	adc	r24, r1
    18fe:	08 95       	ret
=======
	switch(Day_Name)
    2028:	8e 2f       	mov	r24, r30
    202a:	90 e0       	ldi	r25, 0x00	; 0
    202c:	fc 01       	movw	r30, r24
    202e:	31 97       	sbiw	r30, 0x01	; 1
    2030:	e7 30       	cpi	r30, 0x07	; 7
    2032:	f1 05       	cpc	r31, r1
    2034:	a8 f5       	brcc	.+106    	; 0x20a0 <bcd_dtostr+0x114>
    2036:	e6 5d       	subi	r30, 0xD6	; 214
    2038:	ff 4f       	sbci	r31, 0xFF	; 255
    203a:	0c 94 92 12 	jmp	0x2524	; 0x2524 <__tablejump2__>
	{
		case 1 :{date[11] = 'S'; date[12] = 'o';}break; // So
    203e:	e7 e9       	ldi	r30, 0x97	; 151
    2040:	f4 e0       	ldi	r31, 0x04	; 4
    2042:	83 e5       	ldi	r24, 0x53	; 83
    2044:	83 87       	std	Z+11, r24	; 0x0b
    2046:	8f e6       	ldi	r24, 0x6F	; 111
    2048:	84 87       	std	Z+12, r24	; 0x0c
    204a:	2c c0       	rjmp	.+88     	; 0x20a4 <bcd_dtostr+0x118>
		case 2 :{date[11] = 'M'; date[12] = 'o';}break; // Mo
    204c:	e7 e9       	ldi	r30, 0x97	; 151
    204e:	f4 e0       	ldi	r31, 0x04	; 4
    2050:	8d e4       	ldi	r24, 0x4D	; 77
    2052:	83 87       	std	Z+11, r24	; 0x0b
    2054:	8f e6       	ldi	r24, 0x6F	; 111
    2056:	84 87       	std	Z+12, r24	; 0x0c
    2058:	25 c0       	rjmp	.+74     	; 0x20a4 <bcd_dtostr+0x118>
		case 3 :{date[11] = 'D'; date[12] = 'i';}break; // Di
    205a:	e7 e9       	ldi	r30, 0x97	; 151
    205c:	f4 e0       	ldi	r31, 0x04	; 4
    205e:	84 e4       	ldi	r24, 0x44	; 68
    2060:	83 87       	std	Z+11, r24	; 0x0b
    2062:	89 e6       	ldi	r24, 0x69	; 105
    2064:	84 87       	std	Z+12, r24	; 0x0c
    2066:	1e c0       	rjmp	.+60     	; 0x20a4 <bcd_dtostr+0x118>
		case 4 :{date[11] = 'M'; date[12] = 'i';}break; // Mi
    2068:	e7 e9       	ldi	r30, 0x97	; 151
    206a:	f4 e0       	ldi	r31, 0x04	; 4
    206c:	8d e4       	ldi	r24, 0x4D	; 77
    206e:	83 87       	std	Z+11, r24	; 0x0b
    2070:	89 e6       	ldi	r24, 0x69	; 105
    2072:	84 87       	std	Z+12, r24	; 0x0c
    2074:	17 c0       	rjmp	.+46     	; 0x20a4 <bcd_dtostr+0x118>
		case 5 :{date[11] = 'D'; date[12] = 'o';}break; // Do
    2076:	e7 e9       	ldi	r30, 0x97	; 151
    2078:	f4 e0       	ldi	r31, 0x04	; 4
    207a:	84 e4       	ldi	r24, 0x44	; 68
    207c:	83 87       	std	Z+11, r24	; 0x0b
    207e:	8f e6       	ldi	r24, 0x6F	; 111
    2080:	84 87       	std	Z+12, r24	; 0x0c
    2082:	10 c0       	rjmp	.+32     	; 0x20a4 <bcd_dtostr+0x118>
		case 6 :{date[11] = 'F'; date[12] = 'r';}break; // Fr
    2084:	e7 e9       	ldi	r30, 0x97	; 151
    2086:	f4 e0       	ldi	r31, 0x04	; 4
    2088:	86 e4       	ldi	r24, 0x46	; 70
    208a:	83 87       	std	Z+11, r24	; 0x0b
    208c:	82 e7       	ldi	r24, 0x72	; 114
    208e:	84 87       	std	Z+12, r24	; 0x0c
    2090:	09 c0       	rjmp	.+18     	; 0x20a4 <bcd_dtostr+0x118>
		case 7 :{date[11] = 'S'; date[12] = 'a';}break;	// Sa
    2092:	e7 e9       	ldi	r30, 0x97	; 151
    2094:	f4 e0       	ldi	r31, 0x04	; 4
    2096:	83 e5       	ldi	r24, 0x53	; 83
    2098:	83 87       	std	Z+11, r24	; 0x0b
    209a:	81 e6       	ldi	r24, 0x61	; 97
    209c:	84 87       	std	Z+12, r24	; 0x0c
    209e:	02 c0       	rjmp	.+4      	; 0x20a4 <bcd_dtostr+0x118>
		
		default :{date[10] = '\0';}break; // string termination
    20a0:	10 92 a1 04 	sts	0x04A1, r1	; 0x8004a1 <date+0xa>
	}
	
	date[13] = '\0'; // string termination
    20a4:	10 92 a4 04 	sts	0x04A4, r1	; 0x8004a4 <date+0xd>
>>>>>>> .r51

<<<<<<< .mine
00001904 <__umulhisi3>:
    1904:	a2 9f       	mul	r26, r18
    1906:	b0 01       	movw	r22, r0
    1908:	b3 9f       	mul	r27, r19
    190a:	c0 01       	movw	r24, r0
    190c:	a3 9f       	mul	r26, r19
    190e:	70 0d       	add	r23, r0
    1910:	81 1d       	adc	r24, r1
    1912:	11 24       	eor	r1, r1
    1914:	91 1d       	adc	r25, r1
    1916:	b2 9f       	mul	r27, r18
    1918:	70 0d       	add	r23, r0
    191a:	81 1d       	adc	r24, r1
    191c:	11 24       	eor	r1, r1
    191e:	91 1d       	adc	r25, r1
    1920:	08 95       	ret
||||||| .r50
00001900 <__umulhisi3>:
    1900:	a2 9f       	mul	r26, r18
    1902:	b0 01       	movw	r22, r0
    1904:	b3 9f       	mul	r27, r19
    1906:	c0 01       	movw	r24, r0
    1908:	a3 9f       	mul	r26, r19
    190a:	70 0d       	add	r23, r0
    190c:	81 1d       	adc	r24, r1
    190e:	11 24       	eor	r1, r1
    1910:	91 1d       	adc	r25, r1
    1912:	b2 9f       	mul	r27, r18
    1914:	70 0d       	add	r23, r0
    1916:	81 1d       	adc	r24, r1
    1918:	11 24       	eor	r1, r1
    191a:	91 1d       	adc	r25, r1
    191c:	08 95       	ret
=======
	
	
	return date;
}
    20a8:	87 e9       	ldi	r24, 0x97	; 151
    20aa:	94 e0       	ldi	r25, 0x04	; 4
    20ac:	df 91       	pop	r29
    20ae:	cf 91       	pop	r28
    20b0:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001922 <atoi>:
    1922:	fc 01       	movw	r30, r24
    1924:	88 27       	eor	r24, r24
    1926:	99 27       	eor	r25, r25
    1928:	e8 94       	clt
    192a:	21 91       	ld	r18, Z+
    192c:	20 32       	cpi	r18, 0x20	; 32
    192e:	e9 f3       	breq	.-6      	; 0x192a <atoi+0x8>
    1930:	29 30       	cpi	r18, 0x09	; 9
    1932:	10 f0       	brcs	.+4      	; 0x1938 <atoi+0x16>
    1934:	2e 30       	cpi	r18, 0x0E	; 14
    1936:	c8 f3       	brcs	.-14     	; 0x192a <atoi+0x8>
    1938:	2b 32       	cpi	r18, 0x2B	; 43
    193a:	41 f0       	breq	.+16     	; 0x194c <atoi+0x2a>
    193c:	2d 32       	cpi	r18, 0x2D	; 45
    193e:	39 f4       	brne	.+14     	; 0x194e <atoi+0x2c>
    1940:	68 94       	set
    1942:	04 c0       	rjmp	.+8      	; 0x194c <atoi+0x2a>
    1944:	0e 94 e6 0c 	call	0x19cc	; 0x19cc <__mulhi_const_10>
    1948:	82 0f       	add	r24, r18
    194a:	91 1d       	adc	r25, r1
    194c:	21 91       	ld	r18, Z+
    194e:	20 53       	subi	r18, 0x30	; 48
    1950:	2a 30       	cpi	r18, 0x0A	; 10
    1952:	c0 f3       	brcs	.-16     	; 0x1944 <atoi+0x22>
    1954:	1e f4       	brtc	.+6      	; 0x195c <atoi+0x3a>
    1956:	90 95       	com	r25
    1958:	81 95       	neg	r24
    195a:	9f 4f       	sbci	r25, 0xFF	; 255
    195c:	08 95       	ret
||||||| .r50
0000191e <atoi>:
    191e:	fc 01       	movw	r30, r24
    1920:	88 27       	eor	r24, r24
    1922:	99 27       	eor	r25, r25
    1924:	e8 94       	clt
    1926:	21 91       	ld	r18, Z+
    1928:	20 32       	cpi	r18, 0x20	; 32
    192a:	e9 f3       	breq	.-6      	; 0x1926 <atoi+0x8>
    192c:	29 30       	cpi	r18, 0x09	; 9
    192e:	10 f0       	brcs	.+4      	; 0x1934 <atoi+0x16>
    1930:	2e 30       	cpi	r18, 0x0E	; 14
    1932:	c8 f3       	brcs	.-14     	; 0x1926 <atoi+0x8>
    1934:	2b 32       	cpi	r18, 0x2B	; 43
    1936:	41 f0       	breq	.+16     	; 0x1948 <atoi+0x2a>
    1938:	2d 32       	cpi	r18, 0x2D	; 45
    193a:	39 f4       	brne	.+14     	; 0x194a <atoi+0x2c>
    193c:	68 94       	set
    193e:	04 c0       	rjmp	.+8      	; 0x1948 <atoi+0x2a>
    1940:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <__mulhi_const_10>
    1944:	82 0f       	add	r24, r18
    1946:	91 1d       	adc	r25, r1
    1948:	21 91       	ld	r18, Z+
    194a:	20 53       	subi	r18, 0x30	; 48
    194c:	2a 30       	cpi	r18, 0x0A	; 10
    194e:	c0 f3       	brcs	.-16     	; 0x1940 <atoi+0x22>
    1950:	1e f4       	brtc	.+6      	; 0x1958 <atoi+0x3a>
    1952:	90 95       	com	r25
    1954:	81 95       	neg	r24
    1956:	9f 4f       	sbci	r25, 0xFF	; 255
    1958:	08 95       	ret
=======
000020b2 <__subsf3>:
    20b2:	50 58       	subi	r21, 0x80	; 128
>>>>>>> .r51

<<<<<<< .mine
0000195e <strcat>:
    195e:	fb 01       	movw	r30, r22
    1960:	dc 01       	movw	r26, r24
    1962:	0d 90       	ld	r0, X+
    1964:	00 20       	and	r0, r0
    1966:	e9 f7       	brne	.-6      	; 0x1962 <strcat+0x4>
    1968:	11 97       	sbiw	r26, 0x01	; 1
    196a:	01 90       	ld	r0, Z+
    196c:	0d 92       	st	X+, r0
    196e:	00 20       	and	r0, r0
    1970:	e1 f7       	brne	.-8      	; 0x196a <strcat+0xc>
    1972:	08 95       	ret
||||||| .r50
0000195a <strcat>:
    195a:	fb 01       	movw	r30, r22
    195c:	dc 01       	movw	r26, r24
    195e:	0d 90       	ld	r0, X+
    1960:	00 20       	and	r0, r0
    1962:	e9 f7       	brne	.-6      	; 0x195e <strcat+0x4>
    1964:	11 97       	sbiw	r26, 0x01	; 1
    1966:	01 90       	ld	r0, Z+
    1968:	0d 92       	st	X+, r0
    196a:	00 20       	and	r0, r0
    196c:	e1 f7       	brne	.-8      	; 0x1966 <strcat+0xc>
    196e:	08 95       	ret
=======
000020b4 <__addsf3>:
    20b4:	bb 27       	eor	r27, r27
    20b6:	aa 27       	eor	r26, r26
    20b8:	0e 94 71 10 	call	0x20e2	; 0x20e2 <__addsf3x>
    20bc:	0c 94 c2 11 	jmp	0x2384	; 0x2384 <__fp_round>
    20c0:	0e 94 b4 11 	call	0x2368	; 0x2368 <__fp_pscA>
    20c4:	38 f0       	brcs	.+14     	; 0x20d4 <__addsf3+0x20>
    20c6:	0e 94 bb 11 	call	0x2376	; 0x2376 <__fp_pscB>
    20ca:	20 f0       	brcs	.+8      	; 0x20d4 <__addsf3+0x20>
    20cc:	39 f4       	brne	.+14     	; 0x20dc <__addsf3+0x28>
    20ce:	9f 3f       	cpi	r25, 0xFF	; 255
    20d0:	19 f4       	brne	.+6      	; 0x20d8 <__addsf3+0x24>
    20d2:	26 f4       	brtc	.+8      	; 0x20dc <__addsf3+0x28>
    20d4:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__fp_nan>
    20d8:	0e f4       	brtc	.+2      	; 0x20dc <__addsf3+0x28>
    20da:	e0 95       	com	r30
    20dc:	e7 fb       	bst	r30, 7
    20de:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__fp_inf>
>>>>>>> .r51

<<<<<<< .mine
00001974 <strchr>:
    1974:	fc 01       	movw	r30, r24
    1976:	81 91       	ld	r24, Z+
    1978:	86 17       	cp	r24, r22
    197a:	21 f0       	breq	.+8      	; 0x1984 <strchr+0x10>
    197c:	88 23       	and	r24, r24
    197e:	d9 f7       	brne	.-10     	; 0x1976 <strchr+0x2>
    1980:	99 27       	eor	r25, r25
    1982:	08 95       	ret
    1984:	31 97       	sbiw	r30, 0x01	; 1
    1986:	cf 01       	movw	r24, r30
    1988:	08 95       	ret
||||||| .r50
00001970 <strchr>:
    1970:	fc 01       	movw	r30, r24
    1972:	81 91       	ld	r24, Z+
    1974:	86 17       	cp	r24, r22
    1976:	21 f0       	breq	.+8      	; 0x1980 <strchr+0x10>
    1978:	88 23       	and	r24, r24
    197a:	d9 f7       	brne	.-10     	; 0x1972 <strchr+0x2>
    197c:	99 27       	eor	r25, r25
    197e:	08 95       	ret
    1980:	31 97       	sbiw	r30, 0x01	; 1
    1982:	cf 01       	movw	r24, r30
    1984:	08 95       	ret
=======
000020e2 <__addsf3x>:
    20e2:	e9 2f       	mov	r30, r25
    20e4:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <__fp_split3>
    20e8:	58 f3       	brcs	.-42     	; 0x20c0 <__addsf3+0xc>
    20ea:	ba 17       	cp	r27, r26
    20ec:	62 07       	cpc	r22, r18
    20ee:	73 07       	cpc	r23, r19
    20f0:	84 07       	cpc	r24, r20
    20f2:	95 07       	cpc	r25, r21
    20f4:	20 f0       	brcs	.+8      	; 0x20fe <__addsf3x+0x1c>
    20f6:	79 f4       	brne	.+30     	; 0x2116 <__addsf3x+0x34>
    20f8:	a6 f5       	brtc	.+104    	; 0x2162 <__addsf3x+0x80>
    20fa:	0c 94 f5 11 	jmp	0x23ea	; 0x23ea <__fp_zero>
    20fe:	0e f4       	brtc	.+2      	; 0x2102 <__addsf3x+0x20>
    2100:	e0 95       	com	r30
    2102:	0b 2e       	mov	r0, r27
    2104:	ba 2f       	mov	r27, r26
    2106:	a0 2d       	mov	r26, r0
    2108:	0b 01       	movw	r0, r22
    210a:	b9 01       	movw	r22, r18
    210c:	90 01       	movw	r18, r0
    210e:	0c 01       	movw	r0, r24
    2110:	ca 01       	movw	r24, r20
    2112:	a0 01       	movw	r20, r0
    2114:	11 24       	eor	r1, r1
    2116:	ff 27       	eor	r31, r31
    2118:	59 1b       	sub	r21, r25
    211a:	99 f0       	breq	.+38     	; 0x2142 <__addsf3x+0x60>
    211c:	59 3f       	cpi	r21, 0xF9	; 249
    211e:	50 f4       	brcc	.+20     	; 0x2134 <__addsf3x+0x52>
    2120:	50 3e       	cpi	r21, 0xE0	; 224
    2122:	68 f1       	brcs	.+90     	; 0x217e <__addsf3x+0x9c>
    2124:	1a 16       	cp	r1, r26
    2126:	f0 40       	sbci	r31, 0x00	; 0
    2128:	a2 2f       	mov	r26, r18
    212a:	23 2f       	mov	r18, r19
    212c:	34 2f       	mov	r19, r20
    212e:	44 27       	eor	r20, r20
    2130:	58 5f       	subi	r21, 0xF8	; 248
    2132:	f3 cf       	rjmp	.-26     	; 0x211a <__addsf3x+0x38>
    2134:	46 95       	lsr	r20
    2136:	37 95       	ror	r19
    2138:	27 95       	ror	r18
    213a:	a7 95       	ror	r26
    213c:	f0 40       	sbci	r31, 0x00	; 0
    213e:	53 95       	inc	r21
    2140:	c9 f7       	brne	.-14     	; 0x2134 <__addsf3x+0x52>
    2142:	7e f4       	brtc	.+30     	; 0x2162 <__addsf3x+0x80>
    2144:	1f 16       	cp	r1, r31
    2146:	ba 0b       	sbc	r27, r26
    2148:	62 0b       	sbc	r22, r18
    214a:	73 0b       	sbc	r23, r19
    214c:	84 0b       	sbc	r24, r20
    214e:	ba f0       	brmi	.+46     	; 0x217e <__addsf3x+0x9c>
    2150:	91 50       	subi	r25, 0x01	; 1
    2152:	a1 f0       	breq	.+40     	; 0x217c <__addsf3x+0x9a>
    2154:	ff 0f       	add	r31, r31
    2156:	bb 1f       	adc	r27, r27
    2158:	66 1f       	adc	r22, r22
    215a:	77 1f       	adc	r23, r23
    215c:	88 1f       	adc	r24, r24
    215e:	c2 f7       	brpl	.-16     	; 0x2150 <__addsf3x+0x6e>
    2160:	0e c0       	rjmp	.+28     	; 0x217e <__addsf3x+0x9c>
    2162:	ba 0f       	add	r27, r26
    2164:	62 1f       	adc	r22, r18
    2166:	73 1f       	adc	r23, r19
    2168:	84 1f       	adc	r24, r20
    216a:	48 f4       	brcc	.+18     	; 0x217e <__addsf3x+0x9c>
    216c:	87 95       	ror	r24
    216e:	77 95       	ror	r23
    2170:	67 95       	ror	r22
    2172:	b7 95       	ror	r27
    2174:	f7 95       	ror	r31
    2176:	9e 3f       	cpi	r25, 0xFE	; 254
    2178:	08 f0       	brcs	.+2      	; 0x217c <__addsf3x+0x9a>
    217a:	b0 cf       	rjmp	.-160    	; 0x20dc <__addsf3+0x28>
    217c:	93 95       	inc	r25
    217e:	88 0f       	add	r24, r24
    2180:	08 f0       	brcs	.+2      	; 0x2184 <__addsf3x+0xa2>
    2182:	99 27       	eor	r25, r25
    2184:	ee 0f       	add	r30, r30
    2186:	97 95       	ror	r25
    2188:	87 95       	ror	r24
    218a:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
0000198a <strcpy>:
    198a:	fb 01       	movw	r30, r22
    198c:	dc 01       	movw	r26, r24
    198e:	01 90       	ld	r0, Z+
    1990:	0d 92       	st	X+, r0
    1992:	00 20       	and	r0, r0
    1994:	e1 f7       	brne	.-8      	; 0x198e <strcpy+0x4>
    1996:	08 95       	ret
||||||| .r50
00001986 <strcpy>:
    1986:	fb 01       	movw	r30, r22
    1988:	dc 01       	movw	r26, r24
    198a:	01 90       	ld	r0, Z+
    198c:	0d 92       	st	X+, r0
    198e:	00 20       	and	r0, r0
    1990:	e1 f7       	brne	.-8      	; 0x198a <strcpy+0x4>
    1992:	08 95       	ret
=======
0000218c <__divsf3>:
    218c:	0e 94 da 10 	call	0x21b4	; 0x21b4 <__divsf3x>
    2190:	0c 94 c2 11 	jmp	0x2384	; 0x2384 <__fp_round>
    2194:	0e 94 bb 11 	call	0x2376	; 0x2376 <__fp_pscB>
    2198:	58 f0       	brcs	.+22     	; 0x21b0 <__divsf3+0x24>
    219a:	0e 94 b4 11 	call	0x2368	; 0x2368 <__fp_pscA>
    219e:	40 f0       	brcs	.+16     	; 0x21b0 <__divsf3+0x24>
    21a0:	29 f4       	brne	.+10     	; 0x21ac <__divsf3+0x20>
    21a2:	5f 3f       	cpi	r21, 0xFF	; 255
    21a4:	29 f0       	breq	.+10     	; 0x21b0 <__divsf3+0x24>
    21a6:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__fp_inf>
    21aa:	51 11       	cpse	r21, r1
    21ac:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__fp_szero>
    21b0:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__fp_nan>
>>>>>>> .r51

<<<<<<< .mine
00001998 <strstr>:
    1998:	fb 01       	movw	r30, r22
    199a:	51 91       	ld	r21, Z+
    199c:	55 23       	and	r21, r21
    199e:	a9 f0       	breq	.+42     	; 0x19ca <strstr+0x32>
    19a0:	bf 01       	movw	r22, r30
    19a2:	dc 01       	movw	r26, r24
    19a4:	4d 91       	ld	r20, X+
    19a6:	45 17       	cp	r20, r21
    19a8:	41 11       	cpse	r20, r1
    19aa:	e1 f7       	brne	.-8      	; 0x19a4 <strstr+0xc>
    19ac:	59 f4       	brne	.+22     	; 0x19c4 <strstr+0x2c>
    19ae:	cd 01       	movw	r24, r26
    19b0:	01 90       	ld	r0, Z+
    19b2:	00 20       	and	r0, r0
    19b4:	49 f0       	breq	.+18     	; 0x19c8 <strstr+0x30>
    19b6:	4d 91       	ld	r20, X+
    19b8:	40 15       	cp	r20, r0
    19ba:	41 11       	cpse	r20, r1
    19bc:	c9 f3       	breq	.-14     	; 0x19b0 <strstr+0x18>
    19be:	fb 01       	movw	r30, r22
    19c0:	41 11       	cpse	r20, r1
    19c2:	ef cf       	rjmp	.-34     	; 0x19a2 <strstr+0xa>
    19c4:	81 e0       	ldi	r24, 0x01	; 1
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	01 97       	sbiw	r24, 0x01	; 1
    19ca:	08 95       	ret
||||||| .r50
00001994 <strstr>:
    1994:	fb 01       	movw	r30, r22
    1996:	51 91       	ld	r21, Z+
    1998:	55 23       	and	r21, r21
    199a:	a9 f0       	breq	.+42     	; 0x19c6 <strstr+0x32>
    199c:	bf 01       	movw	r22, r30
    199e:	dc 01       	movw	r26, r24
    19a0:	4d 91       	ld	r20, X+
    19a2:	45 17       	cp	r20, r21
    19a4:	41 11       	cpse	r20, r1
    19a6:	e1 f7       	brne	.-8      	; 0x19a0 <strstr+0xc>
    19a8:	59 f4       	brne	.+22     	; 0x19c0 <strstr+0x2c>
    19aa:	cd 01       	movw	r24, r26
    19ac:	01 90       	ld	r0, Z+
    19ae:	00 20       	and	r0, r0
    19b0:	49 f0       	breq	.+18     	; 0x19c4 <strstr+0x30>
    19b2:	4d 91       	ld	r20, X+
    19b4:	40 15       	cp	r20, r0
    19b6:	41 11       	cpse	r20, r1
    19b8:	c9 f3       	breq	.-14     	; 0x19ac <strstr+0x18>
    19ba:	fb 01       	movw	r30, r22
    19bc:	41 11       	cpse	r20, r1
    19be:	ef cf       	rjmp	.-34     	; 0x199e <strstr+0xa>
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	01 97       	sbiw	r24, 0x01	; 1
    19c6:	08 95       	ret
=======
000021b4 <__divsf3x>:
    21b4:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <__fp_split3>
    21b8:	68 f3       	brcs	.-38     	; 0x2194 <__divsf3+0x8>
>>>>>>> .r51

<<<<<<< .mine
000019cc <__mulhi_const_10>:
    19cc:	7a e0       	ldi	r23, 0x0A	; 10
    19ce:	97 9f       	mul	r25, r23
    19d0:	90 2d       	mov	r25, r0
    19d2:	87 9f       	mul	r24, r23
    19d4:	80 2d       	mov	r24, r0
    19d6:	91 0d       	add	r25, r1
    19d8:	11 24       	eor	r1, r1
    19da:	08 95       	ret
||||||| .r50
000019c8 <__mulhi_const_10>:
    19c8:	7a e0       	ldi	r23, 0x0A	; 10
    19ca:	97 9f       	mul	r25, r23
    19cc:	90 2d       	mov	r25, r0
    19ce:	87 9f       	mul	r24, r23
    19d0:	80 2d       	mov	r24, r0
    19d2:	91 0d       	add	r25, r1
    19d4:	11 24       	eor	r1, r1
    19d6:	08 95       	ret
=======
000021ba <__divsf3_pse>:
    21ba:	99 23       	and	r25, r25
    21bc:	b1 f3       	breq	.-20     	; 0x21aa <__divsf3+0x1e>
    21be:	55 23       	and	r21, r21
    21c0:	91 f3       	breq	.-28     	; 0x21a6 <__divsf3+0x1a>
    21c2:	95 1b       	sub	r25, r21
    21c4:	55 0b       	sbc	r21, r21
    21c6:	bb 27       	eor	r27, r27
    21c8:	aa 27       	eor	r26, r26
    21ca:	62 17       	cp	r22, r18
    21cc:	73 07       	cpc	r23, r19
    21ce:	84 07       	cpc	r24, r20
    21d0:	38 f0       	brcs	.+14     	; 0x21e0 <__divsf3_pse+0x26>
    21d2:	9f 5f       	subi	r25, 0xFF	; 255
    21d4:	5f 4f       	sbci	r21, 0xFF	; 255
    21d6:	22 0f       	add	r18, r18
    21d8:	33 1f       	adc	r19, r19
    21da:	44 1f       	adc	r20, r20
    21dc:	aa 1f       	adc	r26, r26
    21de:	a9 f3       	breq	.-22     	; 0x21ca <__divsf3_pse+0x10>
    21e0:	35 d0       	rcall	.+106    	; 0x224c <__divsf3_pse+0x92>
    21e2:	0e 2e       	mov	r0, r30
    21e4:	3a f0       	brmi	.+14     	; 0x21f4 <__divsf3_pse+0x3a>
    21e6:	e0 e8       	ldi	r30, 0x80	; 128
    21e8:	32 d0       	rcall	.+100    	; 0x224e <__divsf3_pse+0x94>
    21ea:	91 50       	subi	r25, 0x01	; 1
    21ec:	50 40       	sbci	r21, 0x00	; 0
    21ee:	e6 95       	lsr	r30
    21f0:	00 1c       	adc	r0, r0
    21f2:	ca f7       	brpl	.-14     	; 0x21e6 <__divsf3_pse+0x2c>
    21f4:	2b d0       	rcall	.+86     	; 0x224c <__divsf3_pse+0x92>
    21f6:	fe 2f       	mov	r31, r30
    21f8:	29 d0       	rcall	.+82     	; 0x224c <__divsf3_pse+0x92>
    21fa:	66 0f       	add	r22, r22
    21fc:	77 1f       	adc	r23, r23
    21fe:	88 1f       	adc	r24, r24
    2200:	bb 1f       	adc	r27, r27
    2202:	26 17       	cp	r18, r22
    2204:	37 07       	cpc	r19, r23
    2206:	48 07       	cpc	r20, r24
    2208:	ab 07       	cpc	r26, r27
    220a:	b0 e8       	ldi	r27, 0x80	; 128
    220c:	09 f0       	breq	.+2      	; 0x2210 <__divsf3_pse+0x56>
    220e:	bb 0b       	sbc	r27, r27
    2210:	80 2d       	mov	r24, r0
    2212:	bf 01       	movw	r22, r30
    2214:	ff 27       	eor	r31, r31
    2216:	93 58       	subi	r25, 0x83	; 131
    2218:	5f 4f       	sbci	r21, 0xFF	; 255
    221a:	3a f0       	brmi	.+14     	; 0x222a <__divsf3_pse+0x70>
    221c:	9e 3f       	cpi	r25, 0xFE	; 254
    221e:	51 05       	cpc	r21, r1
    2220:	78 f0       	brcs	.+30     	; 0x2240 <__divsf3_pse+0x86>
    2222:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__fp_inf>
    2226:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__fp_szero>
    222a:	5f 3f       	cpi	r21, 0xFF	; 255
    222c:	e4 f3       	brlt	.-8      	; 0x2226 <__divsf3_pse+0x6c>
    222e:	98 3e       	cpi	r25, 0xE8	; 232
    2230:	d4 f3       	brlt	.-12     	; 0x2226 <__divsf3_pse+0x6c>
    2232:	86 95       	lsr	r24
    2234:	77 95       	ror	r23
    2236:	67 95       	ror	r22
    2238:	b7 95       	ror	r27
    223a:	f7 95       	ror	r31
    223c:	9f 5f       	subi	r25, 0xFF	; 255
    223e:	c9 f7       	brne	.-14     	; 0x2232 <__divsf3_pse+0x78>
    2240:	88 0f       	add	r24, r24
    2242:	91 1d       	adc	r25, r1
    2244:	96 95       	lsr	r25
    2246:	87 95       	ror	r24
    2248:	97 f9       	bld	r25, 7
    224a:	08 95       	ret
    224c:	e1 e0       	ldi	r30, 0x01	; 1
    224e:	66 0f       	add	r22, r22
    2250:	77 1f       	adc	r23, r23
    2252:	88 1f       	adc	r24, r24
    2254:	bb 1f       	adc	r27, r27
    2256:	62 17       	cp	r22, r18
    2258:	73 07       	cpc	r23, r19
    225a:	84 07       	cpc	r24, r20
    225c:	ba 07       	cpc	r27, r26
    225e:	20 f0       	brcs	.+8      	; 0x2268 <__divsf3_pse+0xae>
    2260:	62 1b       	sub	r22, r18
    2262:	73 0b       	sbc	r23, r19
    2264:	84 0b       	sbc	r24, r20
    2266:	ba 0b       	sbc	r27, r26
    2268:	ee 1f       	adc	r30, r30
    226a:	88 f7       	brcc	.-30     	; 0x224e <__divsf3_pse+0x94>
    226c:	e0 95       	com	r30
    226e:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000019dc <eeprom_read_block>:
    19dc:	dc 01       	movw	r26, r24
    19de:	cb 01       	movw	r24, r22
||||||| .r50
000019d8 <eeprom_read_block>:
    19d8:	dc 01       	movw	r26, r24
    19da:	cb 01       	movw	r24, r22
=======
00002270 <__fixsfsi>:
    2270:	0e 94 3f 11 	call	0x227e	; 0x227e <__fixunssfsi>
    2274:	68 94       	set
    2276:	b1 11       	cpse	r27, r1
    2278:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__fp_szero>
    227c:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000019e0 <eeprom_read_blraw>:
    19e0:	fc 01       	movw	r30, r24
    19e2:	e1 99       	sbic	0x1c, 1	; 28
    19e4:	fe cf       	rjmp	.-4      	; 0x19e2 <eeprom_read_blraw+0x2>
    19e6:	06 c0       	rjmp	.+12     	; 0x19f4 <eeprom_read_blraw+0x14>
    19e8:	ff bb       	out	0x1f, r31	; 31
    19ea:	ee bb       	out	0x1e, r30	; 30
    19ec:	e0 9a       	sbi	0x1c, 0	; 28
    19ee:	31 96       	adiw	r30, 0x01	; 1
    19f0:	0d b2       	in	r0, 0x1d	; 29
    19f2:	0d 92       	st	X+, r0
    19f4:	41 50       	subi	r20, 0x01	; 1
    19f6:	50 40       	sbci	r21, 0x00	; 0
    19f8:	b8 f7       	brcc	.-18     	; 0x19e8 <eeprom_read_blraw+0x8>
    19fa:	08 95       	ret
||||||| .r50
000019dc <eeprom_read_blraw>:
    19dc:	fc 01       	movw	r30, r24
    19de:	e1 99       	sbic	0x1c, 1	; 28
    19e0:	fe cf       	rjmp	.-4      	; 0x19de <eeprom_read_blraw+0x2>
    19e2:	06 c0       	rjmp	.+12     	; 0x19f0 <eeprom_read_blraw+0x14>
    19e4:	ff bb       	out	0x1f, r31	; 31
    19e6:	ee bb       	out	0x1e, r30	; 30
    19e8:	e0 9a       	sbi	0x1c, 0	; 28
    19ea:	31 96       	adiw	r30, 0x01	; 1
    19ec:	0d b2       	in	r0, 0x1d	; 29
    19ee:	0d 92       	st	X+, r0
    19f0:	41 50       	subi	r20, 0x01	; 1
    19f2:	50 40       	sbci	r21, 0x00	; 0
    19f4:	b8 f7       	brcc	.-18     	; 0x19e4 <eeprom_read_blraw+0x8>
    19f6:	08 95       	ret
=======
0000227e <__fixunssfsi>:
    227e:	0e 94 db 11 	call	0x23b6	; 0x23b6 <__fp_splitA>
    2282:	88 f0       	brcs	.+34     	; 0x22a6 <__fixunssfsi+0x28>
    2284:	9f 57       	subi	r25, 0x7F	; 127
    2286:	98 f0       	brcs	.+38     	; 0x22ae <__fixunssfsi+0x30>
    2288:	b9 2f       	mov	r27, r25
    228a:	99 27       	eor	r25, r25
    228c:	b7 51       	subi	r27, 0x17	; 23
    228e:	b0 f0       	brcs	.+44     	; 0x22bc <__fixunssfsi+0x3e>
    2290:	e1 f0       	breq	.+56     	; 0x22ca <__fixunssfsi+0x4c>
    2292:	66 0f       	add	r22, r22
    2294:	77 1f       	adc	r23, r23
    2296:	88 1f       	adc	r24, r24
    2298:	99 1f       	adc	r25, r25
    229a:	1a f0       	brmi	.+6      	; 0x22a2 <__fixunssfsi+0x24>
    229c:	ba 95       	dec	r27
    229e:	c9 f7       	brne	.-14     	; 0x2292 <__fixunssfsi+0x14>
    22a0:	14 c0       	rjmp	.+40     	; 0x22ca <__fixunssfsi+0x4c>
    22a2:	b1 30       	cpi	r27, 0x01	; 1
    22a4:	91 f0       	breq	.+36     	; 0x22ca <__fixunssfsi+0x4c>
    22a6:	0e 94 f5 11 	call	0x23ea	; 0x23ea <__fp_zero>
    22aa:	b1 e0       	ldi	r27, 0x01	; 1
    22ac:	08 95       	ret
    22ae:	0c 94 f5 11 	jmp	0x23ea	; 0x23ea <__fp_zero>
    22b2:	67 2f       	mov	r22, r23
    22b4:	78 2f       	mov	r23, r24
    22b6:	88 27       	eor	r24, r24
    22b8:	b8 5f       	subi	r27, 0xF8	; 248
    22ba:	39 f0       	breq	.+14     	; 0x22ca <__fixunssfsi+0x4c>
    22bc:	b9 3f       	cpi	r27, 0xF9	; 249
    22be:	cc f3       	brlt	.-14     	; 0x22b2 <__fixunssfsi+0x34>
    22c0:	86 95       	lsr	r24
    22c2:	77 95       	ror	r23
    22c4:	67 95       	ror	r22
    22c6:	b3 95       	inc	r27
    22c8:	d9 f7       	brne	.-10     	; 0x22c0 <__fixunssfsi+0x42>
    22ca:	3e f4       	brtc	.+14     	; 0x22da <__fixunssfsi+0x5c>
    22cc:	90 95       	com	r25
    22ce:	80 95       	com	r24
    22d0:	70 95       	com	r23
    22d2:	61 95       	neg	r22
    22d4:	7f 4f       	sbci	r23, 0xFF	; 255
    22d6:	8f 4f       	sbci	r24, 0xFF	; 255
    22d8:	9f 4f       	sbci	r25, 0xFF	; 255
    22da:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
000019fc <eeprom_read_byte>:
    19fc:	e1 99       	sbic	0x1c, 1	; 28
    19fe:	fe cf       	rjmp	.-4      	; 0x19fc <eeprom_read_byte>
    1a00:	9f bb       	out	0x1f, r25	; 31
    1a02:	8e bb       	out	0x1e, r24	; 30
    1a04:	e0 9a       	sbi	0x1c, 0	; 28
    1a06:	99 27       	eor	r25, r25
    1a08:	8d b3       	in	r24, 0x1d	; 29
    1a0a:	08 95       	ret
||||||| .r50
000019f8 <eeprom_read_byte>:
    19f8:	e1 99       	sbic	0x1c, 1	; 28
    19fa:	fe cf       	rjmp	.-4      	; 0x19f8 <eeprom_read_byte>
    19fc:	9f bb       	out	0x1f, r25	; 31
    19fe:	8e bb       	out	0x1e, r24	; 30
    1a00:	e0 9a       	sbi	0x1c, 0	; 28
    1a02:	99 27       	eor	r25, r25
    1a04:	8d b3       	in	r24, 0x1d	; 29
    1a06:	08 95       	ret
=======
000022dc <__floatunsisf>:
    22dc:	e8 94       	clt
    22de:	09 c0       	rjmp	.+18     	; 0x22f2 <__floatsisf+0x12>
>>>>>>> .r51

<<<<<<< .mine
00001a0c <eeprom_read_word>:
    1a0c:	a8 e1       	ldi	r26, 0x18	; 24
    1a0e:	b0 e0       	ldi	r27, 0x00	; 0
    1a10:	42 e0       	ldi	r20, 0x02	; 2
    1a12:	50 e0       	ldi	r21, 0x00	; 0
    1a14:	0c 94 f0 0c 	jmp	0x19e0	; 0x19e0 <eeprom_read_blraw>
||||||| .r50
00001a08 <eeprom_read_word>:
    1a08:	a8 e1       	ldi	r26, 0x18	; 24
    1a0a:	b0 e0       	ldi	r27, 0x00	; 0
    1a0c:	42 e0       	ldi	r20, 0x02	; 2
    1a0e:	50 e0       	ldi	r21, 0x00	; 0
    1a10:	0c 94 ee 0c 	jmp	0x19dc	; 0x19dc <eeprom_read_blraw>
=======
000022e0 <__floatsisf>:
    22e0:	97 fb       	bst	r25, 7
    22e2:	3e f4       	brtc	.+14     	; 0x22f2 <__floatsisf+0x12>
    22e4:	90 95       	com	r25
    22e6:	80 95       	com	r24
    22e8:	70 95       	com	r23
    22ea:	61 95       	neg	r22
    22ec:	7f 4f       	sbci	r23, 0xFF	; 255
    22ee:	8f 4f       	sbci	r24, 0xFF	; 255
    22f0:	9f 4f       	sbci	r25, 0xFF	; 255
    22f2:	99 23       	and	r25, r25
    22f4:	a9 f0       	breq	.+42     	; 0x2320 <__floatsisf+0x40>
    22f6:	f9 2f       	mov	r31, r25
    22f8:	96 e9       	ldi	r25, 0x96	; 150
    22fa:	bb 27       	eor	r27, r27
    22fc:	93 95       	inc	r25
    22fe:	f6 95       	lsr	r31
    2300:	87 95       	ror	r24
    2302:	77 95       	ror	r23
    2304:	67 95       	ror	r22
    2306:	b7 95       	ror	r27
    2308:	f1 11       	cpse	r31, r1
    230a:	f8 cf       	rjmp	.-16     	; 0x22fc <__floatsisf+0x1c>
    230c:	fa f4       	brpl	.+62     	; 0x234c <__floatsisf+0x6c>
    230e:	bb 0f       	add	r27, r27
    2310:	11 f4       	brne	.+4      	; 0x2316 <__floatsisf+0x36>
    2312:	60 ff       	sbrs	r22, 0
    2314:	1b c0       	rjmp	.+54     	; 0x234c <__floatsisf+0x6c>
    2316:	6f 5f       	subi	r22, 0xFF	; 255
    2318:	7f 4f       	sbci	r23, 0xFF	; 255
    231a:	8f 4f       	sbci	r24, 0xFF	; 255
    231c:	9f 4f       	sbci	r25, 0xFF	; 255
    231e:	16 c0       	rjmp	.+44     	; 0x234c <__floatsisf+0x6c>
    2320:	88 23       	and	r24, r24
    2322:	11 f0       	breq	.+4      	; 0x2328 <__floatsisf+0x48>
    2324:	96 e9       	ldi	r25, 0x96	; 150
    2326:	11 c0       	rjmp	.+34     	; 0x234a <__floatsisf+0x6a>
    2328:	77 23       	and	r23, r23
    232a:	21 f0       	breq	.+8      	; 0x2334 <__floatsisf+0x54>
    232c:	9e e8       	ldi	r25, 0x8E	; 142
    232e:	87 2f       	mov	r24, r23
    2330:	76 2f       	mov	r23, r22
    2332:	05 c0       	rjmp	.+10     	; 0x233e <__floatsisf+0x5e>
    2334:	66 23       	and	r22, r22
    2336:	71 f0       	breq	.+28     	; 0x2354 <__floatsisf+0x74>
    2338:	96 e8       	ldi	r25, 0x86	; 134
    233a:	86 2f       	mov	r24, r22
    233c:	70 e0       	ldi	r23, 0x00	; 0
    233e:	60 e0       	ldi	r22, 0x00	; 0
    2340:	2a f0       	brmi	.+10     	; 0x234c <__floatsisf+0x6c>
    2342:	9a 95       	dec	r25
    2344:	66 0f       	add	r22, r22
    2346:	77 1f       	adc	r23, r23
    2348:	88 1f       	adc	r24, r24
    234a:	da f7       	brpl	.-10     	; 0x2342 <__floatsisf+0x62>
    234c:	88 0f       	add	r24, r24
    234e:	96 95       	lsr	r25
    2350:	87 95       	ror	r24
    2352:	97 f9       	bld	r25, 7
    2354:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a18 <eeprom_update_block>:
    1a18:	dc 01       	movw	r26, r24
    1a1a:	a4 0f       	add	r26, r20
    1a1c:	b5 1f       	adc	r27, r21
    1a1e:	41 50       	subi	r20, 0x01	; 1
    1a20:	50 40       	sbci	r21, 0x00	; 0
    1a22:	48 f0       	brcs	.+18     	; 0x1a36 <eeprom_update_block+0x1e>
    1a24:	cb 01       	movw	r24, r22
    1a26:	84 0f       	add	r24, r20
    1a28:	95 1f       	adc	r25, r21
    1a2a:	2e 91       	ld	r18, -X
    1a2c:	0e 94 1d 0d 	call	0x1a3a	; 0x1a3a <eeprom_update_r18>
    1a30:	41 50       	subi	r20, 0x01	; 1
    1a32:	50 40       	sbci	r21, 0x00	; 0
    1a34:	d0 f7       	brcc	.-12     	; 0x1a2a <eeprom_update_block+0x12>
    1a36:	08 95       	ret
||||||| .r50
00001a14 <eeprom_update_block>:
    1a14:	dc 01       	movw	r26, r24
    1a16:	a4 0f       	add	r26, r20
    1a18:	b5 1f       	adc	r27, r21
    1a1a:	41 50       	subi	r20, 0x01	; 1
    1a1c:	50 40       	sbci	r21, 0x00	; 0
    1a1e:	48 f0       	brcs	.+18     	; 0x1a32 <eeprom_update_block+0x1e>
    1a20:	cb 01       	movw	r24, r22
    1a22:	84 0f       	add	r24, r20
    1a24:	95 1f       	adc	r25, r21
    1a26:	2e 91       	ld	r18, -X
    1a28:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <eeprom_update_r18>
    1a2c:	41 50       	subi	r20, 0x01	; 1
    1a2e:	50 40       	sbci	r21, 0x00	; 0
    1a30:	d0 f7       	brcc	.-12     	; 0x1a26 <eeprom_update_block+0x12>
    1a32:	08 95       	ret
=======
00002356 <__fp_inf>:
    2356:	97 f9       	bld	r25, 7
    2358:	9f 67       	ori	r25, 0x7F	; 127
    235a:	80 e8       	ldi	r24, 0x80	; 128
    235c:	70 e0       	ldi	r23, 0x00	; 0
    235e:	60 e0       	ldi	r22, 0x00	; 0
    2360:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a38 <eeprom_update_byte>:
    1a38:	26 2f       	mov	r18, r22
||||||| .r50
00001a34 <eeprom_update_byte>:
    1a34:	26 2f       	mov	r18, r22
=======
00002362 <__fp_nan>:
    2362:	9f ef       	ldi	r25, 0xFF	; 255
    2364:	80 ec       	ldi	r24, 0xC0	; 192
    2366:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a3a <eeprom_update_r18>:
    1a3a:	e1 99       	sbic	0x1c, 1	; 28
    1a3c:	fe cf       	rjmp	.-4      	; 0x1a3a <eeprom_update_r18>
    1a3e:	9f bb       	out	0x1f, r25	; 31
    1a40:	8e bb       	out	0x1e, r24	; 30
    1a42:	e0 9a       	sbi	0x1c, 0	; 28
    1a44:	01 97       	sbiw	r24, 0x01	; 1
    1a46:	0d b2       	in	r0, 0x1d	; 29
    1a48:	02 16       	cp	r0, r18
    1a4a:	31 f0       	breq	.+12     	; 0x1a58 <eeprom_update_r18+0x1e>
    1a4c:	2d bb       	out	0x1d, r18	; 29
    1a4e:	0f b6       	in	r0, 0x3f	; 63
    1a50:	f8 94       	cli
    1a52:	e2 9a       	sbi	0x1c, 2	; 28
    1a54:	e1 9a       	sbi	0x1c, 1	; 28
    1a56:	0f be       	out	0x3f, r0	; 63
    1a58:	08 95       	ret
||||||| .r50
00001a36 <eeprom_update_r18>:
    1a36:	e1 99       	sbic	0x1c, 1	; 28
    1a38:	fe cf       	rjmp	.-4      	; 0x1a36 <eeprom_update_r18>
    1a3a:	9f bb       	out	0x1f, r25	; 31
    1a3c:	8e bb       	out	0x1e, r24	; 30
    1a3e:	e0 9a       	sbi	0x1c, 0	; 28
    1a40:	01 97       	sbiw	r24, 0x01	; 1
    1a42:	0d b2       	in	r0, 0x1d	; 29
    1a44:	02 16       	cp	r0, r18
    1a46:	31 f0       	breq	.+12     	; 0x1a54 <eeprom_update_r18+0x1e>
    1a48:	2d bb       	out	0x1d, r18	; 29
    1a4a:	0f b6       	in	r0, 0x3f	; 63
    1a4c:	f8 94       	cli
    1a4e:	e2 9a       	sbi	0x1c, 2	; 28
    1a50:	e1 9a       	sbi	0x1c, 1	; 28
    1a52:	0f be       	out	0x3f, r0	; 63
    1a54:	08 95       	ret
=======
00002368 <__fp_pscA>:
    2368:	00 24       	eor	r0, r0
    236a:	0a 94       	dec	r0
    236c:	16 16       	cp	r1, r22
    236e:	17 06       	cpc	r1, r23
    2370:	18 06       	cpc	r1, r24
    2372:	09 06       	cpc	r0, r25
    2374:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a5a <eeprom_write_block>:
    1a5a:	dc 01       	movw	r26, r24
    1a5c:	cb 01       	movw	r24, r22
    1a5e:	03 c0       	rjmp	.+6      	; 0x1a66 <eeprom_write_block+0xc>
    1a60:	2d 91       	ld	r18, X+
    1a62:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <eeprom_write_r18>
    1a66:	41 50       	subi	r20, 0x01	; 1
    1a68:	50 40       	sbci	r21, 0x00	; 0
    1a6a:	d0 f7       	brcc	.-12     	; 0x1a60 <eeprom_write_block+0x6>
    1a6c:	08 95       	ret
||||||| .r50
00001a56 <eeprom_write_block>:
    1a56:	dc 01       	movw	r26, r24
    1a58:	cb 01       	movw	r24, r22
    1a5a:	03 c0       	rjmp	.+6      	; 0x1a62 <eeprom_write_block+0xc>
    1a5c:	2d 91       	ld	r18, X+
    1a5e:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <eeprom_write_r18>
    1a62:	41 50       	subi	r20, 0x01	; 1
    1a64:	50 40       	sbci	r21, 0x00	; 0
    1a66:	d0 f7       	brcc	.-12     	; 0x1a5c <eeprom_write_block+0x6>
    1a68:	08 95       	ret
=======
00002376 <__fp_pscB>:
    2376:	00 24       	eor	r0, r0
    2378:	0a 94       	dec	r0
    237a:	12 16       	cp	r1, r18
    237c:	13 06       	cpc	r1, r19
    237e:	14 06       	cpc	r1, r20
    2380:	05 06       	cpc	r0, r21
    2382:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a6e <eeprom_write_byte>:
    1a6e:	26 2f       	mov	r18, r22
||||||| .r50
00001a6a <eeprom_write_byte>:
    1a6a:	26 2f       	mov	r18, r22
=======
00002384 <__fp_round>:
    2384:	09 2e       	mov	r0, r25
    2386:	03 94       	inc	r0
    2388:	00 0c       	add	r0, r0
    238a:	11 f4       	brne	.+4      	; 0x2390 <__fp_round+0xc>
    238c:	88 23       	and	r24, r24
    238e:	52 f0       	brmi	.+20     	; 0x23a4 <__fp_round+0x20>
    2390:	bb 0f       	add	r27, r27
    2392:	40 f4       	brcc	.+16     	; 0x23a4 <__fp_round+0x20>
    2394:	bf 2b       	or	r27, r31
    2396:	11 f4       	brne	.+4      	; 0x239c <__fp_round+0x18>
    2398:	60 ff       	sbrs	r22, 0
    239a:	04 c0       	rjmp	.+8      	; 0x23a4 <__fp_round+0x20>
    239c:	6f 5f       	subi	r22, 0xFF	; 255
    239e:	7f 4f       	sbci	r23, 0xFF	; 255
    23a0:	8f 4f       	sbci	r24, 0xFF	; 255
    23a2:	9f 4f       	sbci	r25, 0xFF	; 255
    23a4:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a70 <eeprom_write_r18>:
    1a70:	e1 99       	sbic	0x1c, 1	; 28
    1a72:	fe cf       	rjmp	.-4      	; 0x1a70 <eeprom_write_r18>
    1a74:	9f bb       	out	0x1f, r25	; 31
    1a76:	8e bb       	out	0x1e, r24	; 30
    1a78:	2d bb       	out	0x1d, r18	; 29
    1a7a:	0f b6       	in	r0, 0x3f	; 63
    1a7c:	f8 94       	cli
    1a7e:	e2 9a       	sbi	0x1c, 2	; 28
    1a80:	e1 9a       	sbi	0x1c, 1	; 28
    1a82:	0f be       	out	0x3f, r0	; 63
    1a84:	01 96       	adiw	r24, 0x01	; 1
    1a86:	08 95       	ret
||||||| .r50
00001a6c <eeprom_write_r18>:
    1a6c:	e1 99       	sbic	0x1c, 1	; 28
    1a6e:	fe cf       	rjmp	.-4      	; 0x1a6c <eeprom_write_r18>
    1a70:	9f bb       	out	0x1f, r25	; 31
    1a72:	8e bb       	out	0x1e, r24	; 30
    1a74:	2d bb       	out	0x1d, r18	; 29
    1a76:	0f b6       	in	r0, 0x3f	; 63
    1a78:	f8 94       	cli
    1a7a:	e2 9a       	sbi	0x1c, 2	; 28
    1a7c:	e1 9a       	sbi	0x1c, 1	; 28
    1a7e:	0f be       	out	0x3f, r0	; 63
    1a80:	01 96       	adiw	r24, 0x01	; 1
    1a82:	08 95       	ret
=======
000023a6 <__fp_split3>:
    23a6:	57 fd       	sbrc	r21, 7
    23a8:	90 58       	subi	r25, 0x80	; 128
    23aa:	44 0f       	add	r20, r20
    23ac:	55 1f       	adc	r21, r21
    23ae:	59 f0       	breq	.+22     	; 0x23c6 <__fp_splitA+0x10>
    23b0:	5f 3f       	cpi	r21, 0xFF	; 255
    23b2:	71 f0       	breq	.+28     	; 0x23d0 <__fp_splitA+0x1a>
    23b4:	47 95       	ror	r20
>>>>>>> .r51

<<<<<<< .mine
00001a88 <eeprom_write_word>:
    1a88:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <eeprom_write_byte>
    1a8c:	27 2f       	mov	r18, r23
    1a8e:	0c 94 38 0d 	jmp	0x1a70	; 0x1a70 <eeprom_write_r18>
||||||| .r50
00001a84 <eeprom_write_word>:
    1a84:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <eeprom_write_byte>
    1a88:	27 2f       	mov	r18, r23
    1a8a:	0c 94 36 0d 	jmp	0x1a6c	; 0x1a6c <eeprom_write_r18>
=======
000023b6 <__fp_splitA>:
    23b6:	88 0f       	add	r24, r24
    23b8:	97 fb       	bst	r25, 7
    23ba:	99 1f       	adc	r25, r25
    23bc:	61 f0       	breq	.+24     	; 0x23d6 <__fp_splitA+0x20>
    23be:	9f 3f       	cpi	r25, 0xFF	; 255
    23c0:	79 f0       	breq	.+30     	; 0x23e0 <__fp_splitA+0x2a>
    23c2:	87 95       	ror	r24
    23c4:	08 95       	ret
    23c6:	12 16       	cp	r1, r18
    23c8:	13 06       	cpc	r1, r19
    23ca:	14 06       	cpc	r1, r20
    23cc:	55 1f       	adc	r21, r21
    23ce:	f2 cf       	rjmp	.-28     	; 0x23b4 <__fp_split3+0xe>
    23d0:	46 95       	lsr	r20
    23d2:	f1 df       	rcall	.-30     	; 0x23b6 <__fp_splitA>
    23d4:	08 c0       	rjmp	.+16     	; 0x23e6 <__fp_splitA+0x30>
    23d6:	16 16       	cp	r1, r22
    23d8:	17 06       	cpc	r1, r23
    23da:	18 06       	cpc	r1, r24
    23dc:	99 1f       	adc	r25, r25
    23de:	f1 cf       	rjmp	.-30     	; 0x23c2 <__fp_splitA+0xc>
    23e0:	86 95       	lsr	r24
    23e2:	71 05       	cpc	r23, r1
    23e4:	61 05       	cpc	r22, r1
    23e6:	08 94       	sec
    23e8:	08 95       	ret
>>>>>>> .r51

<<<<<<< .mine
00001a92 <_exit>:
    1a92:	f8 94       	cli
||||||| .r50
00001a8e <_exit>:
    1a8e:	f8 94       	cli
=======
000023ea <__fp_zero>:
    23ea:	e8 94       	clt
>>>>>>> .r51

<<<<<<< .mine
00001a94 <__stop_program>:
    1a94:	ff cf       	rjmp	.-2      	; 0x1a94 <__stop_program>
||||||| .r50
00001a90 <__stop_program>:
    1a90:	ff cf       	rjmp	.-2      	; 0x1a90 <__stop_program>
=======
000023ec <__fp_szero>:
    23ec:	bb 27       	eor	r27, r27
    23ee:	66 27       	eor	r22, r22
    23f0:	77 27       	eor	r23, r23
    23f2:	cb 01       	movw	r24, r22
    23f4:	97 f9       	bld	r25, 7
    23f6:	08 95       	ret

000023f8 <__gesf2>:
    23f8:	0e 94 6e 12 	call	0x24dc	; 0x24dc <__fp_cmp>
    23fc:	08 f4       	brcc	.+2      	; 0x2400 <__gesf2+0x8>
    23fe:	8f ef       	ldi	r24, 0xFF	; 255
    2400:	08 95       	ret

00002402 <__mulsf3>:
    2402:	0e 94 14 12 	call	0x2428	; 0x2428 <__mulsf3x>
    2406:	0c 94 c2 11 	jmp	0x2384	; 0x2384 <__fp_round>
    240a:	0e 94 b4 11 	call	0x2368	; 0x2368 <__fp_pscA>
    240e:	38 f0       	brcs	.+14     	; 0x241e <__mulsf3+0x1c>
    2410:	0e 94 bb 11 	call	0x2376	; 0x2376 <__fp_pscB>
    2414:	20 f0       	brcs	.+8      	; 0x241e <__mulsf3+0x1c>
    2416:	95 23       	and	r25, r21
    2418:	11 f0       	breq	.+4      	; 0x241e <__mulsf3+0x1c>
    241a:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__fp_inf>
    241e:	0c 94 b1 11 	jmp	0x2362	; 0x2362 <__fp_nan>
    2422:	11 24       	eor	r1, r1
    2424:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__fp_szero>

00002428 <__mulsf3x>:
    2428:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <__fp_split3>
    242c:	70 f3       	brcs	.-36     	; 0x240a <__mulsf3+0x8>

0000242e <__mulsf3_pse>:
    242e:	95 9f       	mul	r25, r21
    2430:	c1 f3       	breq	.-16     	; 0x2422 <__mulsf3+0x20>
    2432:	95 0f       	add	r25, r21
    2434:	50 e0       	ldi	r21, 0x00	; 0
    2436:	55 1f       	adc	r21, r21
    2438:	62 9f       	mul	r22, r18
    243a:	f0 01       	movw	r30, r0
    243c:	72 9f       	mul	r23, r18
    243e:	bb 27       	eor	r27, r27
    2440:	f0 0d       	add	r31, r0
    2442:	b1 1d       	adc	r27, r1
    2444:	63 9f       	mul	r22, r19
    2446:	aa 27       	eor	r26, r26
    2448:	f0 0d       	add	r31, r0
    244a:	b1 1d       	adc	r27, r1
    244c:	aa 1f       	adc	r26, r26
    244e:	64 9f       	mul	r22, r20
    2450:	66 27       	eor	r22, r22
    2452:	b0 0d       	add	r27, r0
    2454:	a1 1d       	adc	r26, r1
    2456:	66 1f       	adc	r22, r22
    2458:	82 9f       	mul	r24, r18
    245a:	22 27       	eor	r18, r18
    245c:	b0 0d       	add	r27, r0
    245e:	a1 1d       	adc	r26, r1
    2460:	62 1f       	adc	r22, r18
    2462:	73 9f       	mul	r23, r19
    2464:	b0 0d       	add	r27, r0
    2466:	a1 1d       	adc	r26, r1
    2468:	62 1f       	adc	r22, r18
    246a:	83 9f       	mul	r24, r19
    246c:	a0 0d       	add	r26, r0
    246e:	61 1d       	adc	r22, r1
    2470:	22 1f       	adc	r18, r18
    2472:	74 9f       	mul	r23, r20
    2474:	33 27       	eor	r19, r19
    2476:	a0 0d       	add	r26, r0
    2478:	61 1d       	adc	r22, r1
    247a:	23 1f       	adc	r18, r19
    247c:	84 9f       	mul	r24, r20
    247e:	60 0d       	add	r22, r0
    2480:	21 1d       	adc	r18, r1
    2482:	82 2f       	mov	r24, r18
    2484:	76 2f       	mov	r23, r22
    2486:	6a 2f       	mov	r22, r26
    2488:	11 24       	eor	r1, r1
    248a:	9f 57       	subi	r25, 0x7F	; 127
    248c:	50 40       	sbci	r21, 0x00	; 0
    248e:	9a f0       	brmi	.+38     	; 0x24b6 <__mulsf3_pse+0x88>
    2490:	f1 f0       	breq	.+60     	; 0x24ce <__mulsf3_pse+0xa0>
    2492:	88 23       	and	r24, r24
    2494:	4a f0       	brmi	.+18     	; 0x24a8 <__mulsf3_pse+0x7a>
    2496:	ee 0f       	add	r30, r30
    2498:	ff 1f       	adc	r31, r31
    249a:	bb 1f       	adc	r27, r27
    249c:	66 1f       	adc	r22, r22
    249e:	77 1f       	adc	r23, r23
    24a0:	88 1f       	adc	r24, r24
    24a2:	91 50       	subi	r25, 0x01	; 1
    24a4:	50 40       	sbci	r21, 0x00	; 0
    24a6:	a9 f7       	brne	.-22     	; 0x2492 <__mulsf3_pse+0x64>
    24a8:	9e 3f       	cpi	r25, 0xFE	; 254
    24aa:	51 05       	cpc	r21, r1
    24ac:	80 f0       	brcs	.+32     	; 0x24ce <__mulsf3_pse+0xa0>
    24ae:	0c 94 ab 11 	jmp	0x2356	; 0x2356 <__fp_inf>
    24b2:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__fp_szero>
    24b6:	5f 3f       	cpi	r21, 0xFF	; 255
    24b8:	e4 f3       	brlt	.-8      	; 0x24b2 <__mulsf3_pse+0x84>
    24ba:	98 3e       	cpi	r25, 0xE8	; 232
    24bc:	d4 f3       	brlt	.-12     	; 0x24b2 <__mulsf3_pse+0x84>
    24be:	86 95       	lsr	r24
    24c0:	77 95       	ror	r23
    24c2:	67 95       	ror	r22
    24c4:	b7 95       	ror	r27
    24c6:	f7 95       	ror	r31
    24c8:	e7 95       	ror	r30
    24ca:	9f 5f       	subi	r25, 0xFF	; 255
    24cc:	c1 f7       	brne	.-16     	; 0x24be <__mulsf3_pse+0x90>
    24ce:	fe 2b       	or	r31, r30
    24d0:	88 0f       	add	r24, r24
    24d2:	91 1d       	adc	r25, r1
    24d4:	96 95       	lsr	r25
    24d6:	87 95       	ror	r24
    24d8:	97 f9       	bld	r25, 7
    24da:	08 95       	ret

000024dc <__fp_cmp>:
    24dc:	99 0f       	add	r25, r25
    24de:	00 08       	sbc	r0, r0
    24e0:	55 0f       	add	r21, r21
    24e2:	aa 0b       	sbc	r26, r26
    24e4:	e0 e8       	ldi	r30, 0x80	; 128
    24e6:	fe ef       	ldi	r31, 0xFE	; 254
    24e8:	16 16       	cp	r1, r22
    24ea:	17 06       	cpc	r1, r23
    24ec:	e8 07       	cpc	r30, r24
    24ee:	f9 07       	cpc	r31, r25
    24f0:	c0 f0       	brcs	.+48     	; 0x2522 <__fp_cmp+0x46>
    24f2:	12 16       	cp	r1, r18
    24f4:	13 06       	cpc	r1, r19
    24f6:	e4 07       	cpc	r30, r20
    24f8:	f5 07       	cpc	r31, r21
    24fa:	98 f0       	brcs	.+38     	; 0x2522 <__fp_cmp+0x46>
    24fc:	62 1b       	sub	r22, r18
    24fe:	73 0b       	sbc	r23, r19
    2500:	84 0b       	sbc	r24, r20
    2502:	95 0b       	sbc	r25, r21
    2504:	39 f4       	brne	.+14     	; 0x2514 <__fp_cmp+0x38>
    2506:	0a 26       	eor	r0, r26
    2508:	61 f0       	breq	.+24     	; 0x2522 <__fp_cmp+0x46>
    250a:	23 2b       	or	r18, r19
    250c:	24 2b       	or	r18, r20
    250e:	25 2b       	or	r18, r21
    2510:	21 f4       	brne	.+8      	; 0x251a <__fp_cmp+0x3e>
    2512:	08 95       	ret
    2514:	0a 26       	eor	r0, r26
    2516:	09 f4       	brne	.+2      	; 0x251a <__fp_cmp+0x3e>
    2518:	a1 40       	sbci	r26, 0x01	; 1
    251a:	a6 95       	lsr	r26
    251c:	8f ef       	ldi	r24, 0xFF	; 255
    251e:	81 1d       	adc	r24, r1
    2520:	81 1d       	adc	r24, r1
    2522:	08 95       	ret

00002524 <__tablejump2__>:
    2524:	ee 0f       	add	r30, r30
    2526:	ff 1f       	adc	r31, r31
    2528:	05 90       	lpm	r0, Z+
    252a:	f4 91       	lpm	r31, Z
    252c:	e0 2d       	mov	r30, r0
    252e:	09 94       	ijmp

00002530 <__umulhisi3>:
    2530:	a2 9f       	mul	r26, r18
    2532:	b0 01       	movw	r22, r0
    2534:	b3 9f       	mul	r27, r19
    2536:	c0 01       	movw	r24, r0
    2538:	a3 9f       	mul	r26, r19
    253a:	70 0d       	add	r23, r0
    253c:	81 1d       	adc	r24, r1
    253e:	11 24       	eor	r1, r1
    2540:	91 1d       	adc	r25, r1
    2542:	b2 9f       	mul	r27, r18
    2544:	70 0d       	add	r23, r0
    2546:	81 1d       	adc	r24, r1
    2548:	11 24       	eor	r1, r1
    254a:	91 1d       	adc	r25, r1
    254c:	08 95       	ret

0000254e <atoi>:
    254e:	fc 01       	movw	r30, r24
    2550:	88 27       	eor	r24, r24
    2552:	99 27       	eor	r25, r25
    2554:	e8 94       	clt
    2556:	21 91       	ld	r18, Z+
    2558:	20 32       	cpi	r18, 0x20	; 32
    255a:	e9 f3       	breq	.-6      	; 0x2556 <atoi+0x8>
    255c:	29 30       	cpi	r18, 0x09	; 9
    255e:	10 f0       	brcs	.+4      	; 0x2564 <atoi+0x16>
    2560:	2e 30       	cpi	r18, 0x0E	; 14
    2562:	c8 f3       	brcs	.-14     	; 0x2556 <atoi+0x8>
    2564:	2b 32       	cpi	r18, 0x2B	; 43
    2566:	41 f0       	breq	.+16     	; 0x2578 <atoi+0x2a>
    2568:	2d 32       	cpi	r18, 0x2D	; 45
    256a:	39 f4       	brne	.+14     	; 0x257a <atoi+0x2c>
    256c:	68 94       	set
    256e:	04 c0       	rjmp	.+8      	; 0x2578 <atoi+0x2a>
    2570:	0e 94 fc 12 	call	0x25f8	; 0x25f8 <__mulhi_const_10>
    2574:	82 0f       	add	r24, r18
    2576:	91 1d       	adc	r25, r1
    2578:	21 91       	ld	r18, Z+
    257a:	20 53       	subi	r18, 0x30	; 48
    257c:	2a 30       	cpi	r18, 0x0A	; 10
    257e:	c0 f3       	brcs	.-16     	; 0x2570 <atoi+0x22>
    2580:	1e f4       	brtc	.+6      	; 0x2588 <atoi+0x3a>
    2582:	90 95       	com	r25
    2584:	81 95       	neg	r24
    2586:	9f 4f       	sbci	r25, 0xFF	; 255
    2588:	08 95       	ret

0000258a <strcat>:
    258a:	fb 01       	movw	r30, r22
    258c:	dc 01       	movw	r26, r24
    258e:	0d 90       	ld	r0, X+
    2590:	00 20       	and	r0, r0
    2592:	e9 f7       	brne	.-6      	; 0x258e <strcat+0x4>
    2594:	11 97       	sbiw	r26, 0x01	; 1
    2596:	01 90       	ld	r0, Z+
    2598:	0d 92       	st	X+, r0
    259a:	00 20       	and	r0, r0
    259c:	e1 f7       	brne	.-8      	; 0x2596 <strcat+0xc>
    259e:	08 95       	ret

000025a0 <strchr>:
    25a0:	fc 01       	movw	r30, r24
    25a2:	81 91       	ld	r24, Z+
    25a4:	86 17       	cp	r24, r22
    25a6:	21 f0       	breq	.+8      	; 0x25b0 <strchr+0x10>
    25a8:	88 23       	and	r24, r24
    25aa:	d9 f7       	brne	.-10     	; 0x25a2 <strchr+0x2>
    25ac:	99 27       	eor	r25, r25
    25ae:	08 95       	ret
    25b0:	31 97       	sbiw	r30, 0x01	; 1
    25b2:	cf 01       	movw	r24, r30
    25b4:	08 95       	ret

000025b6 <strcpy>:
    25b6:	fb 01       	movw	r30, r22
    25b8:	dc 01       	movw	r26, r24
    25ba:	01 90       	ld	r0, Z+
    25bc:	0d 92       	st	X+, r0
    25be:	00 20       	and	r0, r0
    25c0:	e1 f7       	brne	.-8      	; 0x25ba <strcpy+0x4>
    25c2:	08 95       	ret

000025c4 <strstr>:
    25c4:	fb 01       	movw	r30, r22
    25c6:	51 91       	ld	r21, Z+
    25c8:	55 23       	and	r21, r21
    25ca:	a9 f0       	breq	.+42     	; 0x25f6 <strstr+0x32>
    25cc:	bf 01       	movw	r22, r30
    25ce:	dc 01       	movw	r26, r24
    25d0:	4d 91       	ld	r20, X+
    25d2:	45 17       	cp	r20, r21
    25d4:	41 11       	cpse	r20, r1
    25d6:	e1 f7       	brne	.-8      	; 0x25d0 <strstr+0xc>
    25d8:	59 f4       	brne	.+22     	; 0x25f0 <strstr+0x2c>
    25da:	cd 01       	movw	r24, r26
    25dc:	01 90       	ld	r0, Z+
    25de:	00 20       	and	r0, r0
    25e0:	49 f0       	breq	.+18     	; 0x25f4 <strstr+0x30>
    25e2:	4d 91       	ld	r20, X+
    25e4:	40 15       	cp	r20, r0
    25e6:	41 11       	cpse	r20, r1
    25e8:	c9 f3       	breq	.-14     	; 0x25dc <strstr+0x18>
    25ea:	fb 01       	movw	r30, r22
    25ec:	41 11       	cpse	r20, r1
    25ee:	ef cf       	rjmp	.-34     	; 0x25ce <strstr+0xa>
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	90 e0       	ldi	r25, 0x00	; 0
    25f4:	01 97       	sbiw	r24, 0x01	; 1
    25f6:	08 95       	ret

000025f8 <__mulhi_const_10>:
    25f8:	7a e0       	ldi	r23, 0x0A	; 10
    25fa:	97 9f       	mul	r25, r23
    25fc:	90 2d       	mov	r25, r0
    25fe:	87 9f       	mul	r24, r23
    2600:	80 2d       	mov	r24, r0
    2602:	91 0d       	add	r25, r1
    2604:	11 24       	eor	r1, r1
    2606:	08 95       	ret

00002608 <eeprom_read_block>:
    2608:	dc 01       	movw	r26, r24
    260a:	cb 01       	movw	r24, r22

0000260c <eeprom_read_blraw>:
    260c:	fc 01       	movw	r30, r24
    260e:	e1 99       	sbic	0x1c, 1	; 28
    2610:	fe cf       	rjmp	.-4      	; 0x260e <eeprom_read_blraw+0x2>
    2612:	06 c0       	rjmp	.+12     	; 0x2620 <eeprom_read_blraw+0x14>
    2614:	ff bb       	out	0x1f, r31	; 31
    2616:	ee bb       	out	0x1e, r30	; 30
    2618:	e0 9a       	sbi	0x1c, 0	; 28
    261a:	31 96       	adiw	r30, 0x01	; 1
    261c:	0d b2       	in	r0, 0x1d	; 29
    261e:	0d 92       	st	X+, r0
    2620:	41 50       	subi	r20, 0x01	; 1
    2622:	50 40       	sbci	r21, 0x00	; 0
    2624:	b8 f7       	brcc	.-18     	; 0x2614 <eeprom_read_blraw+0x8>
    2626:	08 95       	ret

00002628 <eeprom_read_byte>:
    2628:	e1 99       	sbic	0x1c, 1	; 28
    262a:	fe cf       	rjmp	.-4      	; 0x2628 <eeprom_read_byte>
    262c:	9f bb       	out	0x1f, r25	; 31
    262e:	8e bb       	out	0x1e, r24	; 30
    2630:	e0 9a       	sbi	0x1c, 0	; 28
    2632:	99 27       	eor	r25, r25
    2634:	8d b3       	in	r24, 0x1d	; 29
    2636:	08 95       	ret

00002638 <eeprom_read_word>:
    2638:	a8 e1       	ldi	r26, 0x18	; 24
    263a:	b0 e0       	ldi	r27, 0x00	; 0
    263c:	42 e0       	ldi	r20, 0x02	; 2
    263e:	50 e0       	ldi	r21, 0x00	; 0
    2640:	0c 94 06 13 	jmp	0x260c	; 0x260c <eeprom_read_blraw>

00002644 <eeprom_update_block>:
    2644:	dc 01       	movw	r26, r24
    2646:	a4 0f       	add	r26, r20
    2648:	b5 1f       	adc	r27, r21
    264a:	41 50       	subi	r20, 0x01	; 1
    264c:	50 40       	sbci	r21, 0x00	; 0
    264e:	48 f0       	brcs	.+18     	; 0x2662 <eeprom_update_block+0x1e>
    2650:	cb 01       	movw	r24, r22
    2652:	84 0f       	add	r24, r20
    2654:	95 1f       	adc	r25, r21
    2656:	2e 91       	ld	r18, -X
    2658:	0e 94 33 13 	call	0x2666	; 0x2666 <eeprom_update_r18>
    265c:	41 50       	subi	r20, 0x01	; 1
    265e:	50 40       	sbci	r21, 0x00	; 0
    2660:	d0 f7       	brcc	.-12     	; 0x2656 <eeprom_update_block+0x12>
    2662:	08 95       	ret

00002664 <eeprom_update_byte>:
    2664:	26 2f       	mov	r18, r22

00002666 <eeprom_update_r18>:
    2666:	e1 99       	sbic	0x1c, 1	; 28
    2668:	fe cf       	rjmp	.-4      	; 0x2666 <eeprom_update_r18>
    266a:	9f bb       	out	0x1f, r25	; 31
    266c:	8e bb       	out	0x1e, r24	; 30
    266e:	e0 9a       	sbi	0x1c, 0	; 28
    2670:	01 97       	sbiw	r24, 0x01	; 1
    2672:	0d b2       	in	r0, 0x1d	; 29
    2674:	02 16       	cp	r0, r18
    2676:	31 f0       	breq	.+12     	; 0x2684 <eeprom_update_r18+0x1e>
    2678:	2d bb       	out	0x1d, r18	; 29
    267a:	0f b6       	in	r0, 0x3f	; 63
    267c:	f8 94       	cli
    267e:	e2 9a       	sbi	0x1c, 2	; 28
    2680:	e1 9a       	sbi	0x1c, 1	; 28
    2682:	0f be       	out	0x3f, r0	; 63
    2684:	08 95       	ret

00002686 <eeprom_write_block>:
    2686:	dc 01       	movw	r26, r24
    2688:	cb 01       	movw	r24, r22
    268a:	03 c0       	rjmp	.+6      	; 0x2692 <eeprom_write_block+0xc>
    268c:	2d 91       	ld	r18, X+
    268e:	0e 94 4e 13 	call	0x269c	; 0x269c <eeprom_write_r18>
    2692:	41 50       	subi	r20, 0x01	; 1
    2694:	50 40       	sbci	r21, 0x00	; 0
    2696:	d0 f7       	brcc	.-12     	; 0x268c <eeprom_write_block+0x6>
    2698:	08 95       	ret

0000269a <eeprom_write_byte>:
    269a:	26 2f       	mov	r18, r22

0000269c <eeprom_write_r18>:
    269c:	e1 99       	sbic	0x1c, 1	; 28
    269e:	fe cf       	rjmp	.-4      	; 0x269c <eeprom_write_r18>
    26a0:	9f bb       	out	0x1f, r25	; 31
    26a2:	8e bb       	out	0x1e, r24	; 30
    26a4:	2d bb       	out	0x1d, r18	; 29
    26a6:	0f b6       	in	r0, 0x3f	; 63
    26a8:	f8 94       	cli
    26aa:	e2 9a       	sbi	0x1c, 2	; 28
    26ac:	e1 9a       	sbi	0x1c, 1	; 28
    26ae:	0f be       	out	0x3f, r0	; 63
    26b0:	01 96       	adiw	r24, 0x01	; 1
    26b2:	08 95       	ret

000026b4 <eeprom_write_word>:
    26b4:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_write_byte>
    26b8:	27 2f       	mov	r18, r23
    26ba:	0c 94 4e 13 	jmp	0x269c	; 0x269c <eeprom_write_r18>

000026be <_exit>:
    26be:	f8 94       	cli

000026c0 <__stop_program>:
    26c0:	ff cf       	rjmp	.-2      	; 0x26c0 <__stop_program>
>>>>>>> .r51
